// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "03/11/2020 18:12:38"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 100 ns/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_v.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|state_controller|WideOr23~combout ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr25~0_combout ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_06~q ;
wire \my_slc|data|BUSMUX|bus[4]~16_combout ;
wire \my_slc|data|registerfile|register[0][9]~206_combout ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_25_2~q ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|state_controller|WideOr26~0_combout ;
wire \my_slc|data|registerfile|Decoder0~6_combout ;
wire \my_slc|data|registerfile|Decoder0~6clkctrl_outclk ;
wire \my_slc|data|registerfile|register[1][9]~205_combout ;
wire \my_slc|data|registerfile|register[0][6]~182_combout ;
wire \my_slc|data|BUSMUX|bus[4]~17_combout ;
wire \my_slc|data|addr2mux|Mux0~1_combout ;
wire \my_slc|data|addr2mux|Mux0~0_combout ;
wire \my_slc|data|addr2mux|Mux0~2_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|data|PC_out[12]~0_combout ;
wire \my_slc|data|registerfile|Decoder0~3_combout ;
wire \my_slc|data|registerfile|Decoder0~4_combout ;
wire \my_slc|data|registerfile|Decoder0~4clkctrl_outclk ;
wire \my_slc|data|registerfile|register[7][7]~187_combout ;
wire \my_slc|data|registerfile|register[5][7]~184_combout ;
wire \my_slc|data|registerfile|Decoder0~1_combout ;
wire \my_slc|data|registerfile|Decoder0~1clkctrl_outclk ;
wire \my_slc|data|registerfile|register[6][7]~185_combout ;
wire \my_slc|data|registerfile|Decoder0~2_combout ;
wire \my_slc|data|registerfile|Decoder0~2clkctrl_outclk ;
wire \my_slc|data|registerfile|register[4][7]~186_combout ;
wire \my_slc|data|registerfile|Mux8~1_combout ;
wire \my_slc|data|registerfile|Mux8~2_combout ;
wire \my_slc|data|registerfile|Decoder0~8_combout ;
wire \my_slc|data|registerfile|Decoder0~8clkctrl_outclk ;
wire \my_slc|data|registerfile|register[3][7]~191_combout ;
wire \my_slc|data|registerfile|register[2][7]~188_combout ;
wire \my_slc|data|registerfile|register[0][7]~190_combout ;
wire \my_slc|data|registerfile|register[1][7]~189_combout ;
wire \my_slc|data|registerfile|Mux8~3_combout ;
wire \my_slc|data|registerfile|Mux8~4_combout ;
wire \my_slc|data|registerfile|Mux8~5_combout ;
wire \my_slc|data|sr2mux|out[7]~7_combout ;
wire \my_slc|data|registerfile|register[3][6]~183_combout ;
wire \my_slc|data|registerfile|register[1][6]~181_combout ;
wire \my_slc|data|registerfile|Mux9~3_combout ;
wire \my_slc|data|registerfile|register[2][6]~180_combout ;
wire \my_slc|data|registerfile|Mux9~4_combout ;
wire \my_slc|data|registerfile|register[5][6]~176_combout ;
wire \my_slc|data|registerfile|register[7][6]~179_combout ;
wire \my_slc|data|registerfile|register[4][6]~178_combout ;
wire \my_slc|data|registerfile|register[6][6]~177_combout ;
wire \my_slc|data|registerfile|Mux9~1_combout ;
wire \my_slc|data|registerfile|Mux9~2_combout ;
wire \my_slc|data|registerfile|Mux9~5_combout ;
wire \my_slc|data|registerfile|register[0][5]~174_combout ;
wire \my_slc|data|sr2mux|out[5]~5_combout ;
wire \my_slc|data|registerfile|register[3][4]~167_combout ;
wire \my_slc|data|registerfile|register[2][4]~164_combout ;
wire \my_slc|data|registerfile|register[1][4]~165_combout ;
wire \my_slc|data|registerfile|register[0][4]~166_combout ;
wire \my_slc|data|registerfile|Mux11~3_combout ;
wire \my_slc|data|registerfile|Mux11~4_combout ;
wire \my_slc|data|registerfile|register[5][4]~160_combout ;
wire \my_slc|data|registerfile|register[6][4]~161_combout ;
wire \my_slc|data|registerfile|register[4][4]~162_combout ;
wire \my_slc|data|registerfile|Mux11~1_combout ;
wire \my_slc|data|registerfile|register[7][4]~163_combout ;
wire \my_slc|data|registerfile|Mux11~2_combout ;
wire \my_slc|data|registerfile|Mux11~5_combout ;
wire \my_slc|data|sr2mux|out[4]~4_combout ;
wire \my_slc|data|registerfile|register[0][3]~158_combout ;
wire \my_slc|data|sr2mux|out[3]~3_combout ;
wire \my_slc|data|BUSMUX|bus[3]~38_combout ;
wire \my_slc|data|registerfile|register[0][1]~142_combout ;
wire \my_slc|data|sr2mux|out[1]~1_combout ;
wire \my_slc|data|BUSMUX|bus[1]~28_combout ;
wire \my_slc|data|addr1mux|out[1]~1_combout ;
wire \my_slc|data|Add0~0_combout ;
wire \my_slc|data|add|out[0]~15_combout ;
wire \my_slc|data|PC_out~1_combout ;
wire \my_slc|data|PC_out[12]~2_combout ;
wire \my_slc|data|registerfile|register[0][0]~134_combout ;
wire \my_slc|data|sr2mux|out[0]~0_combout ;
wire \my_slc|data|BUSMUX|bus[0]~23_combout ;
wire \my_slc|data|alu|Add0~0_combout ;
wire \my_slc|data|BUSMUX|bus[0]~22_combout ;
wire \my_slc|state_controller|WideOr21~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \my_slc|data|MAR~0_combout ;
wire \my_slc|data|MAR[11]~1_combout ;
wire \my_slc|data|MAR~2_combout ;
wire \my_slc|data|MAR~3_combout ;
wire \my_slc|data|MAR~4_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|data|MAR~11_combout ;
wire \my_slc|data|MAR~12_combout ;
wire \my_slc|data|MAR~9_combout ;
wire \my_slc|data|MAR~10_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|data|MAR~15_combout ;
wire \my_slc|data|MAR~13_combout ;
wire \my_slc|data|MAR~14_combout ;
wire \my_slc|data|MAR~16_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|data|MAR~8_combout ;
wire \my_slc|data|MAR~6_combout ;
wire \my_slc|data|MAR~5_combout ;
wire \my_slc|data|MAR~7_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \my_slc|data|mioen|out[0]~0_combout ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \my_slc|data|mioen|out[0]~1_combout ;
wire \my_slc|data|BUSMUX|bus[0]~20_combout ;
wire \my_slc|data|BUSMUX|bus[0]~21_combout ;
wire \my_slc|data|BUSMUX|bus[0]~24_combout ;
wire \my_slc|data|registerfile|register[5][0]~128_combout ;
wire \my_slc|data|registerfile|register[7][0]~131_combout ;
wire \my_slc|data|registerfile|register[4][0]~130_combout ;
wire \my_slc|data|registerfile|register[6][0]~129_combout ;
wire \my_slc|data|registerfile|Mux15~1_combout ;
wire \my_slc|data|registerfile|Mux15~2_combout ;
wire \my_slc|data|registerfile|Mux15~3_combout ;
wire \my_slc|data|registerfile|Mux15~4_combout ;
wire \my_slc|data|registerfile|register[3][0]~135_combout ;
wire \my_slc|data|registerfile|register[2][0]~132_combout ;
wire \my_slc|data|registerfile|register[1][0]~133_combout ;
wire \my_slc|data|registerfile|Mux15~5_combout ;
wire \my_slc|data|registerfile|Mux15~6_combout ;
wire \my_slc|data|registerfile|Mux15~7_combout ;
wire \my_slc|data|addr1mux|out[0]~0_combout ;
wire \my_slc|data|add|out[0]~16 ;
wire \my_slc|data|add|out[1]~17_combout ;
wire \my_slc|data|Add0~1 ;
wire \my_slc|data|Add0~2_combout ;
wire \my_slc|data|PC_out~3_combout ;
wire \my_slc|data|BUSMUX|bus[1]~25_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|data|mioen|out[1]~2_combout ;
wire \my_slc|data|mioen|out[1]~3_combout ;
wire \my_slc|data|BUSMUX|bus[1]~26_combout ;
wire \my_slc|data|alu|Add0~1 ;
wire \my_slc|data|alu|Add0~2_combout ;
wire \my_slc|data|BUSMUX|bus[1]~27_combout ;
wire \my_slc|data|BUSMUX|bus[1]~29_combout ;
wire \my_slc|data|registerfile|register[3][1]~143_combout ;
wire \my_slc|data|registerfile|register[2][1]~140_combout ;
wire \my_slc|data|registerfile|register[1][1]~141_combout ;
wire \my_slc|data|registerfile|Mux14~3_combout ;
wire \my_slc|data|registerfile|Mux14~4_combout ;
wire \my_slc|data|registerfile|register[5][1]~136_combout ;
wire \my_slc|data|registerfile|register[4][1]~138_combout ;
wire \my_slc|data|registerfile|register[6][1]~137_combout ;
wire \my_slc|data|registerfile|Mux14~1_combout ;
wire \my_slc|data|registerfile|register[7][1]~139_combout ;
wire \my_slc|data|registerfile|Mux14~2_combout ;
wire \my_slc|data|registerfile|Mux14~5_combout ;
wire \my_slc|data|alu|Add0~3 ;
wire \my_slc|data|alu|Add0~4_combout ;
wire \my_slc|data|BUSMUX|bus[2]~32_combout ;
wire \my_slc|data|BUSMUX|bus[2]~33_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|data|mioen|out[2]~4_combout ;
wire \my_slc|data|mioen|out[2]~5_combout ;
wire \my_slc|data|BUSMUX|bus[2]~30_combout ;
wire \my_slc|data|BUSMUX|bus[2]~31_combout ;
wire \my_slc|data|BUSMUX|bus[2]~34_combout ;
wire \my_slc|data|registerfile|register[0][2]~150_combout ;
wire \my_slc|data|sr2mux|out[2]~2_combout ;
wire \my_slc|data|alu|Add0~5 ;
wire \my_slc|data|alu|Add0~6_combout ;
wire \my_slc|data|BUSMUX|bus[3]~37_combout ;
wire \my_slc|data|addr1mux|out[3]~3_combout ;
wire \my_slc|data|add|out[1]~18 ;
wire \my_slc|data|add|out[2]~20 ;
wire \my_slc|data|add|out[3]~21_combout ;
wire \my_slc|data|BUSMUX|bus[3]~35_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|data|mioen|out[3]~6_combout ;
wire \my_slc|data|mioen|out[3]~7_combout ;
wire \my_slc|data|BUSMUX|bus[3]~36_combout ;
wire \my_slc|data|BUSMUX|bus[3]~39_combout ;
wire \my_slc|data|registerfile|register[3][3]~159_combout ;
wire \my_slc|data|registerfile|register[1][3]~157_combout ;
wire \my_slc|data|registerfile|Mux12~3_combout ;
wire \my_slc|data|registerfile|register[2][3]~156_combout ;
wire \my_slc|data|registerfile|Mux12~4_combout ;
wire \my_slc|data|registerfile|register[5][3]~152_combout ;
wire \my_slc|data|registerfile|register[4][3]~154_combout ;
wire \my_slc|data|registerfile|register[6][3]~153_combout ;
wire \my_slc|data|registerfile|Mux12~1_combout ;
wire \my_slc|data|registerfile|register[7][3]~155_combout ;
wire \my_slc|data|registerfile|Mux12~2_combout ;
wire \my_slc|data|registerfile|Mux12~5_combout ;
wire \my_slc|data|alu|Add0~7 ;
wire \my_slc|data|alu|Add0~9 ;
wire \my_slc|data|alu|Add0~11 ;
wire \my_slc|data|alu|Add0~13 ;
wire \my_slc|data|alu|Add0~14_combout ;
wire \my_slc|data|BUSMUX|bus[7]~57_combout ;
wire \my_slc|data|addr1mux|out[6]~6_combout ;
wire \my_slc|data|add|out[3]~22 ;
wire \my_slc|data|add|out[4]~24 ;
wire \my_slc|data|add|out[5]~25_combout ;
wire \my_slc|data|Add0~9 ;
wire \my_slc|data|Add0~10_combout ;
wire \my_slc|data|PC_out~7_combout ;
wire \my_slc|data|addr1mux|out[5]~5_combout ;
wire \my_slc|data|add|out[5]~26 ;
wire \my_slc|data|add|out[6]~27_combout ;
wire \my_slc|data|Add0~11 ;
wire \my_slc|data|Add0~12_combout ;
wire \my_slc|data|PC_out~8_combout ;
wire \my_slc|data|Add0~13 ;
wire \my_slc|data|Add0~14_combout ;
wire \my_slc|data|addr1mux|out[7]~7_combout ;
wire \my_slc|data|add|out[6]~28 ;
wire \my_slc|data|add|out[7]~29_combout ;
wire \my_slc|data|PC_out~9_combout ;
wire \my_slc|data|BUSMUX|bus[7]~55_combout ;
wire \Data[7]~input_o ;
wire \my_slc|tr0|Data_read_buffer[7]~feeder_combout ;
wire \S[7]~input_o ;
wire \my_slc|data|mioen|out[7]~14_combout ;
wire \my_slc|data|mioen|out[7]~15_combout ;
wire \my_slc|data|BUSMUX|bus[7]~56_combout ;
wire \my_slc|data|BUSMUX|bus[7]~58_combout ;
wire \my_slc|data|BUSMUX|bus[7]~59_combout ;
wire \my_slc|data|IR_out~8_combout ;
wire \my_slc|data|IR_out[11]~1_combout ;
wire \my_slc|data|sr1mux|out[1]~1_combout ;
wire \my_slc|data|registerfile|register[3][2]~151_combout ;
wire \my_slc|data|registerfile|register[2][2]~148_combout ;
wire \my_slc|data|registerfile|register[1][2]~149_combout ;
wire \my_slc|data|registerfile|Mux13~3_combout ;
wire \my_slc|data|registerfile|Mux13~4_combout ;
wire \my_slc|data|registerfile|register[5][2]~144_combout ;
wire \my_slc|data|registerfile|register[4][2]~146_combout ;
wire \my_slc|data|registerfile|register[6][2]~145_combout ;
wire \my_slc|data|registerfile|Mux13~1_combout ;
wire \my_slc|data|registerfile|register[7][2]~147_combout ;
wire \my_slc|data|registerfile|Mux13~2_combout ;
wire \my_slc|data|registerfile|Mux13~5_combout ;
wire \my_slc|data|addr1mux|out[2]~2_combout ;
wire \my_slc|data|add|out[2]~19_combout ;
wire \my_slc|data|Add0~3 ;
wire \my_slc|data|Add0~4_combout ;
wire \my_slc|data|PC_out~4_combout ;
wire \my_slc|data|Add0~5 ;
wire \my_slc|data|Add0~6_combout ;
wire \my_slc|data|PC_out~5_combout ;
wire \my_slc|data|Add0~7 ;
wire \my_slc|data|Add0~8_combout ;
wire \my_slc|data|PC_out~6_combout ;
wire \my_slc|data|addr1mux|out[4]~4_combout ;
wire \my_slc|data|add|out[4]~23_combout ;
wire \my_slc|data|BUSMUX|bus[4]~40_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \my_slc|data|mioen|out[4]~8_combout ;
wire \my_slc|data|mioen|out[4]~9_combout ;
wire \my_slc|data|BUSMUX|bus[4]~41_combout ;
wire \my_slc|data|alu|Add0~8_combout ;
wire \my_slc|data|BUSMUX|bus[4]~42_combout ;
wire \my_slc|data|BUSMUX|bus[4]~43_combout ;
wire \my_slc|data|BUSMUX|bus[4]~44_combout ;
wire \my_slc|data|IR_out~5_combout ;
wire \my_slc|data|sr2mux|out[6]~6_combout ;
wire \my_slc|data|alu|Add0~12_combout ;
wire \my_slc|data|BUSMUX|bus[6]~52_combout ;
wire \my_slc|data|BUSMUX|bus[6]~53_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|tr0|Data_read_buffer[6]~feeder_combout ;
wire \my_slc|data|mioen|out[6]~12_combout ;
wire \my_slc|data|mioen|out[6]~13_combout ;
wire \my_slc|data|BUSMUX|bus[6]~50_combout ;
wire \my_slc|data|BUSMUX|bus[6]~51_combout ;
wire \my_slc|data|BUSMUX|bus[6]~54_combout ;
wire \my_slc|data|IR_out~7_combout ;
wire \my_slc|data|sr1mux|out[0]~0_combout ;
wire \my_slc|data|registerfile|Mux6~3_combout ;
wire \my_slc|data|registerfile|register[3][9]~207_combout ;
wire \my_slc|data|registerfile|register[2][9]~204_combout ;
wire \my_slc|data|registerfile|Mux6~4_combout ;
wire \my_slc|data|registerfile|register[5][9]~200_combout ;
wire \my_slc|data|registerfile|register[4][9]~202_combout ;
wire \my_slc|data|registerfile|register[6][9]~201_combout ;
wire \my_slc|data|registerfile|Mux6~1_combout ;
wire \my_slc|data|registerfile|register[7][9]~203_combout ;
wire \my_slc|data|registerfile|Mux6~2_combout ;
wire \my_slc|data|registerfile|Mux6~5_combout ;
wire \my_slc|data|sr2mux|out[9]~9_combout ;
wire \my_slc|data|registerfile|register[0][8]~198_combout ;
wire \my_slc|data|sr2mux|out[8]~8_combout ;
wire \my_slc|data|alu|Add0~15 ;
wire \my_slc|data|alu|Add0~17 ;
wire \my_slc|data|alu|Add0~18_combout ;
wire \my_slc|data|BUSMUX|bus[9]~67_combout ;
wire \my_slc|data|BUSMUX|bus[9]~68_combout ;
wire \my_slc|data|Add0~15 ;
wire \my_slc|data|Add0~16_combout ;
wire \my_slc|data|addr1mux|out[8]~8_combout ;
wire \my_slc|data|add|out[7]~30 ;
wire \my_slc|data|add|out[8]~31_combout ;
wire \my_slc|data|PC_out~10_combout ;
wire \my_slc|data|Add0~17 ;
wire \my_slc|data|Add0~18_combout ;
wire \my_slc|data|PC_out~11_combout ;
wire \my_slc|data|addr1mux|out[9]~9_combout ;
wire \my_slc|data|add|out[8]~32 ;
wire \my_slc|data|add|out[9]~33_combout ;
wire \my_slc|data|BUSMUX|bus[9]~65_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|data|mioen|out[9]~18_combout ;
wire \my_slc|data|mioen|out[9]~19_combout ;
wire \my_slc|data|BUSMUX|bus[9]~66_combout ;
wire \my_slc|data|BUSMUX|bus[9]~69_combout ;
wire \my_slc|data|IR_out~10_combout ;
wire \my_slc|data|registerfile|Decoder0~0_combout ;
wire \my_slc|data|registerfile|Decoder0~0clkctrl_outclk ;
wire \my_slc|data|registerfile|register[5][8]~192_combout ;
wire \my_slc|data|registerfile|register[4][8]~194_combout ;
wire \my_slc|data|registerfile|register[6][8]~193_combout ;
wire \my_slc|data|registerfile|Mux7~1_combout ;
wire \my_slc|data|registerfile|register[7][8]~195_combout ;
wire \my_slc|data|registerfile|Mux7~2_combout ;
wire \my_slc|data|registerfile|register[3][8]~199_combout ;
wire \my_slc|data|registerfile|register[2][8]~196_combout ;
wire \my_slc|data|registerfile|register[1][8]~197_combout ;
wire \my_slc|data|registerfile|Mux7~3_combout ;
wire \my_slc|data|registerfile|Mux7~4_combout ;
wire \my_slc|data|registerfile|Mux7~5_combout ;
wire \my_slc|data|BUSMUX|bus[8]~63_combout ;
wire \Data[8]~input_o ;
wire \S[8]~input_o ;
wire \my_slc|data|mioen|out[8]~16_combout ;
wire \my_slc|data|mioen|out[8]~17_combout ;
wire \my_slc|data|BUSMUX|bus[8]~60_combout ;
wire \my_slc|data|BUSMUX|bus[8]~61_combout ;
wire \my_slc|data|alu|Add0~16_combout ;
wire \my_slc|data|BUSMUX|bus[8]~62_combout ;
wire \my_slc|data|BUSMUX|bus[8]~64_combout ;
wire \my_slc|data|IR_out~9_combout ;
wire \my_slc|data|sr1mux|out[2]~2_combout ;
wire \my_slc|data|registerfile|register[4][5]~170_combout ;
wire \my_slc|data|registerfile|register[6][5]~169_combout ;
wire \my_slc|data|registerfile|Mux10~1_combout ;
wire \my_slc|data|registerfile|register[5][5]~168_combout ;
wire \my_slc|data|registerfile|register[7][5]~171_combout ;
wire \my_slc|data|registerfile|Mux10~2_combout ;
wire \my_slc|data|registerfile|register[2][5]~172_combout ;
wire \my_slc|data|registerfile|register[1][5]~173_combout ;
wire \my_slc|data|registerfile|Mux10~3_combout ;
wire \my_slc|data|registerfile|register[3][5]~175_combout ;
wire \my_slc|data|registerfile|Mux10~4_combout ;
wire \my_slc|data|registerfile|Mux10~5_combout ;
wire \my_slc|data|alu|Add0~10_combout ;
wire \my_slc|data|BUSMUX|bus[5]~47_combout ;
wire \my_slc|data|BUSMUX|bus[5]~48_combout ;
wire \my_slc|data|BUSMUX|bus[5]~45_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|data|mioen|out[5]~10_combout ;
wire \my_slc|data|mioen|out[5]~11_combout ;
wire \my_slc|data|BUSMUX|bus[5]~46_combout ;
wire \my_slc|data|BUSMUX|bus[5]~49_combout ;
wire \my_slc|data|IR_out~6_combout ;
wire \my_slc|state_controller|SR2MUX~0_combout ;
wire \my_slc|data|registerfile|register[0][11]~222_combout ;
wire \my_slc|data|sr2mux|out[11]~11_combout ;
wire \my_slc|data|registerfile|register[5][11]~216_combout ;
wire \my_slc|data|registerfile|register[7][11]~219_combout ;
wire \my_slc|data|registerfile|register[4][11]~218_combout ;
wire \my_slc|data|registerfile|register[6][11]~217_combout ;
wire \my_slc|data|registerfile|Mux4~1_combout ;
wire \my_slc|data|registerfile|Mux4~2_combout ;
wire \my_slc|data|registerfile|register[1][11]~221_combout ;
wire \my_slc|data|registerfile|Mux4~3_combout ;
wire \my_slc|data|registerfile|register[3][11]~223_combout ;
wire \my_slc|data|registerfile|register[2][11]~220_combout ;
wire \my_slc|data|registerfile|Mux4~4_combout ;
wire \my_slc|data|registerfile|Mux4~5_combout ;
wire \my_slc|data|registerfile|register[7][10]~211_combout ;
wire \my_slc|data|registerfile|register[5][10]~208_combout ;
wire \my_slc|data|registerfile|register[4][10]~210_combout ;
wire \my_slc|data|registerfile|register[6][10]~209_combout ;
wire \my_slc|data|registerfile|Mux5~1_combout ;
wire \my_slc|data|registerfile|Mux5~2_combout ;
wire \my_slc|data|registerfile|register[3][10]~215_combout ;
wire \my_slc|data|registerfile|register[2][10]~212_combout ;
wire \my_slc|data|registerfile|register[0][10]~214_combout ;
wire \my_slc|data|registerfile|register[1][10]~213_combout ;
wire \my_slc|data|registerfile|Mux5~3_combout ;
wire \my_slc|data|registerfile|Mux5~4_combout ;
wire \my_slc|data|registerfile|Mux5~5_combout ;
wire \my_slc|data|sr2mux|out[10]~10_combout ;
wire \my_slc|data|alu|Add0~19 ;
wire \my_slc|data|alu|Add0~21 ;
wire \my_slc|data|alu|Add0~22_combout ;
wire \my_slc|data|BUSMUX|bus[11]~77_combout ;
wire \my_slc|data|BUSMUX|bus[11]~78_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|data|mioen|out[11]~22_combout ;
wire \my_slc|data|mioen|out[11]~23_combout ;
wire \my_slc|data|BUSMUX|bus[11]~75_combout ;
wire \my_slc|data|BUSMUX|bus[11]~76_combout ;
wire \my_slc|data|BUSMUX|bus[11]~79_combout ;
wire \my_slc|data|IR_out~12_combout ;
wire \my_slc|data|registerfile|Decoder0~5_combout ;
wire \my_slc|data|registerfile|Decoder0~5clkctrl_outclk ;
wire \my_slc|data|registerfile|register[2][13]~236_combout ;
wire \my_slc|data|registerfile|register[3][13]~239_combout ;
wire \my_slc|data|registerfile|register[0][13]~238_combout ;
wire \my_slc|data|registerfile|register[1][13]~237_combout ;
wire \my_slc|data|registerfile|Mux2~3_combout ;
wire \my_slc|data|registerfile|Mux2~4_combout ;
wire \my_slc|data|registerfile|register[6][13]~233_combout ;
wire \my_slc|data|registerfile|register[4][13]~234_combout ;
wire \my_slc|data|registerfile|Mux2~1_combout ;
wire \my_slc|data|registerfile|register[5][13]~232_combout ;
wire \my_slc|data|registerfile|register[7][13]~235_combout ;
wire \my_slc|data|registerfile|Mux2~2_combout ;
wire \my_slc|data|registerfile|Mux2~5_combout ;
wire \my_slc|data|sr2mux|out[13]~13_combout ;
wire \my_slc|data|registerfile|register[0][12]~230_combout ;
wire \my_slc|data|sr2mux|out[12]~12_combout ;
wire \my_slc|data|registerfile|register[5][12]~224_combout ;
wire \my_slc|data|registerfile|register[6][12]~225_combout ;
wire \my_slc|data|registerfile|register[4][12]~226_combout ;
wire \my_slc|data|registerfile|Mux3~1_combout ;
wire \my_slc|data|registerfile|register[7][12]~227_combout ;
wire \my_slc|data|registerfile|Mux3~2_combout ;
wire \my_slc|data|registerfile|register[3][12]~231_combout ;
wire \my_slc|data|registerfile|register[2][12]~228_combout ;
wire \my_slc|data|registerfile|register[1][12]~229_combout ;
wire \my_slc|data|registerfile|Mux3~3_combout ;
wire \my_slc|data|registerfile|Mux3~4_combout ;
wire \my_slc|data|registerfile|Mux3~5_combout ;
wire \my_slc|data|alu|Add0~23 ;
wire \my_slc|data|alu|Add0~25 ;
wire \my_slc|data|alu|Add0~26_combout ;
wire \my_slc|data|BUSMUX|bus[13]~87_combout ;
wire \my_slc|data|Add0~25 ;
wire \my_slc|data|Add0~26_combout ;
wire \my_slc|data|addr1mux|out[13]~13_combout ;
wire \my_slc|data|Add0~19 ;
wire \my_slc|data|Add0~20_combout ;
wire \my_slc|data|add|out[9]~34 ;
wire \my_slc|data|add|out[10]~35_combout ;
wire \my_slc|data|PC_out~12_combout ;
wire \my_slc|data|addr1mux|out[10]~10_combout ;
wire \my_slc|data|add|out[10]~36 ;
wire \my_slc|data|add|out[11]~38 ;
wire \my_slc|data|add|out[12]~40 ;
wire \my_slc|data|add|out[13]~41_combout ;
wire \my_slc|data|PC_out~15_combout ;
wire \my_slc|data|BUSMUX|bus[13]~85_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|data|mioen|out[13]~26_combout ;
wire \my_slc|data|mioen|out[13]~27_combout ;
wire \my_slc|data|BUSMUX|bus[13]~86_combout ;
wire \my_slc|data|BUSMUX|bus[13]~88_combout ;
wire \my_slc|data|BUSMUX|bus[13]~89_combout ;
wire \my_slc|data|IR_out~14_combout ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|data|setcc|Equal0~2_combout ;
wire \my_slc|data|setcc|Equal0~3_combout ;
wire \my_slc|data|setcc|Equal0~4_combout ;
wire \my_slc|data|setcc|Equal0~5_combout ;
wire \my_slc|data|setcc|Equal0~6_combout ;
wire \my_slc|data|branch|match~5_combout ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|data|addr1mux|out[11]~11_combout ;
wire \my_slc|data|add|out[11]~37_combout ;
wire \my_slc|data|Add0~21 ;
wire \my_slc|data|Add0~22_combout ;
wire \my_slc|data|PC_out~13_combout ;
wire \my_slc|data|Add0~23 ;
wire \my_slc|data|Add0~24_combout ;
wire \my_slc|data|PC_out~14_combout ;
wire \my_slc|data|addr1mux|out[12]~12_combout ;
wire \my_slc|data|add|out[12]~39_combout ;
wire \my_slc|data|BUSMUX|bus[12]~80_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|data|mioen|out[12]~24_combout ;
wire \my_slc|data|mioen|out[12]~25_combout ;
wire \my_slc|data|BUSMUX|bus[12]~81_combout ;
wire \my_slc|data|BUSMUX|bus[12]~83_combout ;
wire \my_slc|data|alu|Add0~24_combout ;
wire \my_slc|data|BUSMUX|bus[12]~82_combout ;
wire \my_slc|data|BUSMUX|bus[12]~84_combout ;
wire \my_slc|data|IR_out~13_combout ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_04~q ;
wire \my_slc|data|BUSMUX|bus[4]~18_combout ;
wire \my_slc|data|BUSMUX|bus[4]~19_combout ;
wire \my_slc|data|registerfile|register[3][14]~247_combout ;
wire \my_slc|data|registerfile|register[1][14]~245_combout ;
wire \my_slc|data|registerfile|Mux1~3_combout ;
wire \my_slc|data|registerfile|register[2][14]~244_combout ;
wire \my_slc|data|registerfile|Mux1~4_combout ;
wire \my_slc|data|registerfile|register[5][14]~240_combout ;
wire \my_slc|data|registerfile|register[4][14]~242_combout ;
wire \my_slc|data|registerfile|register[6][14]~241_combout ;
wire \my_slc|data|registerfile|Mux1~1_combout ;
wire \my_slc|data|registerfile|register[7][14]~243_combout ;
wire \my_slc|data|registerfile|Mux1~2_combout ;
wire \my_slc|data|registerfile|Mux1~5_combout ;
wire \my_slc|data|addr1mux|out[14]~14_combout ;
wire \my_slc|data|add|out[13]~42 ;
wire \my_slc|data|add|out[14]~43_combout ;
wire \my_slc|data|Add0~27 ;
wire \my_slc|data|Add0~28_combout ;
wire \my_slc|data|PC_out~16_combout ;
wire \my_slc|data|Add0~29 ;
wire \my_slc|data|Add0~30_combout ;
wire \my_slc|data|registerfile|register[3][15]~255_combout ;
wire \my_slc|data|registerfile|register[1][15]~253_combout ;
wire \my_slc|data|registerfile|register[0][15]~254_combout ;
wire \my_slc|data|registerfile|Mux0~2_combout ;
wire \my_slc|data|registerfile|register[2][15]~252_combout ;
wire \my_slc|data|registerfile|Mux0~3_combout ;
wire \my_slc|data|registerfile|register[5][15]~248_combout ;
wire \my_slc|data|registerfile|register[7][15]~251_combout ;
wire \my_slc|data|registerfile|register[4][15]~250_combout ;
wire \my_slc|data|registerfile|register[6][15]~249_combout ;
wire \my_slc|data|registerfile|Mux0~0_combout ;
wire \my_slc|data|registerfile|Mux0~1_combout ;
wire \my_slc|data|registerfile|Mux0~4_combout ;
wire \my_slc|data|addr1mux|out[15]~15_combout ;
wire \my_slc|data|add|out[14]~44 ;
wire \my_slc|data|add|out[15]~45_combout ;
wire \my_slc|data|PC_out~17_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|data|mioen|out[15]~30_combout ;
wire \my_slc|data|mioen|out[15]~31_combout ;
wire \my_slc|data|BUSMUX|bus[15]~95_combout ;
wire \my_slc|data|BUSMUX|bus[15]~96_combout ;
wire \my_slc|data|sr2mux|out[15]~15_combout ;
wire \my_slc|data|BUSMUX|bus[15]~98_combout ;
wire \my_slc|data|alu|Add0~27 ;
wire \my_slc|data|alu|Add0~29 ;
wire \my_slc|data|alu|Add0~30_combout ;
wire \my_slc|data|BUSMUX|bus[15]~97_combout ;
wire \my_slc|data|BUSMUX|bus[15]~99_combout ;
wire \my_slc|data|IR_out~16_combout ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|data|BUSMUX|bus[10]~73_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \my_slc|data|mioen|out[10]~20_combout ;
wire \my_slc|data|mioen|out[10]~21_combout ;
wire \my_slc|data|BUSMUX|bus[10]~70_combout ;
wire \my_slc|data|BUSMUX|bus[10]~71_combout ;
wire \my_slc|data|alu|Add0~20_combout ;
wire \my_slc|data|BUSMUX|bus[10]~72_combout ;
wire \my_slc|data|BUSMUX|bus[10]~74_combout ;
wire \my_slc|data|IR_out~11_combout ;
wire \my_slc|data|registerfile|Decoder0~7_combout ;
wire \my_slc|data|registerfile|Decoder0~7clkctrl_outclk ;
wire \my_slc|data|registerfile|register[0][14]~246_combout ;
wire \my_slc|data|sr2mux|out[14]~14_combout ;
wire \my_slc|data|BUSMUX|bus[14]~93_combout ;
wire \my_slc|data|alu|Add0~28_combout ;
wire \my_slc|data|BUSMUX|bus[14]~92_combout ;
wire \my_slc|data|BUSMUX|bus[14]~90_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|data|mioen|out[14]~28_combout ;
wire \my_slc|data|mioen|out[14]~29_combout ;
wire \my_slc|data|BUSMUX|bus[14]~91_combout ;
wire \my_slc|data|BUSMUX|bus[14]~94_combout ;
wire \my_slc|data|IR_out~15_combout ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \Continue~input_o ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|Selector6~0_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_16_2~q ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \Run~input_o ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \my_slc|data|setcc|Equal0~0_combout ;
wire \my_slc|data|setcc|Equal0~1_combout ;
wire \my_slc|data|branch|match~0_combout ;
wire \my_slc|data|branch|match~1_combout ;
wire \my_slc|data|branch|match~2_combout ;
wire \my_slc|data|branch|match~3_combout ;
wire \my_slc|data|branch|match~4_combout ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|data|MDR~0_combout ;
wire \my_slc|data|MDR[8]~1_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|data|MDR~2_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|data|MDR~3_combout ;
wire \my_slc|data|MDR~4_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \my_slc|data|MDR~5_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|data|MDR~6_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|data|MDR~7_combout ;
wire \my_slc|data|MDR~8_combout ;
wire \my_slc|data|MDR~9_combout ;
wire \my_slc|data|MDR~10_combout ;
wire \my_slc|data|MDR~11_combout ;
wire \my_slc|data|MDR~12_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \my_slc|data|MDR~13_combout ;
wire \my_slc|data|MDR~14_combout ;
wire \my_slc|data|MDR~15_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|data|MDR~16_combout ;
wire \my_slc|data|MDR~17_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|data|IR_out~0_combout ;
wire \my_slc|data|IR_out~2_combout ;
wire \my_slc|data|IR_out~3_combout ;
wire \my_slc|data|IR_out~4_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|memory_subsystem|hex_data[0]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|data|IR_out ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|data|PC_out ;
wire [15:0] \my_slc|data|MAR ;
wire [15:0] \my_slc|data|MDR ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;
wire [1:0] \my_slc|state_controller|ALUK ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\my_slc|data|IR_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\my_slc|data|IR_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\my_slc|data|IR_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\my_slc|data|IR_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\my_slc|data|IR_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\my_slc|data|IR_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\my_slc|data|IR_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\my_slc|data|IR_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\my_slc|data|IR_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\my_slc|data|IR_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\my_slc|data|IR_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\my_slc|data|IR_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|data|MAR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|data|MAR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|data|MAR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|data|MAR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|data|MAR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|data|MAR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|data|MAR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|data|MAR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|data|MAR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|data|MAR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|data|MAR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|data|MAR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|data|MAR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|data|MAR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|data|MAR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|data|MAR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N10
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N11
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N14
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (!\my_slc|data|IR_out [14] & (\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [13] & !\my_slc|data|IR_out [15])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0004;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~4_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|Decoder0~4_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N25
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N0
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (\my_slc|data|IR_out [14] & (\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [15] & !\my_slc|data|IR_out [13])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [15]),
	.datad(\my_slc|data|IR_out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N14
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N3
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~input_o ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \my_slc|state_controller|WideOr23 (
// Equation(s):
// \my_slc|state_controller|WideOr23~combout  = (\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_09~q )))

	.dataa(\my_slc|state_controller|State.S_01~q ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr23 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \my_slc|state_controller|ALUK[0] (
// Equation(s):
// \my_slc|state_controller|ALUK [0] = (\my_slc|state_controller|State.S_05~q ) # (\my_slc|state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[0] .lut_mask = 16'hFCFC;
defparam \my_slc|state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N28
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (\my_slc|data|IR_out [14] & (!\my_slc|data|IR_out [12] & (\my_slc|data|IR_out [15] & !\my_slc|data|IR_out [13])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [15]),
	.datad(\my_slc|data|IR_out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h0020;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N18
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneive_lcell_comb \my_slc|state_controller|WideOr25~0 (
// Equation(s):
// \my_slc|state_controller|WideOr25~0_combout  = (\my_slc|state_controller|State.S_12~q ) # ((\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_09~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr25~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|data|IR_out [15] & (!\my_slc|data|IR_out [12] & (\my_slc|data|IR_out [13] & \my_slc|data|IR_out [14])))

	.dataa(\my_slc|data|IR_out [15]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h1000;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N6
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~1_combout ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N27
dffeas \my_slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~16 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~16_combout  = (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_07~q )

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~16 .lut_mask = 16'h0055;
defparam \my_slc|data|BUSMUX|bus[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][9]~206 (
// Equation(s):
// \my_slc|data|registerfile|register[0][9]~206_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][9]~206_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][9]~206_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][9]~206 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[0][9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N14
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\my_slc|state_controller|State.S_06~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N15
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N30
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\my_slc|state_controller|State.S_25_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_25_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N31
dffeas \my_slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\my_slc|state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N7
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~input_o ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \my_slc|state_controller|WideOr26~0 (
// Equation(s):
// \my_slc|state_controller|WideOr26~0_combout  = (!\my_slc|state_controller|State.S_27~q  & (!\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_01~q  & !\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr26~0 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~6 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~6_combout  = (!\my_slc|data|IR_out [11] & (!\my_slc|data|IR_out [10] & (\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [11]),
	.datab(\my_slc|data|IR_out [10]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~6 .lut_mask = 16'h0010;
defparam \my_slc|data|registerfile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~6clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][9]~205 (
// Equation(s):
// \my_slc|data|registerfile|register[1][9]~205_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][9]~205_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][9]~205_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][9]~205 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[1][9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][6]~182 (
// Equation(s):
// \my_slc|data|registerfile|register[0][6]~182_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[6]~54_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][6]~182_combout ))

	.dataa(\my_slc|data|registerfile|register[0][6]~182_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][6]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][6]~182 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[0][6]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~17 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~17_combout  = (\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_35~q ) # (\my_slc|state_controller|State.S_27~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~17 .lut_mask = 16'hFFFE;
defparam \my_slc|data|BUSMUX|bus[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneive_lcell_comb \my_slc|data|addr2mux|Mux0~1 (
// Equation(s):
// \my_slc|data|addr2mux|Mux0~1_combout  = (!\my_slc|state_controller|State.S_07~q  & (\my_slc|data|IR_out [8] & !\my_slc|state_controller|State.S_06~q ))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [8]),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|addr2mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr2mux|Mux0~1 .lut_mask = 16'h0050;
defparam \my_slc|data|addr2mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneive_lcell_comb \my_slc|data|addr2mux|Mux0~0 (
// Equation(s):
// \my_slc|data|addr2mux|Mux0~0_combout  = (\my_slc|state_controller|State.S_07~q  & (((\my_slc|data|IR_out [5])))) # (!\my_slc|state_controller|State.S_07~q  & ((\my_slc|state_controller|State.S_06~q  & ((\my_slc|data|IR_out [5]))) # 
// (!\my_slc|state_controller|State.S_06~q  & (\my_slc|data|IR_out [10]))))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|data|IR_out [10]),
	.datac(\my_slc|data|IR_out [5]),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|addr2mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr2mux|Mux0~0 .lut_mask = 16'hF0E4;
defparam \my_slc|data|addr2mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \my_slc|data|addr2mux|Mux0~2 (
// Equation(s):
// \my_slc|data|addr2mux|Mux0~2_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|addr2mux|Mux0~1_combout )) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|addr2mux|Mux0~0_combout 
// )))))

	.dataa(\my_slc|data|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~0_combout ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|data|addr2mux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr2mux|Mux0~2 .lut_mask = 16'h00AC;
defparam \my_slc|data|addr2mux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_04~q )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'h8888;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N13
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N10
cycloneive_lcell_comb \my_slc|data|PC_out[12]~0 (
// Equation(s):
// \my_slc|data|PC_out[12]~0_combout  = (!\my_slc|state_controller|State.S_21~q  & (!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_12~q ))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out[12]~0 .lut_mask = 16'h0005;
defparam \my_slc|data|PC_out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~3 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~3_combout  = (\my_slc|data|IR_out [11] & \my_slc|data|IR_out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [11]),
	.datad(\my_slc|data|IR_out [10]),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~3 .lut_mask = 16'hF000;
defparam \my_slc|data|registerfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~4 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~4_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (((\my_slc|state_controller|State.S_04~q )))) # (!\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|data|registerfile|Decoder0~3_combout  & 
// (\my_slc|data|IR_out [9])))

	.dataa(\my_slc|data|registerfile|Decoder0~3_combout ),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~4 .lut_mask = 16'hEC20;
defparam \my_slc|data|registerfile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~4clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][7]~187 (
// Equation(s):
// \my_slc|data|registerfile|register[7][7]~187_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][7]~187_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][7]~187_combout ),
	.datac(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][7]~187 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][7]~184 (
// Equation(s):
// \my_slc|data|registerfile|register[5][7]~184_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][7]~184_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][7]~184_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][7]~184 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[5][7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~1 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~1_combout  = (\my_slc|data|IR_out [10] & (\my_slc|data|IR_out [11] & (!\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~1 .lut_mask = 16'h0008;
defparam \my_slc|data|registerfile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~1clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][7]~185 (
// Equation(s):
// \my_slc|data|registerfile|register[6][7]~185_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[7]~59_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[6][7]~185_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datab(\my_slc|data|registerfile|register[6][7]~185_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][7]~185 .lut_mask = 16'hACAC;
defparam \my_slc|data|registerfile|register[6][7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~2 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~2_combout  = (!\my_slc|data|IR_out [10] & (\my_slc|data|IR_out [11] & (!\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~2 .lut_mask = 16'h0004;
defparam \my_slc|data|registerfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~2clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][7]~186 (
// Equation(s):
// \my_slc|data|registerfile|register[4][7]~186_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][7]~186_combout ))

	.dataa(\my_slc|data|registerfile|register[4][7]~186_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][7]~186 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[4][7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux8~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux8~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// (\my_slc|data|registerfile|register[6][7]~185_combout )) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|register[4][7]~186_combout )))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[6][7]~185_combout ),
	.datac(\my_slc|data|registerfile|register[4][7]~186_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux8~1 .lut_mask = 16'hEE50;
defparam \my_slc|data|registerfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneive_lcell_comb \my_slc|data|registerfile|Mux8~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux8~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux8~1_combout  & (\my_slc|data|registerfile|register[7][7]~187_combout )) # (!\my_slc|data|registerfile|Mux8~1_combout  & 
// ((\my_slc|data|registerfile|register[5][7]~184_combout ))))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux8~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[7][7]~187_combout ),
	.datac(\my_slc|data|registerfile|register[5][7]~184_combout ),
	.datad(\my_slc|data|registerfile|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux8~2 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~8 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~8_combout  = (!\my_slc|data|IR_out [11] & (\my_slc|data|IR_out [10] & (\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [11]),
	.datab(\my_slc|data|IR_out [10]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~8 .lut_mask = 16'h0040;
defparam \my_slc|data|registerfile|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~8clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~8_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~8clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~8clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][7]~191 (
// Equation(s):
// \my_slc|data|registerfile|register[3][7]~191_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][7]~191_combout ))

	.dataa(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.datab(\my_slc|data|registerfile|register[3][7]~191_combout ),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][7]~191 .lut_mask = 16'hEE44;
defparam \my_slc|data|registerfile|register[3][7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][7]~188 (
// Equation(s):
// \my_slc|data|registerfile|register[2][7]~188_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][7]~188_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][7]~188_combout ),
	.datac(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][7]~188 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[2][7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][7]~190 (
// Equation(s):
// \my_slc|data|registerfile|register[0][7]~190_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][7]~190_combout ))

	.dataa(\my_slc|data|registerfile|register[0][7]~190_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][7]~190 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[0][7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][7]~189 (
// Equation(s):
// \my_slc|data|registerfile|register[1][7]~189_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][7]~189_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][7]~189_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][7]~189 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[1][7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Mux8~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux8~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// ((\my_slc|data|registerfile|register[1][7]~189_combout ))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|register[0][7]~190_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][7]~190_combout ),
	.datab(\my_slc|data|registerfile|register[1][7]~189_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux8~3 .lut_mask = 16'hFC0A;
defparam \my_slc|data|registerfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux8~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux8~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux8~3_combout  & (\my_slc|data|registerfile|register[3][7]~191_combout )) # (!\my_slc|data|registerfile|Mux8~3_combout  & 
// ((\my_slc|data|registerfile|register[2][7]~188_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux8~3_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[3][7]~191_combout ),
	.datac(\my_slc|data|registerfile|register[2][7]~188_combout ),
	.datad(\my_slc|data|registerfile|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux8~4 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \my_slc|data|registerfile|Mux8~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux8~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux8~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux8~4_combout )))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux8~2_combout ),
	.datad(\my_slc|data|registerfile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux8~5 .lut_mask = 16'hF5A0;
defparam \my_slc|data|registerfile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneive_lcell_comb \my_slc|data|sr2mux|out[7]~7 (
// Equation(s):
// \my_slc|data|sr2mux|out[7]~7_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][7]~190_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][7]~190_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[7]~7 .lut_mask = 16'hF0CC;
defparam \my_slc|data|sr2mux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][6]~183 (
// Equation(s):
// \my_slc|data|registerfile|register[3][6]~183_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[6]~54_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[3][6]~183_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datac(\my_slc|data|registerfile|register[3][6]~183_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][6]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][6]~183 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[3][6]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][6]~181 (
// Equation(s):
// \my_slc|data|registerfile|register[1][6]~181_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[6]~54_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][6]~181_combout ))

	.dataa(\my_slc|data|registerfile|register[1][6]~181_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][6]~181 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[1][6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux9~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux9~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[1][6]~181_combout ) # ((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (((\my_slc|data|registerfile|register[0][6]~182_combout  & !\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[1][6]~181_combout ),
	.datac(\my_slc|data|registerfile|register[0][6]~182_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux9~3 .lut_mask = 16'hAAD8;
defparam \my_slc|data|registerfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][6]~180 (
// Equation(s):
// \my_slc|data|registerfile|register[2][6]~180_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[6]~54_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[2][6]~180_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|register[2][6]~180_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][6]~180 .lut_mask = 16'hAAF0;
defparam \my_slc|data|registerfile|register[2][6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Mux9~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux9~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux9~3_combout  & (\my_slc|data|registerfile|register[3][6]~183_combout )) # (!\my_slc|data|registerfile|Mux9~3_combout  & 
// ((\my_slc|data|registerfile|register[2][6]~180_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux9~3_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[3][6]~183_combout ),
	.datac(\my_slc|data|registerfile|Mux9~3_combout ),
	.datad(\my_slc|data|registerfile|register[2][6]~180_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux9~4 .lut_mask = 16'hDAD0;
defparam \my_slc|data|registerfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][6]~176 (
// Equation(s):
// \my_slc|data|registerfile|register[5][6]~176_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[6]~54_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][6]~176_combout ))

	.dataa(\my_slc|data|registerfile|register[5][6]~176_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][6]~176 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[5][6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][6]~179 (
// Equation(s):
// \my_slc|data|registerfile|register[7][6]~179_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[6]~54_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[7][6]~179_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datac(\my_slc|data|registerfile|register[7][6]~179_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][6]~179 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[7][6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][6]~178 (
// Equation(s):
// \my_slc|data|registerfile|register[4][6]~178_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[6]~54_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][6]~178_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][6]~178_combout ),
	.datac(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][6]~178 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[4][6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][6]~177 (
// Equation(s):
// \my_slc|data|registerfile|register[6][6]~177_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[6]~54_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][6]~177_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][6]~177_combout ),
	.datac(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][6]~177 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[6][6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux9~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux9~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|sr1mux|out[1]~1_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][6]~177_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][6]~178_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[4][6]~178_combout ),
	.datad(\my_slc|data|registerfile|register[6][6]~177_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux9~1 .lut_mask = 16'hDC98;
defparam \my_slc|data|registerfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \my_slc|data|registerfile|Mux9~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux9~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux9~1_combout  & ((\my_slc|data|registerfile|register[7][6]~179_combout ))) # (!\my_slc|data|registerfile|Mux9~1_combout  & 
// (\my_slc|data|registerfile|register[5][6]~176_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux9~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[5][6]~176_combout ),
	.datac(\my_slc|data|registerfile|register[7][6]~179_combout ),
	.datad(\my_slc|data|registerfile|Mux9~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux9~2 .lut_mask = 16'hF588;
defparam \my_slc|data|registerfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Mux9~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux9~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux9~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux9~4_combout ))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux9~4_combout ),
	.datad(\my_slc|data|registerfile|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux9~5 .lut_mask = 16'hFA50;
defparam \my_slc|data|registerfile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][5]~174 (
// Equation(s):
// \my_slc|data|registerfile|register[0][5]~174_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][5]~174_combout ))

	.dataa(\my_slc|data|registerfile|register[0][5]~174_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][5]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][5]~174 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[0][5]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \my_slc|data|sr2mux|out[5]~5 (
// Equation(s):
// \my_slc|data|sr2mux|out[5]~5_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|IR_out [4])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|registerfile|register[0][5]~174_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(\my_slc|data|registerfile|register[0][5]~174_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[5]~5 .lut_mask = 16'hF3C0;
defparam \my_slc|data|sr2mux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][4]~167 (
// Equation(s):
// \my_slc|data|registerfile|register[3][4]~167_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[4]~44_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][4]~167_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][4]~167_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][4]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][4]~167 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[3][4]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][4]~164 (
// Equation(s):
// \my_slc|data|registerfile|register[2][4]~164_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[4]~44_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[2][4]~164_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datac(\my_slc|data|registerfile|register[2][4]~164_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][4]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][4]~164 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[2][4]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][4]~165 (
// Equation(s):
// \my_slc|data|registerfile|register[1][4]~165_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[4]~44_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[1][4]~165_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datac(\my_slc|data|registerfile|register[1][4]~165_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][4]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][4]~165 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[1][4]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][4]~166 (
// Equation(s):
// \my_slc|data|registerfile|register[0][4]~166_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[4]~44_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[0][4]~166_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datab(\my_slc|data|registerfile|register[0][4]~166_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][4]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][4]~166 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[0][4]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \my_slc|data|registerfile|Mux11~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux11~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[1][4]~165_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[0][4]~166_combout )))))

	.dataa(\my_slc|data|registerfile|register[1][4]~165_combout ),
	.datab(\my_slc|data|registerfile|register[0][4]~166_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux11~3 .lut_mask = 16'hFA0C;
defparam \my_slc|data|registerfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux11~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux11~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux11~3_combout  & (\my_slc|data|registerfile|register[3][4]~167_combout )) # (!\my_slc|data|registerfile|Mux11~3_combout  & 
// ((\my_slc|data|registerfile|register[2][4]~164_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux11~3_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[3][4]~167_combout ),
	.datac(\my_slc|data|registerfile|register[2][4]~164_combout ),
	.datad(\my_slc|data|registerfile|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux11~4 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][4]~160 (
// Equation(s):
// \my_slc|data|registerfile|register[5][4]~160_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[4]~44_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][4]~160_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][4]~160_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][4]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][4]~160 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[5][4]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][4]~161 (
// Equation(s):
// \my_slc|data|registerfile|register[6][4]~161_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[4]~44_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][4]~161_combout ))

	.dataa(\my_slc|data|registerfile|register[6][4]~161_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][4]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][4]~161 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[6][4]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][4]~162 (
// Equation(s):
// \my_slc|data|registerfile|register[4][4]~162_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[4]~44_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[4][4]~162_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datac(\my_slc|data|registerfile|register[4][4]~162_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][4]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][4]~162 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[4][4]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux11~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux11~1_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|register[6][4]~161_combout ) # ((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & 
// (((\my_slc|data|registerfile|register[4][4]~162_combout  & !\my_slc|data|sr1mux|out[0]~0_combout ))))

	.dataa(\my_slc|data|registerfile|register[6][4]~161_combout ),
	.datab(\my_slc|data|registerfile|register[4][4]~162_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux11~1 .lut_mask = 16'hF0AC;
defparam \my_slc|data|registerfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][4]~163 (
// Equation(s):
// \my_slc|data|registerfile|register[7][4]~163_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[4]~44_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][4]~163_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][4]~163_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][4]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][4]~163 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[7][4]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Mux11~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux11~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux11~1_combout  & ((\my_slc|data|registerfile|register[7][4]~163_combout ))) # (!\my_slc|data|registerfile|Mux11~1_combout  & 
// (\my_slc|data|registerfile|register[5][4]~160_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux11~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][4]~160_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|Mux11~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][4]~163_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux11~2 .lut_mask = 16'hF838;
defparam \my_slc|data|registerfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
cycloneive_lcell_comb \my_slc|data|registerfile|Mux11~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux11~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux11~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux11~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux11~4_combout ),
	.datad(\my_slc|data|registerfile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux11~5 .lut_mask = 16'hFC30;
defparam \my_slc|data|registerfile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N26
cycloneive_lcell_comb \my_slc|data|sr2mux|out[4]~4 (
// Equation(s):
// \my_slc|data|sr2mux|out[4]~4_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|IR_out [4])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|registerfile|register[0][4]~166_combout )))

	.dataa(\my_slc|data|IR_out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|data|registerfile|register[0][4]~166_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[4]~4 .lut_mask = 16'hAFA0;
defparam \my_slc|data|sr2mux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][3]~158 (
// Equation(s):
// \my_slc|data|registerfile|register[0][3]~158_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][3]~158_combout ))

	.dataa(\my_slc|data|registerfile|register[0][3]~158_combout ),
	.datab(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][3]~158 .lut_mask = 16'hCACA;
defparam \my_slc|data|registerfile|register[0][3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \my_slc|data|sr2mux|out[3]~3 (
// Equation(s):
// \my_slc|data|sr2mux|out[3]~3_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][3]~158_combout ))

	.dataa(\my_slc|data|registerfile|register[0][3]~158_combout ),
	.datab(\my_slc|data|IR_out [4]),
	.datac(gnd),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[3]~3 .lut_mask = 16'hCCAA;
defparam \my_slc|data|sr2mux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[3]~38 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[3]~38_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux12~5_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[3]~3_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|data|sr2mux|out[3]~3_combout ),
	.datad(\my_slc|data|registerfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[3]~38 .lut_mask = 16'hA800;
defparam \my_slc|data|BUSMUX|bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][1]~142 (
// Equation(s):
// \my_slc|data|registerfile|register[0][1]~142_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[1]~29_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[0][1]~142_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datac(\my_slc|data|registerfile|register[0][1]~142_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][1]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][1]~142 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[0][1]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \my_slc|data|sr2mux|out[1]~1 (
// Equation(s):
// \my_slc|data|sr2mux|out[1]~1_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|IR_out [4])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|registerfile|register[0][1]~142_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|IR_out [4]),
	.datac(\my_slc|data|registerfile|register[0][1]~142_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[1]~1 .lut_mask = 16'hCCF0;
defparam \my_slc|data|sr2mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[1]~28 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[1]~28_combout  = (\my_slc|data|registerfile|Mux14~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[1]~1_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|data|registerfile|Mux14~5_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|data|sr2mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[1]~28 .lut_mask = 16'hC080;
defparam \my_slc|data|BUSMUX|bus[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneive_lcell_comb \my_slc|data|addr1mux|out[1]~1 (
// Equation(s):
// \my_slc|data|addr1mux|out[1]~1_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|data|PC_out [1])))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [1])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux14~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|data|PC_out [1]),
	.datad(\my_slc|data|registerfile|Mux14~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[1]~1 .lut_mask = 16'hF1E0;
defparam \my_slc|data|addr1mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \my_slc|data|Add0~0 (
// Equation(s):
// \my_slc|data|Add0~0_combout  = \my_slc|data|PC_out [0] $ (VCC)
// \my_slc|data|Add0~1  = CARRY(\my_slc|data|PC_out [0])

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|data|Add0~0_combout ),
	.cout(\my_slc|data|Add0~1 ));
// synopsys translate_off
defparam \my_slc|data|Add0~0 .lut_mask = 16'h33CC;
defparam \my_slc|data|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneive_lcell_comb \my_slc|data|add|out[0]~15 (
// Equation(s):
// \my_slc|data|add|out[0]~15_combout  = (\my_slc|data|addr1mux|out[0]~0_combout  & (\my_slc|data|addr2mux|Mux0~2_combout  $ (VCC))) # (!\my_slc|data|addr1mux|out[0]~0_combout  & (\my_slc|data|addr2mux|Mux0~2_combout  & VCC))
// \my_slc|data|add|out[0]~16  = CARRY((\my_slc|data|addr1mux|out[0]~0_combout  & \my_slc|data|addr2mux|Mux0~2_combout ))

	.dataa(\my_slc|data|addr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|data|add|out[0]~15_combout ),
	.cout(\my_slc|data|add|out[0]~16 ));
// synopsys translate_off
defparam \my_slc|data|add|out[0]~15 .lut_mask = 16'h6688;
defparam \my_slc|data|add|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N12
cycloneive_lcell_comb \my_slc|data|PC_out~1 (
// Equation(s):
// \my_slc|data|PC_out~1_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|Add0~0_combout  & (\my_slc|state_controller|State.S_18~q ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[0]~15_combout ))))

	.dataa(\my_slc|data|Add0~0_combout ),
	.datab(\my_slc|data|PC_out[12]~0_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|add|out[0]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~1 .lut_mask = 16'hB380;
defparam \my_slc|data|PC_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \my_slc|data|PC_out[12]~2 (
// Equation(s):
// \my_slc|data|PC_out[12]~2_combout  = (\my_slc|state_controller|State.S_18~q ) # ((!\Reset~input_o ) # (!\my_slc|data|PC_out[12]~0_combout ))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\my_slc|data|PC_out[12]~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out[12]~2 .lut_mask = 16'hAFFF;
defparam \my_slc|data|PC_out[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N13
dffeas \my_slc|data|PC_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[0] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][0]~134 (
// Equation(s):
// \my_slc|data|registerfile|register[0][0]~134_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[0]~24_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[0][0]~134_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datab(\my_slc|data|registerfile|register[0][0]~134_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][0]~134 .lut_mask = 16'hACAC;
defparam \my_slc|data|registerfile|register[0][0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneive_lcell_comb \my_slc|data|sr2mux|out[0]~0 (
// Equation(s):
// \my_slc|data|sr2mux|out[0]~0_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][0]~134_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][0]~134_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[0]~0 .lut_mask = 16'hF0CC;
defparam \my_slc|data|sr2mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[0]~23 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[0]~23_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux15~7_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[0]~0_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux15~7_combout ),
	.datad(\my_slc|data|sr2mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[0]~23 .lut_mask = 16'hC080;
defparam \my_slc|data|BUSMUX|bus[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneive_lcell_comb \my_slc|data|alu|Add0~0 (
// Equation(s):
// \my_slc|data|alu|Add0~0_combout  = (\my_slc|data|registerfile|Mux15~7_combout  & (\my_slc|data|sr2mux|out[0]~0_combout  $ (VCC))) # (!\my_slc|data|registerfile|Mux15~7_combout  & (\my_slc|data|sr2mux|out[0]~0_combout  & VCC))
// \my_slc|data|alu|Add0~1  = CARRY((\my_slc|data|registerfile|Mux15~7_combout  & \my_slc|data|sr2mux|out[0]~0_combout ))

	.dataa(\my_slc|data|registerfile|Mux15~7_combout ),
	.datab(\my_slc|data|sr2mux|out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|data|alu|Add0~0_combout ),
	.cout(\my_slc|data|alu|Add0~1 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|data|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[0]~22 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[0]~22_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux15~7_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~0_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux15~7_combout ),
	.datad(\my_slc|data|alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[0]~22 .lut_mask = 16'h1302;
defparam \my_slc|data|BUSMUX|bus[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N12
cycloneive_lcell_comb \my_slc|state_controller|WideOr21~0 (
// Equation(s):
// \my_slc|state_controller|WideOr21~0_combout  = (\my_slc|state_controller|State.S_25_1~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_33_1~q )))

	.dataa(\my_slc|state_controller|State.S_25_1~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y18_N27
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
cycloneive_lcell_comb \my_slc|data|MAR~0 (
// Equation(s):
// \my_slc|data|MAR~0_combout  = (\my_slc|data|BUSMUX|bus[0]~24_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_07~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~0 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N4
cycloneive_lcell_comb \my_slc|data|MAR[11]~1 (
// Equation(s):
// \my_slc|data|MAR[11]~1_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|MAR[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR[11]~1 .lut_mask = 16'hFEFF;
defparam \my_slc|data|MAR[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N29
dffeas \my_slc|data|MAR[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[0] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N10
cycloneive_lcell_comb \my_slc|data|MAR~2 (
// Equation(s):
// \my_slc|data|MAR~2_combout  = (\my_slc|data|BUSMUX|bus[1]~29_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_07~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~2 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N11
dffeas \my_slc|data|MAR[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[1] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
cycloneive_lcell_comb \my_slc|data|MAR~3 (
// Equation(s):
// \my_slc|data|MAR~3_combout  = (\my_slc|data|BUSMUX|bus[2]~34_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~3 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N21
dffeas \my_slc|data|MAR[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[2] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N22
cycloneive_lcell_comb \my_slc|data|MAR~4 (
// Equation(s):
// \my_slc|data|MAR~4_combout  = (\my_slc|data|BUSMUX|bus[3]~39_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~4 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N23
dffeas \my_slc|data|MAR[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[3] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|data|MAR [0] & (\my_slc|data|MAR [1] & (\my_slc|data|MAR [2] & \my_slc|data|MAR [3])))

	.dataa(\my_slc|data|MAR [0]),
	.datab(\my_slc|data|MAR [1]),
	.datac(\my_slc|data|MAR [2]),
	.datad(\my_slc|data|MAR [3]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N26
cycloneive_lcell_comb \my_slc|data|MAR~11 (
// Equation(s):
// \my_slc|data|MAR~11_combout  = (\my_slc|data|BUSMUX|bus[10]~74_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~11 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N27
dffeas \my_slc|data|MAR[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[10] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N0
cycloneive_lcell_comb \my_slc|data|MAR~12 (
// Equation(s):
// \my_slc|data|MAR~12_combout  = (\my_slc|data|BUSMUX|bus[11]~79_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_07~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~12 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N1
dffeas \my_slc|data|MAR[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[11] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N16
cycloneive_lcell_comb \my_slc|data|MAR~9 (
// Equation(s):
// \my_slc|data|MAR~9_combout  = (\my_slc|data|BUSMUX|bus[8]~64_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_07~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~9 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N17
dffeas \my_slc|data|MAR[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[8] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneive_lcell_comb \my_slc|data|MAR~10 (
// Equation(s):
// \my_slc|data|MAR~10_combout  = (\my_slc|data|BUSMUX|bus[9]~69_combout  & ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~10 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N27
dffeas \my_slc|data|MAR[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[9] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|data|MAR [10] & (\my_slc|data|MAR [11] & (\my_slc|data|MAR [8] & \my_slc|data|MAR [9])))

	.dataa(\my_slc|data|MAR [10]),
	.datab(\my_slc|data|MAR [11]),
	.datac(\my_slc|data|MAR [8]),
	.datad(\my_slc|data|MAR [9]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N8
cycloneive_lcell_comb \my_slc|data|MAR~15 (
// Equation(s):
// \my_slc|data|MAR~15_combout  = (\my_slc|data|BUSMUX|bus[14]~94_combout  & ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~15 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N9
dffeas \my_slc|data|MAR[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[14] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N2
cycloneive_lcell_comb \my_slc|data|MAR~13 (
// Equation(s):
// \my_slc|data|MAR~13_combout  = (\my_slc|data|BUSMUX|bus[12]~84_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_07~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~13 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N3
dffeas \my_slc|data|MAR[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[12] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
cycloneive_lcell_comb \my_slc|data|MAR~14 (
// Equation(s):
// \my_slc|data|MAR~14_combout  = (\my_slc|data|BUSMUX|bus[13]~89_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~14 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N5
dffeas \my_slc|data|MAR[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[13] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N18
cycloneive_lcell_comb \my_slc|data|MAR~16 (
// Equation(s):
// \my_slc|data|MAR~16_combout  = (\my_slc|data|BUSMUX|bus[15]~99_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~16 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N19
dffeas \my_slc|data|MAR[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[15] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|data|MAR [14] & (\my_slc|data|MAR [12] & (\my_slc|data|MAR [13] & \my_slc|data|MAR [15])))

	.dataa(\my_slc|data|MAR [14]),
	.datab(\my_slc|data|MAR [12]),
	.datac(\my_slc|data|MAR [13]),
	.datad(\my_slc|data|MAR [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N6
cycloneive_lcell_comb \my_slc|data|MAR~8 (
// Equation(s):
// \my_slc|data|MAR~8_combout  = (\my_slc|data|BUSMUX|bus[7]~59_combout  & ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~8 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N7
dffeas \my_slc|data|MAR[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[7] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N18
cycloneive_lcell_comb \my_slc|data|MAR~6 (
// Equation(s):
// \my_slc|data|MAR~6_combout  = (\my_slc|data|BUSMUX|bus[5]~49_combout  & ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~6 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N19
dffeas \my_slc|data|MAR[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[5] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N12
cycloneive_lcell_comb \my_slc|data|MAR~5 (
// Equation(s):
// \my_slc|data|MAR~5_combout  = (\my_slc|data|BUSMUX|bus[4]~44_combout  & ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_18~q ))))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~5 .lut_mask = 16'hFE00;
defparam \my_slc|data|MAR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N13
dffeas \my_slc|data|MAR[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[4] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N20
cycloneive_lcell_comb \my_slc|data|MAR~7 (
// Equation(s):
// \my_slc|data|MAR~7_combout  = (\my_slc|data|BUSMUX|bus[6]~54_combout  & ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|MAR~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MAR~7 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MAR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N21
dffeas \my_slc|data|MAR[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MAR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MAR[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MAR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MAR[6] .is_wysiwyg = "true";
defparam \my_slc|data|MAR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|data|MAR [7] & (\my_slc|data|MAR [5] & (\my_slc|data|MAR [4] & \my_slc|data|MAR [6])))

	.dataa(\my_slc|data|MAR [7]),
	.datab(\my_slc|data|MAR [5]),
	.datac(\my_slc|data|MAR [4]),
	.datad(\my_slc|data|MAR [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~0_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & (\my_slc|memory_subsystem|Equal0~3_combout  & \my_slc|memory_subsystem|Equal0~1_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N26
cycloneive_lcell_comb \my_slc|data|mioen|out[0]~0 (
// Equation(s):
// \my_slc|data|mioen|out[0]~0_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [0])))

	.dataa(\S[0]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[0]~0 .lut_mask = 16'hAAF0;
defparam \my_slc|data|mioen|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N20
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFAA;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N16
cycloneive_lcell_comb \my_slc|data|mioen|out[0]~1 (
// Equation(s):
// \my_slc|data|mioen|out[0]~1_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (((\my_slc|data|mioen|out[0]~0_combout  & !\my_slc|state_controller|Mem_WE~0_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (\my_slc|data|BUSMUX|bus[0]~24_combout ))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datac(\my_slc|data|mioen|out[0]~0_combout ),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[0]~1 .lut_mask = 16'h44E4;
defparam \my_slc|data|mioen|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[0]~20 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[0]~20_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|BUSMUX|bus[4]~19_combout )) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|PC_out [0]))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|BUSMUX|bus[0]~24_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datad(\my_slc|data|PC_out [0]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[0]~20 .lut_mask = 16'hDC98;
defparam \my_slc|data|BUSMUX|bus[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N10
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[0]~21 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[0]~21_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[0]~20_combout  & ((\my_slc|data|mioen|out[0]~1_combout ))) # (!\my_slc|data|BUSMUX|bus[0]~20_combout  & (\my_slc|data|add|out[0]~15_combout )))) # 
// (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[0]~20_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|add|out[0]~15_combout ),
	.datac(\my_slc|data|mioen|out[0]~1_combout ),
	.datad(\my_slc|data|BUSMUX|bus[0]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[0]~21 .lut_mask = 16'hF588;
defparam \my_slc|data|BUSMUX|bus[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[0]~24 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[0]~24_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[0]~23_combout ) # ((\my_slc|data|BUSMUX|bus[0]~22_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[0]~21_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[0]~23_combout ),
	.datab(\my_slc|data|BUSMUX|bus[0]~22_combout ),
	.datac(\my_slc|data|BUSMUX|bus[0]~21_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[0]~24 .lut_mask = 16'hEEF0;
defparam \my_slc|data|BUSMUX|bus[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][0]~128 (
// Equation(s):
// \my_slc|data|registerfile|register[5][0]~128_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[0]~24_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[5][0]~128_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datab(\my_slc|data|registerfile|register[5][0]~128_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][0]~128 .lut_mask = 16'hACAC;
defparam \my_slc|data|registerfile|register[5][0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][0]~131 (
// Equation(s):
// \my_slc|data|registerfile|register[7][0]~131_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[0]~24_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][0]~131_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][0]~131_combout ),
	.datac(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][0]~131 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][0]~130 (
// Equation(s):
// \my_slc|data|registerfile|register[4][0]~130_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[0]~24_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[4][0]~130_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datab(\my_slc|data|registerfile|register[4][0]~130_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][0]~130 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[4][0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][0]~129 (
// Equation(s):
// \my_slc|data|registerfile|register[6][0]~129_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[0]~24_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][0]~129_combout ))

	.dataa(\my_slc|data|registerfile|register[6][0]~129_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][0]~129 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[6][0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~1_combout  = (\my_slc|data|IR_out [10] & ((\my_slc|data|IR_out [9]) # ((\my_slc|data|registerfile|register[6][0]~129_combout )))) # (!\my_slc|data|IR_out [10] & (!\my_slc|data|IR_out [9] & 
// (\my_slc|data|registerfile|register[4][0]~130_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [9]),
	.datac(\my_slc|data|registerfile|register[4][0]~130_combout ),
	.datad(\my_slc|data|registerfile|register[6][0]~129_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~1 .lut_mask = 16'hBA98;
defparam \my_slc|data|registerfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~2_combout  = (\my_slc|data|IR_out [6] & (\my_slc|data|IR_out [7])) # (!\my_slc|data|IR_out [6] & ((\my_slc|data|IR_out [7] & ((\my_slc|data|registerfile|register[6][0]~129_combout ))) # (!\my_slc|data|IR_out [7] & 
// (\my_slc|data|registerfile|register[4][0]~130_combout ))))

	.dataa(\my_slc|data|IR_out [6]),
	.datab(\my_slc|data|IR_out [7]),
	.datac(\my_slc|data|registerfile|register[4][0]~130_combout ),
	.datad(\my_slc|data|registerfile|register[6][0]~129_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~2 .lut_mask = 16'hDC98;
defparam \my_slc|data|registerfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~3_combout  = (\my_slc|data|BUSMUX|bus[4]~16_combout  & ((\my_slc|state_controller|WideOr25~0_combout  & ((\my_slc|data|registerfile|Mux15~2_combout ))) # (!\my_slc|state_controller|WideOr25~0_combout  & 
// (\my_slc|data|registerfile|Mux15~1_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~16_combout  & (((\my_slc|data|registerfile|Mux15~2_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~16_combout ),
	.datab(\my_slc|state_controller|WideOr25~0_combout ),
	.datac(\my_slc|data|registerfile|Mux15~1_combout ),
	.datad(\my_slc|data|registerfile|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~3 .lut_mask = 16'hFD20;
defparam \my_slc|data|registerfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~4_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux15~3_combout  & ((\my_slc|data|registerfile|register[7][0]~131_combout ))) # (!\my_slc|data|registerfile|Mux15~3_combout  & 
// (\my_slc|data|registerfile|register[5][0]~128_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux15~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][0]~128_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|register[7][0]~131_combout ),
	.datad(\my_slc|data|registerfile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~4 .lut_mask = 16'hF388;
defparam \my_slc|data|registerfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][0]~135 (
// Equation(s):
// \my_slc|data|registerfile|register[3][0]~135_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[0]~24_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][0]~135_combout ))

	.dataa(\my_slc|data|registerfile|register[3][0]~135_combout ),
	.datab(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][0]~135 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[3][0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][0]~132 (
// Equation(s):
// \my_slc|data|registerfile|register[2][0]~132_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[0]~24_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][0]~132_combout ))

	.dataa(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datab(\my_slc|data|registerfile|register[2][0]~132_combout ),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][0]~132 .lut_mask = 16'hEE44;
defparam \my_slc|data|registerfile|register[2][0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][0]~133 (
// Equation(s):
// \my_slc|data|registerfile|register[1][0]~133_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[0]~24_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][0]~133_combout ))

	.dataa(\my_slc|data|registerfile|register[1][0]~133_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][0]~133 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[1][0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~5_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// ((\my_slc|data|registerfile|register[1][0]~133_combout ))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|register[0][0]~134_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][0]~134_combout ),
	.datab(\my_slc|data|registerfile|register[1][0]~133_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~5 .lut_mask = 16'hFC0A;
defparam \my_slc|data|registerfile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~6 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~6_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux15~5_combout  & (\my_slc|data|registerfile|register[3][0]~135_combout )) # (!\my_slc|data|registerfile|Mux15~5_combout  & 
// ((\my_slc|data|registerfile|register[2][0]~132_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux15~5_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][0]~135_combout ),
	.datab(\my_slc|data|registerfile|register[2][0]~132_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|Mux15~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~6 .lut_mask = 16'hAFC0;
defparam \my_slc|data|registerfile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneive_lcell_comb \my_slc|data|registerfile|Mux15~7 (
// Equation(s):
// \my_slc|data|registerfile|Mux15~7_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux15~4_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux15~6_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux15~4_combout ),
	.datad(\my_slc|data|registerfile|Mux15~6_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux15~7 .lut_mask = 16'hF3C0;
defparam \my_slc|data|registerfile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneive_lcell_comb \my_slc|data|addr1mux|out[0]~0 (
// Equation(s):
// \my_slc|data|addr1mux|out[0]~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [0])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [0])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux15~7_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|data|PC_out [0]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux15~7_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[0]~0 .lut_mask = 16'hCDC8;
defparam \my_slc|data|addr1mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
cycloneive_lcell_comb \my_slc|data|add|out[1]~17 (
// Equation(s):
// \my_slc|data|add|out[1]~17_combout  = (\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[1]~1_combout  & (\my_slc|data|add|out[0]~16  & VCC)) # (!\my_slc|data|addr1mux|out[1]~1_combout  & (!\my_slc|data|add|out[0]~16 )))) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[1]~1_combout  & (!\my_slc|data|add|out[0]~16 )) # (!\my_slc|data|addr1mux|out[1]~1_combout  & ((\my_slc|data|add|out[0]~16 ) # (GND)))))
// \my_slc|data|add|out[1]~18  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|addr1mux|out[1]~1_combout  & !\my_slc|data|add|out[0]~16 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((!\my_slc|data|add|out[0]~16 ) # 
// (!\my_slc|data|addr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[0]~16 ),
	.combout(\my_slc|data|add|out[1]~17_combout ),
	.cout(\my_slc|data|add|out[1]~18 ));
// synopsys translate_off
defparam \my_slc|data|add|out[1]~17 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \my_slc|data|Add0~2 (
// Equation(s):
// \my_slc|data|Add0~2_combout  = (\my_slc|data|PC_out [1] & (!\my_slc|data|Add0~1 )) # (!\my_slc|data|PC_out [1] & ((\my_slc|data|Add0~1 ) # (GND)))
// \my_slc|data|Add0~3  = CARRY((!\my_slc|data|Add0~1 ) # (!\my_slc|data|PC_out [1]))

	.dataa(\my_slc|data|PC_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~1 ),
	.combout(\my_slc|data|Add0~2_combout ),
	.cout(\my_slc|data|Add0~3 ));
// synopsys translate_off
defparam \my_slc|data|Add0~2 .lut_mask = 16'h5A5F;
defparam \my_slc|data|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N28
cycloneive_lcell_comb \my_slc|data|PC_out~3 (
// Equation(s):
// \my_slc|data|PC_out~3_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & ((\my_slc|data|Add0~2_combout )))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[1]~17_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|add|out[1]~17_combout ),
	.datac(\my_slc|data|Add0~2_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~3 .lut_mask = 16'hA0CC;
defparam \my_slc|data|PC_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N29
dffeas \my_slc|data|PC_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[1] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[1]~25 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[1]~25_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|BUSMUX|bus[4]~17_combout )) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|add|out[1]~17_combout )) # 
// (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[1]~29_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|add|out[1]~17_combout ),
	.datad(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[1]~25 .lut_mask = 16'hD9C8;
defparam \my_slc|data|BUSMUX|bus[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \my_slc|data|mioen|out[1]~2 (
// Equation(s):
// \my_slc|data|mioen|out[1]~2_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))

	.dataa(\S[1]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[1]~2 .lut_mask = 16'hAAF0;
defparam \my_slc|data|mioen|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \my_slc|data|mioen|out[1]~3 (
// Equation(s):
// \my_slc|data|mioen|out[1]~3_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[1]~2_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[1]~29_combout ))))

	.dataa(\my_slc|data|mioen|out[1]~2_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datad(\my_slc|state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[1]~3 .lut_mask = 16'h22F0;
defparam \my_slc|data|mioen|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N16
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[1]~26 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[1]~26_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[1]~25_combout  & ((\my_slc|data|mioen|out[1]~3_combout ))) # (!\my_slc|data|BUSMUX|bus[1]~25_combout  & (\my_slc|data|PC_out [1])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[1]~25_combout ))))

	.dataa(\my_slc|data|PC_out [1]),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[1]~25_combout ),
	.datad(\my_slc|data|mioen|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[1]~26 .lut_mask = 16'hF838;
defparam \my_slc|data|BUSMUX|bus[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneive_lcell_comb \my_slc|data|alu|Add0~2 (
// Equation(s):
// \my_slc|data|alu|Add0~2_combout  = (\my_slc|data|registerfile|Mux14~5_combout  & ((\my_slc|data|sr2mux|out[1]~1_combout  & (\my_slc|data|alu|Add0~1  & VCC)) # (!\my_slc|data|sr2mux|out[1]~1_combout  & (!\my_slc|data|alu|Add0~1 )))) # 
// (!\my_slc|data|registerfile|Mux14~5_combout  & ((\my_slc|data|sr2mux|out[1]~1_combout  & (!\my_slc|data|alu|Add0~1 )) # (!\my_slc|data|sr2mux|out[1]~1_combout  & ((\my_slc|data|alu|Add0~1 ) # (GND)))))
// \my_slc|data|alu|Add0~3  = CARRY((\my_slc|data|registerfile|Mux14~5_combout  & (!\my_slc|data|sr2mux|out[1]~1_combout  & !\my_slc|data|alu|Add0~1 )) # (!\my_slc|data|registerfile|Mux14~5_combout  & ((!\my_slc|data|alu|Add0~1 ) # 
// (!\my_slc|data|sr2mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|Mux14~5_combout ),
	.datab(\my_slc|data|sr2mux|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~1 ),
	.combout(\my_slc|data|alu|Add0~2_combout ),
	.cout(\my_slc|data|alu|Add0~3 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[1]~27 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[1]~27_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux14~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~2_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|registerfile|Mux14~5_combout ),
	.datac(\my_slc|data|alu|Add0~2_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[1]~27 .lut_mask = 16'h1150;
defparam \my_slc|data|BUSMUX|bus[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[1]~29 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[1]~29_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[1]~28_combout ) # ((\my_slc|data|BUSMUX|bus[1]~27_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[1]~26_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[1]~28_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[1]~26_combout ),
	.datad(\my_slc|data|BUSMUX|bus[1]~27_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[1]~29 .lut_mask = 16'hFCB8;
defparam \my_slc|data|BUSMUX|bus[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][1]~143 (
// Equation(s):
// \my_slc|data|registerfile|register[3][1]~143_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[1]~29_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][1]~143_combout ))

	.dataa(\my_slc|data|registerfile|register[3][1]~143_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][1]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][1]~143 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[3][1]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][1]~140 (
// Equation(s):
// \my_slc|data|registerfile|register[2][1]~140_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[1]~29_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[2][1]~140_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|register[2][1]~140_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][1]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][1]~140 .lut_mask = 16'hAAF0;
defparam \my_slc|data|registerfile|register[2][1]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][1]~141 (
// Equation(s):
// \my_slc|data|registerfile|register[1][1]~141_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[1]~29_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[1][1]~141_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datac(\my_slc|data|registerfile|register[1][1]~141_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][1]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][1]~141 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[1][1]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Mux14~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux14~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[1][1]~141_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[0][1]~142_combout )))))

	.dataa(\my_slc|data|registerfile|register[1][1]~141_combout ),
	.datab(\my_slc|data|registerfile|register[0][1]~142_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux14~3 .lut_mask = 16'hFA0C;
defparam \my_slc|data|registerfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux14~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux14~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux14~3_combout  & (\my_slc|data|registerfile|register[3][1]~143_combout )) # (!\my_slc|data|registerfile|Mux14~3_combout  & 
// ((\my_slc|data|registerfile|register[2][1]~140_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux14~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][1]~143_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[2][1]~140_combout ),
	.datad(\my_slc|data|registerfile|Mux14~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux14~4 .lut_mask = 16'hBBC0;
defparam \my_slc|data|registerfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][1]~136 (
// Equation(s):
// \my_slc|data|registerfile|register[5][1]~136_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[1]~29_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][1]~136_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][1]~136_combout ),
	.datac(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][1]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][1]~136 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[5][1]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][1]~138 (
// Equation(s):
// \my_slc|data|registerfile|register[4][1]~138_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[1]~29_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][1]~138_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][1]~138_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][1]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][1]~138 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][1]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][1]~137 (
// Equation(s):
// \my_slc|data|registerfile|register[6][1]~137_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[1]~29_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][1]~137_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][1]~137_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][1]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][1]~137 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[6][1]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux14~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux14~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][1]~137_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][1]~138_combout ))))

	.dataa(\my_slc|data|registerfile|register[4][1]~138_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[6][1]~137_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux14~1 .lut_mask = 16'hF2C2;
defparam \my_slc|data|registerfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][1]~139 (
// Equation(s):
// \my_slc|data|registerfile|register[7][1]~139_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[1]~29_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][1]~139_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][1]~139_combout ),
	.datac(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][1]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][1]~139 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][1]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneive_lcell_comb \my_slc|data|registerfile|Mux14~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux14~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux14~1_combout  & ((\my_slc|data|registerfile|register[7][1]~139_combout ))) # (!\my_slc|data|registerfile|Mux14~1_combout  & 
// (\my_slc|data|registerfile|register[5][1]~136_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux14~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][1]~136_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|Mux14~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][1]~139_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux14~2 .lut_mask = 16'hF838;
defparam \my_slc|data|registerfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux14~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux14~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux14~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux14~4_combout ))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux14~4_combout ),
	.datad(\my_slc|data|registerfile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux14~5 .lut_mask = 16'hFA50;
defparam \my_slc|data|registerfile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneive_lcell_comb \my_slc|data|alu|Add0~4 (
// Equation(s):
// \my_slc|data|alu|Add0~4_combout  = ((\my_slc|data|registerfile|Mux13~5_combout  $ (\my_slc|data|sr2mux|out[2]~2_combout  $ (!\my_slc|data|alu|Add0~3 )))) # (GND)
// \my_slc|data|alu|Add0~5  = CARRY((\my_slc|data|registerfile|Mux13~5_combout  & ((\my_slc|data|sr2mux|out[2]~2_combout ) # (!\my_slc|data|alu|Add0~3 ))) # (!\my_slc|data|registerfile|Mux13~5_combout  & (\my_slc|data|sr2mux|out[2]~2_combout  & 
// !\my_slc|data|alu|Add0~3 )))

	.dataa(\my_slc|data|registerfile|Mux13~5_combout ),
	.datab(\my_slc|data|sr2mux|out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~3 ),
	.combout(\my_slc|data|alu|Add0~4_combout ),
	.cout(\my_slc|data|alu|Add0~5 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[2]~32 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[2]~32_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux13~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~4_combout )))))

	.dataa(\my_slc|data|registerfile|Mux13~5_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|alu|Add0~4_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[2]~32 .lut_mask = 16'h1130;
defparam \my_slc|data|BUSMUX|bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[2]~33 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[2]~33_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux13~5_combout  & ((\my_slc|data|sr2mux|out[2]~2_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|sr2mux|out[2]~2_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|data|registerfile|Mux13~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[2]~33 .lut_mask = 16'hC800;
defparam \my_slc|data|BUSMUX|bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y18_N15
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \my_slc|data|mioen|out[2]~4 (
// Equation(s):
// \my_slc|data|mioen|out[2]~4_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))

	.dataa(gnd),
	.datab(\S[2]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[2]~4 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \my_slc|data|mioen|out[2]~5 (
// Equation(s):
// \my_slc|data|mioen|out[2]~5_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & (\my_slc|data|mioen|out[2]~4_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[2]~34_combout ))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|data|mioen|out[2]~4_combout ),
	.datad(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[2]~5 .lut_mask = 16'h7340;
defparam \my_slc|data|mioen|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[2]~30 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[2]~30_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|BUSMUX|bus[4]~19_combout )) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|PC_out [2])) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[2]~34_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|PC_out [2]),
	.datad(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[2]~30 .lut_mask = 16'hD9C8;
defparam \my_slc|data|BUSMUX|bus[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[2]~31 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[2]~31_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[2]~30_combout  & (\my_slc|data|mioen|out[2]~5_combout )) # (!\my_slc|data|BUSMUX|bus[2]~30_combout  & ((\my_slc|data|add|out[2]~19_combout ))))) # 
// (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[2]~30_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|mioen|out[2]~5_combout ),
	.datac(\my_slc|data|add|out[2]~19_combout ),
	.datad(\my_slc|data|BUSMUX|bus[2]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[2]~31 .lut_mask = 16'hDDA0;
defparam \my_slc|data|BUSMUX|bus[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[2]~34 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[2]~34_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[2]~32_combout ) # ((\my_slc|data|BUSMUX|bus[2]~33_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[2]~31_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[2]~32_combout ),
	.datab(\my_slc|data|BUSMUX|bus[2]~33_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~31_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[2]~34 .lut_mask = 16'hEEF0;
defparam \my_slc|data|BUSMUX|bus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][2]~150 (
// Equation(s):
// \my_slc|data|registerfile|register[0][2]~150_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][2]~150_combout ))

	.dataa(\my_slc|data|registerfile|register[0][2]~150_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][2]~150 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[0][2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneive_lcell_comb \my_slc|data|sr2mux|out[2]~2 (
// Equation(s):
// \my_slc|data|sr2mux|out[2]~2_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][2]~150_combout ))

	.dataa(\my_slc|data|registerfile|register[0][2]~150_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|data|IR_out [4]),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[2]~2 .lut_mask = 16'hFA0A;
defparam \my_slc|data|sr2mux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneive_lcell_comb \my_slc|data|alu|Add0~6 (
// Equation(s):
// \my_slc|data|alu|Add0~6_combout  = (\my_slc|data|registerfile|Mux12~5_combout  & ((\my_slc|data|sr2mux|out[3]~3_combout  & (\my_slc|data|alu|Add0~5  & VCC)) # (!\my_slc|data|sr2mux|out[3]~3_combout  & (!\my_slc|data|alu|Add0~5 )))) # 
// (!\my_slc|data|registerfile|Mux12~5_combout  & ((\my_slc|data|sr2mux|out[3]~3_combout  & (!\my_slc|data|alu|Add0~5 )) # (!\my_slc|data|sr2mux|out[3]~3_combout  & ((\my_slc|data|alu|Add0~5 ) # (GND)))))
// \my_slc|data|alu|Add0~7  = CARRY((\my_slc|data|registerfile|Mux12~5_combout  & (!\my_slc|data|sr2mux|out[3]~3_combout  & !\my_slc|data|alu|Add0~5 )) # (!\my_slc|data|registerfile|Mux12~5_combout  & ((!\my_slc|data|alu|Add0~5 ) # 
// (!\my_slc|data|sr2mux|out[3]~3_combout ))))

	.dataa(\my_slc|data|registerfile|Mux12~5_combout ),
	.datab(\my_slc|data|sr2mux|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~5 ),
	.combout(\my_slc|data|alu|Add0~6_combout ),
	.cout(\my_slc|data|alu|Add0~7 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[3]~37 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[3]~37_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux12~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~6_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|registerfile|Mux12~5_combout ),
	.datac(\my_slc|data|alu|Add0~6_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[3]~37 .lut_mask = 16'h1150;
defparam \my_slc|data|BUSMUX|bus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneive_lcell_comb \my_slc|data|addr1mux|out[3]~3 (
// Equation(s):
// \my_slc|data|addr1mux|out[3]~3_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|data|PC_out [3])))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [3])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux12~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|registerfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[3]~3 .lut_mask = 16'hF1E0;
defparam \my_slc|data|addr1mux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
cycloneive_lcell_comb \my_slc|data|add|out[2]~19 (
// Equation(s):
// \my_slc|data|add|out[2]~19_combout  = ((\my_slc|data|addr2mux|Mux0~2_combout  $ (\my_slc|data|addr1mux|out[2]~2_combout  $ (!\my_slc|data|add|out[1]~18 )))) # (GND)
// \my_slc|data|add|out[2]~20  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[2]~2_combout ) # (!\my_slc|data|add|out[1]~18 ))) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|addr1mux|out[2]~2_combout  & 
// !\my_slc|data|add|out[1]~18 )))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[1]~18 ),
	.combout(\my_slc|data|add|out[2]~19_combout ),
	.cout(\my_slc|data|add|out[2]~20 ));
// synopsys translate_off
defparam \my_slc|data|add|out[2]~19 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N6
cycloneive_lcell_comb \my_slc|data|add|out[3]~21 (
// Equation(s):
// \my_slc|data|add|out[3]~21_combout  = (\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[3]~3_combout  & (\my_slc|data|add|out[2]~20  & VCC)) # (!\my_slc|data|addr1mux|out[3]~3_combout  & (!\my_slc|data|add|out[2]~20 )))) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[3]~3_combout  & (!\my_slc|data|add|out[2]~20 )) # (!\my_slc|data|addr1mux|out[3]~3_combout  & ((\my_slc|data|add|out[2]~20 ) # (GND)))))
// \my_slc|data|add|out[3]~22  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|addr1mux|out[3]~3_combout  & !\my_slc|data|add|out[2]~20 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((!\my_slc|data|add|out[2]~20 ) # 
// (!\my_slc|data|addr1mux|out[3]~3_combout ))))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[2]~20 ),
	.combout(\my_slc|data|add|out[3]~21_combout ),
	.cout(\my_slc|data|add|out[3]~22 ));
// synopsys translate_off
defparam \my_slc|data|add|out[3]~21 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[3]~35 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[3]~35_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|add|out[3]~21_combout )) 
// # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[3]~39_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|add|out[3]~21_combout ),
	.datac(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[3]~35 .lut_mask = 16'hEE50;
defparam \my_slc|data|BUSMUX|bus[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y18_N13
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \my_slc|data|mioen|out[3]~6 (
// Equation(s):
// \my_slc|data|mioen|out[3]~6_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[3]~input_o ),
	.datac(gnd),
	.datad(\my_slc|tr0|Data_read_buffer [3]),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[3]~6 .lut_mask = 16'hDD88;
defparam \my_slc|data|mioen|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \my_slc|data|mioen|out[3]~7 (
// Equation(s):
// \my_slc|data|mioen|out[3]~7_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & (\my_slc|data|mioen|out[3]~6_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[3]~39_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|mioen|out[3]~6_combout ),
	.datad(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[3]~7 .lut_mask = 16'h7520;
defparam \my_slc|data|mioen|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[3]~36 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[3]~36_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[3]~35_combout  & ((\my_slc|data|mioen|out[3]~7_combout ))) # (!\my_slc|data|BUSMUX|bus[3]~35_combout  & (\my_slc|data|PC_out [3])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[3]~35_combout ))))

	.dataa(\my_slc|data|PC_out [3]),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[3]~35_combout ),
	.datad(\my_slc|data|mioen|out[3]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[3]~36 .lut_mask = 16'hF838;
defparam \my_slc|data|BUSMUX|bus[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[3]~39 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[3]~39_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[3]~38_combout ) # ((\my_slc|data|BUSMUX|bus[3]~37_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[3]~36_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[3]~38_combout ),
	.datab(\my_slc|data|BUSMUX|bus[3]~37_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|data|BUSMUX|bus[3]~36_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[3]~39 .lut_mask = 16'hEFE0;
defparam \my_slc|data|BUSMUX|bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][3]~159 (
// Equation(s):
// \my_slc|data|registerfile|register[3][3]~159_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][3]~159_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][3]~159_combout ),
	.datac(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][3]~159 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[3][3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][3]~157 (
// Equation(s):
// \my_slc|data|registerfile|register[1][3]~157_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][3]~157_combout ))

	.dataa(\my_slc|data|registerfile|register[1][3]~157_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][3]~157 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[1][3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux12~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux12~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// ((\my_slc|data|registerfile|register[1][3]~157_combout ))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|register[0][3]~158_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][3]~158_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[1][3]~157_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux12~3 .lut_mask = 16'hF2C2;
defparam \my_slc|data|registerfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][3]~156 (
// Equation(s):
// \my_slc|data|registerfile|register[2][3]~156_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[3]~39_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[2][3]~156_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datac(\my_slc|data|registerfile|register[2][3]~156_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][3]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][3]~156 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[2][3]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux12~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux12~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux12~3_combout  & (\my_slc|data|registerfile|register[3][3]~159_combout )) # (!\my_slc|data|registerfile|Mux12~3_combout  & 
// ((\my_slc|data|registerfile|register[2][3]~156_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux12~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][3]~159_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|Mux12~3_combout ),
	.datad(\my_slc|data|registerfile|register[2][3]~156_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux12~4 .lut_mask = 16'hBCB0;
defparam \my_slc|data|registerfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][3]~152 (
// Equation(s):
// \my_slc|data|registerfile|register[5][3]~152_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][3]~152_combout ))

	.dataa(\my_slc|data|registerfile|register[5][3]~152_combout ),
	.datab(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][3]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][3]~152 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[5][3]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][3]~154 (
// Equation(s):
// \my_slc|data|registerfile|register[4][3]~154_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][3]~154_combout ))

	.dataa(\my_slc|data|registerfile|register[4][3]~154_combout ),
	.datab(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][3]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][3]~154 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[4][3]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][3]~153 (
// Equation(s):
// \my_slc|data|registerfile|register[6][3]~153_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][3]~153_combout ))

	.dataa(\my_slc|data|registerfile|register[6][3]~153_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][3]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][3]~153 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[6][3]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \my_slc|data|registerfile|Mux12~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux12~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|sr1mux|out[1]~1_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][3]~153_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][3]~154_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[4][3]~154_combout ),
	.datad(\my_slc|data|registerfile|register[6][3]~153_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux12~1 .lut_mask = 16'hDC98;
defparam \my_slc|data|registerfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][3]~155 (
// Equation(s):
// \my_slc|data|registerfile|register[7][3]~155_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[3]~39_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][3]~155_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][3]~155_combout ),
	.datac(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][3]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][3]~155 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][3]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \my_slc|data|registerfile|Mux12~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux12~2_combout  = (\my_slc|data|registerfile|Mux12~1_combout  & (((\my_slc|data|registerfile|register[7][3]~155_combout ) # (!\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|registerfile|Mux12~1_combout  & 
// (\my_slc|data|registerfile|register[5][3]~152_combout  & (\my_slc|data|sr1mux|out[0]~0_combout )))

	.dataa(\my_slc|data|registerfile|register[5][3]~152_combout ),
	.datab(\my_slc|data|registerfile|Mux12~1_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[7][3]~155_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux12~2 .lut_mask = 16'hEC2C;
defparam \my_slc|data|registerfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux12~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux12~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux12~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux12~4_combout ),
	.datad(\my_slc|data|registerfile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux12~5 .lut_mask = 16'hFC30;
defparam \my_slc|data|registerfile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneive_lcell_comb \my_slc|data|alu|Add0~8 (
// Equation(s):
// \my_slc|data|alu|Add0~8_combout  = ((\my_slc|data|registerfile|Mux11~5_combout  $ (\my_slc|data|sr2mux|out[4]~4_combout  $ (!\my_slc|data|alu|Add0~7 )))) # (GND)
// \my_slc|data|alu|Add0~9  = CARRY((\my_slc|data|registerfile|Mux11~5_combout  & ((\my_slc|data|sr2mux|out[4]~4_combout ) # (!\my_slc|data|alu|Add0~7 ))) # (!\my_slc|data|registerfile|Mux11~5_combout  & (\my_slc|data|sr2mux|out[4]~4_combout  & 
// !\my_slc|data|alu|Add0~7 )))

	.dataa(\my_slc|data|registerfile|Mux11~5_combout ),
	.datab(\my_slc|data|sr2mux|out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~7 ),
	.combout(\my_slc|data|alu|Add0~8_combout ),
	.cout(\my_slc|data|alu|Add0~9 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneive_lcell_comb \my_slc|data|alu|Add0~10 (
// Equation(s):
// \my_slc|data|alu|Add0~10_combout  = (\my_slc|data|registerfile|Mux10~5_combout  & ((\my_slc|data|sr2mux|out[5]~5_combout  & (\my_slc|data|alu|Add0~9  & VCC)) # (!\my_slc|data|sr2mux|out[5]~5_combout  & (!\my_slc|data|alu|Add0~9 )))) # 
// (!\my_slc|data|registerfile|Mux10~5_combout  & ((\my_slc|data|sr2mux|out[5]~5_combout  & (!\my_slc|data|alu|Add0~9 )) # (!\my_slc|data|sr2mux|out[5]~5_combout  & ((\my_slc|data|alu|Add0~9 ) # (GND)))))
// \my_slc|data|alu|Add0~11  = CARRY((\my_slc|data|registerfile|Mux10~5_combout  & (!\my_slc|data|sr2mux|out[5]~5_combout  & !\my_slc|data|alu|Add0~9 )) # (!\my_slc|data|registerfile|Mux10~5_combout  & ((!\my_slc|data|alu|Add0~9 ) # 
// (!\my_slc|data|sr2mux|out[5]~5_combout ))))

	.dataa(\my_slc|data|registerfile|Mux10~5_combout ),
	.datab(\my_slc|data|sr2mux|out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~9 ),
	.combout(\my_slc|data|alu|Add0~10_combout ),
	.cout(\my_slc|data|alu|Add0~11 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneive_lcell_comb \my_slc|data|alu|Add0~12 (
// Equation(s):
// \my_slc|data|alu|Add0~12_combout  = ((\my_slc|data|sr2mux|out[6]~6_combout  $ (\my_slc|data|registerfile|Mux9~5_combout  $ (!\my_slc|data|alu|Add0~11 )))) # (GND)
// \my_slc|data|alu|Add0~13  = CARRY((\my_slc|data|sr2mux|out[6]~6_combout  & ((\my_slc|data|registerfile|Mux9~5_combout ) # (!\my_slc|data|alu|Add0~11 ))) # (!\my_slc|data|sr2mux|out[6]~6_combout  & (\my_slc|data|registerfile|Mux9~5_combout  & 
// !\my_slc|data|alu|Add0~11 )))

	.dataa(\my_slc|data|sr2mux|out[6]~6_combout ),
	.datab(\my_slc|data|registerfile|Mux9~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~11 ),
	.combout(\my_slc|data|alu|Add0~12_combout ),
	.cout(\my_slc|data|alu|Add0~13 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneive_lcell_comb \my_slc|data|alu|Add0~14 (
// Equation(s):
// \my_slc|data|alu|Add0~14_combout  = (\my_slc|data|registerfile|Mux8~5_combout  & ((\my_slc|data|sr2mux|out[7]~7_combout  & (\my_slc|data|alu|Add0~13  & VCC)) # (!\my_slc|data|sr2mux|out[7]~7_combout  & (!\my_slc|data|alu|Add0~13 )))) # 
// (!\my_slc|data|registerfile|Mux8~5_combout  & ((\my_slc|data|sr2mux|out[7]~7_combout  & (!\my_slc|data|alu|Add0~13 )) # (!\my_slc|data|sr2mux|out[7]~7_combout  & ((\my_slc|data|alu|Add0~13 ) # (GND)))))
// \my_slc|data|alu|Add0~15  = CARRY((\my_slc|data|registerfile|Mux8~5_combout  & (!\my_slc|data|sr2mux|out[7]~7_combout  & !\my_slc|data|alu|Add0~13 )) # (!\my_slc|data|registerfile|Mux8~5_combout  & ((!\my_slc|data|alu|Add0~13 ) # 
// (!\my_slc|data|sr2mux|out[7]~7_combout ))))

	.dataa(\my_slc|data|registerfile|Mux8~5_combout ),
	.datab(\my_slc|data|sr2mux|out[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~13 ),
	.combout(\my_slc|data|alu|Add0~14_combout ),
	.cout(\my_slc|data|alu|Add0~15 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[7]~57 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[7]~57_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux8~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~14_combout )))))

	.dataa(\my_slc|data|registerfile|Mux8~5_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|data|alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[7]~57 .lut_mask = 16'h1310;
defparam \my_slc|data|BUSMUX|bus[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \my_slc|data|addr1mux|out[6]~6 (
// Equation(s):
// \my_slc|data|addr1mux|out[6]~6_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [6])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [6])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux9~5_combout )))))

	.dataa(\my_slc|data|PC_out [6]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux9~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[6]~6 .lut_mask = 16'hABA8;
defparam \my_slc|data|addr1mux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneive_lcell_comb \my_slc|data|add|out[4]~23 (
// Equation(s):
// \my_slc|data|add|out[4]~23_combout  = ((\my_slc|data|addr2mux|Mux0~2_combout  $ (\my_slc|data|addr1mux|out[4]~4_combout  $ (!\my_slc|data|add|out[3]~22 )))) # (GND)
// \my_slc|data|add|out[4]~24  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[4]~4_combout ) # (!\my_slc|data|add|out[3]~22 ))) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|addr1mux|out[4]~4_combout  & 
// !\my_slc|data|add|out[3]~22 )))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[3]~22 ),
	.combout(\my_slc|data|add|out[4]~23_combout ),
	.cout(\my_slc|data|add|out[4]~24 ));
// synopsys translate_off
defparam \my_slc|data|add|out[4]~23 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
cycloneive_lcell_comb \my_slc|data|add|out[5]~25 (
// Equation(s):
// \my_slc|data|add|out[5]~25_combout  = (\my_slc|data|addr1mux|out[5]~5_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|add|out[4]~24  & VCC)) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[4]~24 )))) # 
// (!\my_slc|data|addr1mux|out[5]~5_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[4]~24 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|add|out[4]~24 ) # (GND)))))
// \my_slc|data|add|out[5]~26  = CARRY((\my_slc|data|addr1mux|out[5]~5_combout  & (!\my_slc|data|addr2mux|Mux0~2_combout  & !\my_slc|data|add|out[4]~24 )) # (!\my_slc|data|addr1mux|out[5]~5_combout  & ((!\my_slc|data|add|out[4]~24 ) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout ))))

	.dataa(\my_slc|data|addr1mux|out[5]~5_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[4]~24 ),
	.combout(\my_slc|data|add|out[5]~25_combout ),
	.cout(\my_slc|data|add|out[5]~26 ));
// synopsys translate_off
defparam \my_slc|data|add|out[5]~25 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \my_slc|data|Add0~8 (
// Equation(s):
// \my_slc|data|Add0~8_combout  = (\my_slc|data|PC_out [4] & (\my_slc|data|Add0~7  $ (GND))) # (!\my_slc|data|PC_out [4] & (!\my_slc|data|Add0~7  & VCC))
// \my_slc|data|Add0~9  = CARRY((\my_slc|data|PC_out [4] & !\my_slc|data|Add0~7 ))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~7 ),
	.combout(\my_slc|data|Add0~8_combout ),
	.cout(\my_slc|data|Add0~9 ));
// synopsys translate_off
defparam \my_slc|data|Add0~8 .lut_mask = 16'hA50A;
defparam \my_slc|data|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \my_slc|data|Add0~10 (
// Equation(s):
// \my_slc|data|Add0~10_combout  = (\my_slc|data|PC_out [5] & (!\my_slc|data|Add0~9 )) # (!\my_slc|data|PC_out [5] & ((\my_slc|data|Add0~9 ) # (GND)))
// \my_slc|data|Add0~11  = CARRY((!\my_slc|data|Add0~9 ) # (!\my_slc|data|PC_out [5]))

	.dataa(\my_slc|data|PC_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~9 ),
	.combout(\my_slc|data|Add0~10_combout ),
	.cout(\my_slc|data|Add0~11 ));
// synopsys translate_off
defparam \my_slc|data|Add0~10 .lut_mask = 16'h5A5F;
defparam \my_slc|data|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N18
cycloneive_lcell_comb \my_slc|data|PC_out~7 (
// Equation(s):
// \my_slc|data|PC_out~7_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & ((\my_slc|data|Add0~10_combout )))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[5]~25_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|add|out[5]~25_combout ),
	.datac(\my_slc|data|Add0~10_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~7 .lut_mask = 16'hA0CC;
defparam \my_slc|data|PC_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N19
dffeas \my_slc|data|PC_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[5] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \my_slc|data|addr1mux|out[5]~5 (
// Equation(s):
// \my_slc|data|addr1mux|out[5]~5_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [5])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [5])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux10~5_combout )))))

	.dataa(\my_slc|data|PC_out [5]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[5]~5 .lut_mask = 16'hABA8;
defparam \my_slc|data|addr1mux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneive_lcell_comb \my_slc|data|add|out[6]~27 (
// Equation(s):
// \my_slc|data|add|out[6]~27_combout  = ((\my_slc|data|addr2mux|Mux0~2_combout  $ (\my_slc|data|addr1mux|out[6]~6_combout  $ (!\my_slc|data|add|out[5]~26 )))) # (GND)
// \my_slc|data|add|out[6]~28  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[6]~6_combout ) # (!\my_slc|data|add|out[5]~26 ))) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|addr1mux|out[6]~6_combout  & 
// !\my_slc|data|add|out[5]~26 )))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[5]~26 ),
	.combout(\my_slc|data|add|out[6]~27_combout ),
	.cout(\my_slc|data|add|out[6]~28 ));
// synopsys translate_off
defparam \my_slc|data|add|out[6]~27 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \my_slc|data|Add0~12 (
// Equation(s):
// \my_slc|data|Add0~12_combout  = (\my_slc|data|PC_out [6] & (\my_slc|data|Add0~11  $ (GND))) # (!\my_slc|data|PC_out [6] & (!\my_slc|data|Add0~11  & VCC))
// \my_slc|data|Add0~13  = CARRY((\my_slc|data|PC_out [6] & !\my_slc|data|Add0~11 ))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~11 ),
	.combout(\my_slc|data|Add0~12_combout ),
	.cout(\my_slc|data|Add0~13 ));
// synopsys translate_off
defparam \my_slc|data|Add0~12 .lut_mask = 16'hC30C;
defparam \my_slc|data|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N24
cycloneive_lcell_comb \my_slc|data|PC_out~8 (
// Equation(s):
// \my_slc|data|PC_out~8_combout  = (\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|state_controller|State.S_18~q  & \my_slc|data|Add0~12_combout )))) # (!\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|add|out[6]~27_combout ))

	.dataa(\my_slc|data|add|out[6]~27_combout ),
	.datab(\my_slc|data|PC_out[12]~0_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~8 .lut_mask = 16'hE222;
defparam \my_slc|data|PC_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N25
dffeas \my_slc|data|PC_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[6] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \my_slc|data|Add0~14 (
// Equation(s):
// \my_slc|data|Add0~14_combout  = (\my_slc|data|PC_out [7] & (!\my_slc|data|Add0~13 )) # (!\my_slc|data|PC_out [7] & ((\my_slc|data|Add0~13 ) # (GND)))
// \my_slc|data|Add0~15  = CARRY((!\my_slc|data|Add0~13 ) # (!\my_slc|data|PC_out [7]))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~13 ),
	.combout(\my_slc|data|Add0~14_combout ),
	.cout(\my_slc|data|Add0~15 ));
// synopsys translate_off
defparam \my_slc|data|Add0~14 .lut_mask = 16'h3C3F;
defparam \my_slc|data|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \my_slc|data|addr1mux|out[7]~7 (
// Equation(s):
// \my_slc|data|addr1mux|out[7]~7_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [7])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [7])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux8~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[7]~7 .lut_mask = 16'hCDC8;
defparam \my_slc|data|addr1mux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N14
cycloneive_lcell_comb \my_slc|data|add|out[7]~29 (
// Equation(s):
// \my_slc|data|add|out[7]~29_combout  = (\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[7]~7_combout  & (\my_slc|data|add|out[6]~28  & VCC)) # (!\my_slc|data|addr1mux|out[7]~7_combout  & (!\my_slc|data|add|out[6]~28 )))) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[7]~7_combout  & (!\my_slc|data|add|out[6]~28 )) # (!\my_slc|data|addr1mux|out[7]~7_combout  & ((\my_slc|data|add|out[6]~28 ) # (GND)))))
// \my_slc|data|add|out[7]~30  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|addr1mux|out[7]~7_combout  & !\my_slc|data|add|out[6]~28 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((!\my_slc|data|add|out[6]~28 ) # 
// (!\my_slc|data|addr1mux|out[7]~7_combout ))))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[6]~28 ),
	.combout(\my_slc|data|add|out[7]~29_combout ),
	.cout(\my_slc|data|add|out[7]~30 ));
// synopsys translate_off
defparam \my_slc|data|add|out[7]~29 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N6
cycloneive_lcell_comb \my_slc|data|PC_out~9 (
// Equation(s):
// \my_slc|data|PC_out~9_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|Add0~14_combout  & (\my_slc|state_controller|State.S_18~q ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[7]~29_combout ))))

	.dataa(\my_slc|data|PC_out[12]~0_combout ),
	.datab(\my_slc|data|Add0~14_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|add|out[7]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~9 .lut_mask = 16'hD580;
defparam \my_slc|data|PC_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N7
dffeas \my_slc|data|PC_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[7] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N16
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[7]~55 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[7]~55_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout ) # ((\my_slc|data|add|out[7]~29_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (!\my_slc|data|BUSMUX|bus[4]~19_combout  
// & ((\my_slc|data|BUSMUX|bus[7]~59_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|add|out[7]~29_combout ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[7]~55 .lut_mask = 16'hB9A8;
defparam \my_slc|data|BUSMUX|bus[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N4
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[7]~feeder_combout  = \Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[7]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y19_N5
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N6
cycloneive_lcell_comb \my_slc|data|mioen|out[7]~14 (
// Equation(s):
// \my_slc|data|mioen|out[7]~14_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[7]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [7]))

	.dataa(\my_slc|tr0|Data_read_buffer [7]),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[7]~14 .lut_mask = 16'hEE22;
defparam \my_slc|data|mioen|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N2
cycloneive_lcell_comb \my_slc|data|mioen|out[7]~15 (
// Equation(s):
// \my_slc|data|mioen|out[7]~15_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & (\my_slc|data|mioen|out[7]~14_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[7]~59_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|mioen|out[7]~14_combout ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[7]~15 .lut_mask = 16'h7520;
defparam \my_slc|data|mioen|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[7]~56 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[7]~56_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[7]~55_combout  & ((\my_slc|data|mioen|out[7]~15_combout ))) # (!\my_slc|data|BUSMUX|bus[7]~55_combout  & (\my_slc|data|PC_out [7])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[7]~55_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|data|BUSMUX|bus[7]~55_combout ),
	.datad(\my_slc|data|mioen|out[7]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[7]~56 .lut_mask = 16'hF858;
defparam \my_slc|data|BUSMUX|bus[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[7]~58 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[7]~58_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux8~5_combout  & ((\my_slc|data|sr2mux|out[7]~7_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|sr2mux|out[7]~7_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|data|registerfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[7]~58 .lut_mask = 16'hA800;
defparam \my_slc|data|BUSMUX|bus[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[7]~59 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[7]~59_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[7]~57_combout ) # ((\my_slc|data|BUSMUX|bus[7]~58_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[7]~56_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[7]~57_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[7]~56_combout ),
	.datad(\my_slc|data|BUSMUX|bus[7]~58_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[7]~59 .lut_mask = 16'hFCB8;
defparam \my_slc|data|BUSMUX|bus[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N26
cycloneive_lcell_comb \my_slc|data|IR_out~8 (
// Equation(s):
// \my_slc|data|IR_out~8_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[7]~59_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~8 .lut_mask = 16'hA0A0;
defparam \my_slc|data|IR_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N10
cycloneive_lcell_comb \my_slc|data|IR_out[11]~1 (
// Equation(s):
// \my_slc|data|IR_out[11]~1_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out[11]~1 .lut_mask = 16'hFF0F;
defparam \my_slc|data|IR_out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N27
dffeas \my_slc|data|IR_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[7] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneive_lcell_comb \my_slc|data|sr1mux|out[1]~1 (
// Equation(s):
// \my_slc|data|sr1mux|out[1]~1_combout  = (\my_slc|data|BUSMUX|bus[4]~16_combout  & ((\my_slc|state_controller|WideOr25~0_combout  & (\my_slc|data|IR_out [7])) # (!\my_slc|state_controller|WideOr25~0_combout  & ((\my_slc|data|IR_out [10]))))) # 
// (!\my_slc|data|BUSMUX|bus[4]~16_combout  & (\my_slc|data|IR_out [7]))

	.dataa(\my_slc|data|IR_out [7]),
	.datab(\my_slc|data|BUSMUX|bus[4]~16_combout ),
	.datac(\my_slc|data|IR_out [10]),
	.datad(\my_slc|state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr1mux|out[1]~1 .lut_mask = 16'hAAE2;
defparam \my_slc|data|sr1mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][2]~151 (
// Equation(s):
// \my_slc|data|registerfile|register[3][2]~151_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][2]~151_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][2]~151_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][2]~151 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[3][2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][2]~148 (
// Equation(s):
// \my_slc|data|registerfile|register[2][2]~148_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][2]~148_combout ))

	.dataa(\my_slc|data|registerfile|register[2][2]~148_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][2]~148 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[2][2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][2]~149 (
// Equation(s):
// \my_slc|data|registerfile|register[1][2]~149_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[2]~34_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[1][2]~149_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datac(\my_slc|data|registerfile|register[1][2]~149_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][2]~149 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[1][2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux13~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux13~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[1][2]~149_combout ) # ((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (((!\my_slc|data|sr1mux|out[1]~1_combout  & \my_slc|data|registerfile|register[0][2]~150_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[1][2]~149_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[0][2]~150_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux13~3 .lut_mask = 16'hADA8;
defparam \my_slc|data|registerfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux13~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux13~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux13~3_combout  & (\my_slc|data|registerfile|register[3][2]~151_combout )) # (!\my_slc|data|registerfile|Mux13~3_combout  & 
// ((\my_slc|data|registerfile|register[2][2]~148_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux13~3_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[3][2]~151_combout ),
	.datac(\my_slc|data|registerfile|register[2][2]~148_combout ),
	.datad(\my_slc|data|registerfile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux13~4 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][2]~144 (
// Equation(s):
// \my_slc|data|registerfile|register[5][2]~144_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][2]~144_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][2]~144_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][2]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][2]~144 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[5][2]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][2]~146 (
// Equation(s):
// \my_slc|data|registerfile|register[4][2]~146_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][2]~146_combout ))

	.dataa(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datab(\my_slc|data|registerfile|register[4][2]~146_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][2]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][2]~146 .lut_mask = 16'hE4E4;
defparam \my_slc|data|registerfile|register[4][2]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][2]~145 (
// Equation(s):
// \my_slc|data|registerfile|register[6][2]~145_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[2]~34_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[6][2]~145_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datab(\my_slc|data|registerfile|register[6][2]~145_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][2]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][2]~145 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[6][2]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux13~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux13~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][2]~145_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][2]~146_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[4][2]~146_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[6][2]~145_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux13~1 .lut_mask = 16'hF4A4;
defparam \my_slc|data|registerfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][2]~147 (
// Equation(s):
// \my_slc|data|registerfile|register[7][2]~147_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[2]~34_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][2]~147_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][2]~147_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][2]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][2]~147 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][2]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \my_slc|data|registerfile|Mux13~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux13~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux13~1_combout  & ((\my_slc|data|registerfile|register[7][2]~147_combout ))) # (!\my_slc|data|registerfile|Mux13~1_combout  & 
// (\my_slc|data|registerfile|register[5][2]~144_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux13~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[5][2]~144_combout ),
	.datac(\my_slc|data|registerfile|Mux13~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][2]~147_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux13~2 .lut_mask = 16'hF858;
defparam \my_slc|data|registerfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux13~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux13~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux13~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux13~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux13~4_combout ),
	.datad(\my_slc|data|registerfile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux13~5 .lut_mask = 16'hFC30;
defparam \my_slc|data|registerfile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \my_slc|data|addr1mux|out[2]~2 (
// Equation(s):
// \my_slc|data|addr1mux|out[2]~2_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [2])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [2])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux13~5_combout )))))

	.dataa(\my_slc|data|PC_out [2]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux13~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[2]~2 .lut_mask = 16'hABA8;
defparam \my_slc|data|addr1mux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \my_slc|data|Add0~4 (
// Equation(s):
// \my_slc|data|Add0~4_combout  = (\my_slc|data|PC_out [2] & (\my_slc|data|Add0~3  $ (GND))) # (!\my_slc|data|PC_out [2] & (!\my_slc|data|Add0~3  & VCC))
// \my_slc|data|Add0~5  = CARRY((\my_slc|data|PC_out [2] & !\my_slc|data|Add0~3 ))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~3 ),
	.combout(\my_slc|data|Add0~4_combout ),
	.cout(\my_slc|data|Add0~5 ));
// synopsys translate_off
defparam \my_slc|data|Add0~4 .lut_mask = 16'hC30C;
defparam \my_slc|data|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N30
cycloneive_lcell_comb \my_slc|data|PC_out~4 (
// Equation(s):
// \my_slc|data|PC_out~4_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & ((\my_slc|data|Add0~4_combout )))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[2]~19_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|add|out[2]~19_combout ),
	.datac(\my_slc|data|Add0~4_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~4 .lut_mask = 16'hA0CC;
defparam \my_slc|data|PC_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N31
dffeas \my_slc|data|PC_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[2] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \my_slc|data|Add0~6 (
// Equation(s):
// \my_slc|data|Add0~6_combout  = (\my_slc|data|PC_out [3] & (!\my_slc|data|Add0~5 )) # (!\my_slc|data|PC_out [3] & ((\my_slc|data|Add0~5 ) # (GND)))
// \my_slc|data|Add0~7  = CARRY((!\my_slc|data|Add0~5 ) # (!\my_slc|data|PC_out [3]))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~5 ),
	.combout(\my_slc|data|Add0~6_combout ),
	.cout(\my_slc|data|Add0~7 ));
// synopsys translate_off
defparam \my_slc|data|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_slc|data|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N22
cycloneive_lcell_comb \my_slc|data|PC_out~5 (
// Equation(s):
// \my_slc|data|PC_out~5_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|Add0~6_combout  & (\my_slc|state_controller|State.S_18~q ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[3]~21_combout ))))

	.dataa(\my_slc|data|PC_out[12]~0_combout ),
	.datab(\my_slc|data|Add0~6_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|add|out[3]~21_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~5 .lut_mask = 16'hD580;
defparam \my_slc|data|PC_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N23
dffeas \my_slc|data|PC_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[3] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N12
cycloneive_lcell_comb \my_slc|data|PC_out~6 (
// Equation(s):
// \my_slc|data|PC_out~6_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|Add0~8_combout  & (\my_slc|state_controller|State.S_18~q ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[4]~23_combout ))))

	.dataa(\my_slc|data|PC_out[12]~0_combout ),
	.datab(\my_slc|data|Add0~8_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|add|out[4]~23_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~6 .lut_mask = 16'hD580;
defparam \my_slc|data|PC_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N13
dffeas \my_slc|data|PC_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[4] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \my_slc|data|addr1mux|out[4]~4 (
// Equation(s):
// \my_slc|data|addr1mux|out[4]~4_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [4])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [4])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux11~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|data|PC_out [4]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux11~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[4]~4 .lut_mask = 16'hCDC8;
defparam \my_slc|data|addr1mux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N12
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~40 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~40_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[4]~19_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|PC_out [4])) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~44_combout )))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~40 .lut_mask = 16'hEE30;
defparam \my_slc|data|BUSMUX|bus[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \my_slc|data|mioen|out[4]~8 (
// Equation(s):
// \my_slc|data|mioen|out[4]~8_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [4])))

	.dataa(gnd),
	.datab(\S[4]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[4]~8 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \my_slc|data|mioen|out[4]~9 (
// Equation(s):
// \my_slc|data|mioen|out[4]~9_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[4]~8_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[4]~44_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|data|mioen|out[4]~8_combout ),
	.datac(\my_slc|state_controller|Mem_WE~0_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[4]~9 .lut_mask = 16'h5D08;
defparam \my_slc|data|mioen|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~41 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~41_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~40_combout  & ((\my_slc|data|mioen|out[4]~9_combout ))) # (!\my_slc|data|BUSMUX|bus[4]~40_combout  & (\my_slc|data|add|out[4]~23_combout )))) # 
// (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[4]~40_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|add|out[4]~23_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~40_combout ),
	.datad(\my_slc|data|mioen|out[4]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~41 .lut_mask = 16'hF858;
defparam \my_slc|data|BUSMUX|bus[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~42 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~42_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux11~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~8_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|data|registerfile|Mux11~5_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|data|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~42 .lut_mask = 16'h0702;
defparam \my_slc|data|BUSMUX|bus[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~43 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~43_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux11~5_combout  & ((\my_slc|data|sr2mux|out[4]~4_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|sr2mux|out[4]~4_combout ),
	.datac(\my_slc|data|registerfile|Mux11~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~43 .lut_mask = 16'hA080;
defparam \my_slc|data|BUSMUX|bus[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~44 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~44_combout  = (\my_slc|state_controller|WideOr23~combout  & (((\my_slc|data|BUSMUX|bus[4]~42_combout ) # (\my_slc|data|BUSMUX|bus[4]~43_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (\my_slc|data|BUSMUX|bus[4]~41_combout ))

	.dataa(\my_slc|data|BUSMUX|bus[4]~41_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~42_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~43_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~44 .lut_mask = 16'hEEE2;
defparam \my_slc|data|BUSMUX|bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N12
cycloneive_lcell_comb \my_slc|data|IR_out~5 (
// Equation(s):
// \my_slc|data|IR_out~5_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[4]~44_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~5 .lut_mask = 16'hAA00;
defparam \my_slc|data|IR_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N13
dffeas \my_slc|data|IR_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[4] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneive_lcell_comb \my_slc|data|sr2mux|out[6]~6 (
// Equation(s):
// \my_slc|data|sr2mux|out[6]~6_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][6]~182_combout ))

	.dataa(\my_slc|data|registerfile|register[0][6]~182_combout ),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[6]~6 .lut_mask = 16'hF0AA;
defparam \my_slc|data|sr2mux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[6]~52 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[6]~52_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|data|registerfile|Mux9~5_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|data|alu|Add0~12_combout ))))

	.dataa(\my_slc|data|alu|Add0~12_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux9~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[6]~52 .lut_mask = 16'h0322;
defparam \my_slc|data|BUSMUX|bus[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[6]~53 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[6]~53_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux9~5_combout  & ((\my_slc|data|sr2mux|out[6]~6_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|sr2mux|out[6]~6_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux9~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[6]~53 .lut_mask = 16'hC080;
defparam \my_slc|data|BUSMUX|bus[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[6]~feeder_combout  = \Data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[6]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N11
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \my_slc|data|mioen|out[6]~12 (
// Equation(s):
// \my_slc|data|mioen|out[6]~12_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[6]~input_o ),
	.datac(gnd),
	.datad(\my_slc|tr0|Data_read_buffer [6]),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[6]~12 .lut_mask = 16'hDD88;
defparam \my_slc|data|mioen|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \my_slc|data|mioen|out[6]~13 (
// Equation(s):
// \my_slc|data|mioen|out[6]~13_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[6]~12_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[6]~54_combout ))))

	.dataa(\my_slc|data|mioen|out[6]~12_combout ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|state_controller|Mem_WE~0_combout ),
	.datad(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[6]~13 .lut_mask = 16'h3B08;
defparam \my_slc|data|mioen|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[6]~50 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[6]~50_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|PC_out [6]) # (\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|BUSMUX|bus[6]~54_combout  & 
// ((!\my_slc|data|BUSMUX|bus[4]~17_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datab(\my_slc|data|PC_out [6]),
	.datac(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[6]~50 .lut_mask = 16'hF0CA;
defparam \my_slc|data|BUSMUX|bus[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[6]~51 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[6]~51_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[6]~50_combout  & ((\my_slc|data|mioen|out[6]~13_combout ))) # (!\my_slc|data|BUSMUX|bus[6]~50_combout  & (\my_slc|data|add|out[6]~27_combout )))) 
// # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[6]~50_combout ))))

	.dataa(\my_slc|data|add|out[6]~27_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|mioen|out[6]~13_combout ),
	.datad(\my_slc|data|BUSMUX|bus[6]~50_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[6]~51 .lut_mask = 16'hF388;
defparam \my_slc|data|BUSMUX|bus[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[6]~54 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[6]~54_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[6]~52_combout ) # ((\my_slc|data|BUSMUX|bus[6]~53_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[6]~51_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[6]~52_combout ),
	.datab(\my_slc|data|BUSMUX|bus[6]~53_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|data|BUSMUX|bus[6]~51_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[6]~54 .lut_mask = 16'hEFE0;
defparam \my_slc|data|BUSMUX|bus[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneive_lcell_comb \my_slc|data|IR_out~7 (
// Equation(s):
// \my_slc|data|IR_out~7_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[6]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~7 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N15
dffeas \my_slc|data|IR_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[6] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneive_lcell_comb \my_slc|data|sr1mux|out[0]~0 (
// Equation(s):
// \my_slc|data|sr1mux|out[0]~0_combout  = (\my_slc|data|BUSMUX|bus[4]~16_combout  & ((\my_slc|state_controller|WideOr25~0_combout  & (\my_slc|data|IR_out [6])) # (!\my_slc|state_controller|WideOr25~0_combout  & ((\my_slc|data|IR_out [9]))))) # 
// (!\my_slc|data|BUSMUX|bus[4]~16_combout  & (\my_slc|data|IR_out [6]))

	.dataa(\my_slc|data|IR_out [6]),
	.datab(\my_slc|data|BUSMUX|bus[4]~16_combout ),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr1mux|out[0]~0 .lut_mask = 16'hAAE2;
defparam \my_slc|data|sr1mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Mux6~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux6~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|register[1][9]~205_combout ) # (\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[0][9]~206_combout  & ((!\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][9]~206_combout ),
	.datab(\my_slc|data|registerfile|register[1][9]~205_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux6~3 .lut_mask = 16'hF0CA;
defparam \my_slc|data|registerfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][9]~207 (
// Equation(s):
// \my_slc|data|registerfile|register[3][9]~207_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][9]~207_combout ))

	.dataa(\my_slc|data|registerfile|register[3][9]~207_combout ),
	.datab(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][9]~207 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[3][9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][9]~204 (
// Equation(s):
// \my_slc|data|registerfile|register[2][9]~204_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][9]~204_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][9]~204_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][9]~204 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[2][9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux6~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux6~4_combout  = (\my_slc|data|registerfile|Mux6~3_combout  & (((\my_slc|data|registerfile|register[3][9]~207_combout )) # (!\my_slc|data|sr1mux|out[1]~1_combout ))) # (!\my_slc|data|registerfile|Mux6~3_combout  & 
// (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|register[2][9]~204_combout ))))

	.dataa(\my_slc|data|registerfile|Mux6~3_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[3][9]~207_combout ),
	.datad(\my_slc|data|registerfile|register[2][9]~204_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux6~4 .lut_mask = 16'hE6A2;
defparam \my_slc|data|registerfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][9]~200 (
// Equation(s):
// \my_slc|data|registerfile|register[5][9]~200_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][9]~200_combout ))

	.dataa(\my_slc|data|registerfile|register[5][9]~200_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][9]~200 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[5][9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][9]~202 (
// Equation(s):
// \my_slc|data|registerfile|register[4][9]~202_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][9]~202_combout ))

	.dataa(\my_slc|data|registerfile|register[4][9]~202_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][9]~202 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[4][9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][9]~201 (
// Equation(s):
// \my_slc|data|registerfile|register[6][9]~201_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][9]~201_combout ))

	.dataa(\my_slc|data|registerfile|register[6][9]~201_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][9]~201 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[6][9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux6~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux6~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|sr1mux|out[1]~1_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][9]~201_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][9]~202_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[4][9]~202_combout ),
	.datad(\my_slc|data|registerfile|register[6][9]~201_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux6~1 .lut_mask = 16'hDC98;
defparam \my_slc|data|registerfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][9]~203 (
// Equation(s):
// \my_slc|data|registerfile|register[7][9]~203_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[9]~69_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][9]~203_combout ))

	.dataa(\my_slc|data|registerfile|register[7][9]~203_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][9]~203 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[7][9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \my_slc|data|registerfile|Mux6~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux6~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux6~1_combout  & ((\my_slc|data|registerfile|register[7][9]~203_combout ))) # (!\my_slc|data|registerfile|Mux6~1_combout  & 
// (\my_slc|data|registerfile|register[5][9]~200_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux6~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][9]~200_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|Mux6~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][9]~203_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux6~2 .lut_mask = 16'hF838;
defparam \my_slc|data|registerfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux6~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux6~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux6~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux6~4_combout ))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux6~4_combout ),
	.datad(\my_slc|data|registerfile|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux6~5 .lut_mask = 16'hFA50;
defparam \my_slc|data|registerfile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneive_lcell_comb \my_slc|data|sr2mux|out[9]~9 (
// Equation(s):
// \my_slc|data|sr2mux|out[9]~9_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][9]~206_combout ))

	.dataa(\my_slc|data|registerfile|register[0][9]~206_combout ),
	.datab(\my_slc|data|IR_out [4]),
	.datac(gnd),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[9]~9 .lut_mask = 16'hCCAA;
defparam \my_slc|data|sr2mux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][8]~198 (
// Equation(s):
// \my_slc|data|registerfile|register[0][8]~198_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][8]~198_combout ))

	.dataa(\my_slc|data|registerfile|register[0][8]~198_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][8]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][8]~198 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[0][8]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneive_lcell_comb \my_slc|data|sr2mux|out[8]~8 (
// Equation(s):
// \my_slc|data|sr2mux|out[8]~8_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][8]~198_combout ))

	.dataa(\my_slc|data|registerfile|register[0][8]~198_combout ),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[8]~8 .lut_mask = 16'hF0AA;
defparam \my_slc|data|sr2mux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneive_lcell_comb \my_slc|data|alu|Add0~16 (
// Equation(s):
// \my_slc|data|alu|Add0~16_combout  = ((\my_slc|data|sr2mux|out[8]~8_combout  $ (\my_slc|data|registerfile|Mux7~5_combout  $ (!\my_slc|data|alu|Add0~15 )))) # (GND)
// \my_slc|data|alu|Add0~17  = CARRY((\my_slc|data|sr2mux|out[8]~8_combout  & ((\my_slc|data|registerfile|Mux7~5_combout ) # (!\my_slc|data|alu|Add0~15 ))) # (!\my_slc|data|sr2mux|out[8]~8_combout  & (\my_slc|data|registerfile|Mux7~5_combout  & 
// !\my_slc|data|alu|Add0~15 )))

	.dataa(\my_slc|data|sr2mux|out[8]~8_combout ),
	.datab(\my_slc|data|registerfile|Mux7~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~15 ),
	.combout(\my_slc|data|alu|Add0~16_combout ),
	.cout(\my_slc|data|alu|Add0~17 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneive_lcell_comb \my_slc|data|alu|Add0~18 (
// Equation(s):
// \my_slc|data|alu|Add0~18_combout  = (\my_slc|data|registerfile|Mux6~5_combout  & ((\my_slc|data|sr2mux|out[9]~9_combout  & (\my_slc|data|alu|Add0~17  & VCC)) # (!\my_slc|data|sr2mux|out[9]~9_combout  & (!\my_slc|data|alu|Add0~17 )))) # 
// (!\my_slc|data|registerfile|Mux6~5_combout  & ((\my_slc|data|sr2mux|out[9]~9_combout  & (!\my_slc|data|alu|Add0~17 )) # (!\my_slc|data|sr2mux|out[9]~9_combout  & ((\my_slc|data|alu|Add0~17 ) # (GND)))))
// \my_slc|data|alu|Add0~19  = CARRY((\my_slc|data|registerfile|Mux6~5_combout  & (!\my_slc|data|sr2mux|out[9]~9_combout  & !\my_slc|data|alu|Add0~17 )) # (!\my_slc|data|registerfile|Mux6~5_combout  & ((!\my_slc|data|alu|Add0~17 ) # 
// (!\my_slc|data|sr2mux|out[9]~9_combout ))))

	.dataa(\my_slc|data|registerfile|Mux6~5_combout ),
	.datab(\my_slc|data|sr2mux|out[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~17 ),
	.combout(\my_slc|data|alu|Add0~18_combout ),
	.cout(\my_slc|data|alu|Add0~19 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[9]~67 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[9]~67_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux6~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~18_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|data|registerfile|Mux6~5_combout ),
	.datad(\my_slc|data|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[9]~67 .lut_mask = 16'h1504;
defparam \my_slc|data|BUSMUX|bus[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[9]~68 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[9]~68_combout  = (\my_slc|data|registerfile|Mux6~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[9]~9_combout ))))

	.dataa(\my_slc|data|registerfile|Mux6~5_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|data|sr2mux|out[9]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[9]~68 .lut_mask = 16'hA080;
defparam \my_slc|data|BUSMUX|bus[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N16
cycloneive_lcell_comb \my_slc|data|Add0~16 (
// Equation(s):
// \my_slc|data|Add0~16_combout  = (\my_slc|data|PC_out [8] & (\my_slc|data|Add0~15  $ (GND))) # (!\my_slc|data|PC_out [8] & (!\my_slc|data|Add0~15  & VCC))
// \my_slc|data|Add0~17  = CARRY((\my_slc|data|PC_out [8] & !\my_slc|data|Add0~15 ))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~15 ),
	.combout(\my_slc|data|Add0~16_combout ),
	.cout(\my_slc|data|Add0~17 ));
// synopsys translate_off
defparam \my_slc|data|Add0~16 .lut_mask = 16'hC30C;
defparam \my_slc|data|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneive_lcell_comb \my_slc|data|addr1mux|out[8]~8 (
// Equation(s):
// \my_slc|data|addr1mux|out[8]~8_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [8])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [8])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux7~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|data|PC_out [8]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|data|registerfile|Mux7~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[8]~8 .lut_mask = 16'hCDC8;
defparam \my_slc|data|addr1mux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N16
cycloneive_lcell_comb \my_slc|data|add|out[8]~31 (
// Equation(s):
// \my_slc|data|add|out[8]~31_combout  = ((\my_slc|data|addr2mux|Mux0~2_combout  $ (\my_slc|data|addr1mux|out[8]~8_combout  $ (!\my_slc|data|add|out[7]~30 )))) # (GND)
// \my_slc|data|add|out[8]~32  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[8]~8_combout ) # (!\my_slc|data|add|out[7]~30 ))) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|addr1mux|out[8]~8_combout  & 
// !\my_slc|data|add|out[7]~30 )))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[7]~30 ),
	.combout(\my_slc|data|add|out[8]~31_combout ),
	.cout(\my_slc|data|add|out[8]~32 ));
// synopsys translate_off
defparam \my_slc|data|add|out[8]~31 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N0
cycloneive_lcell_comb \my_slc|data|PC_out~10 (
// Equation(s):
// \my_slc|data|PC_out~10_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & (\my_slc|data|Add0~16_combout ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[8]~31_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|PC_out[12]~0_combout ),
	.datac(\my_slc|data|Add0~16_combout ),
	.datad(\my_slc|data|add|out[8]~31_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~10 .lut_mask = 16'hB380;
defparam \my_slc|data|PC_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N1
dffeas \my_slc|data|PC_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[8] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \my_slc|data|Add0~18 (
// Equation(s):
// \my_slc|data|Add0~18_combout  = (\my_slc|data|PC_out [9] & (!\my_slc|data|Add0~17 )) # (!\my_slc|data|PC_out [9] & ((\my_slc|data|Add0~17 ) # (GND)))
// \my_slc|data|Add0~19  = CARRY((!\my_slc|data|Add0~17 ) # (!\my_slc|data|PC_out [9]))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~17 ),
	.combout(\my_slc|data|Add0~18_combout ),
	.cout(\my_slc|data|Add0~19 ));
// synopsys translate_off
defparam \my_slc|data|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_slc|data|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N30
cycloneive_lcell_comb \my_slc|data|PC_out~11 (
// Equation(s):
// \my_slc|data|PC_out~11_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & (\my_slc|data|Add0~18_combout ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[9]~33_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|PC_out[12]~0_combout ),
	.datac(\my_slc|data|Add0~18_combout ),
	.datad(\my_slc|data|add|out[9]~33_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~11 .lut_mask = 16'hB380;
defparam \my_slc|data|PC_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N31
dffeas \my_slc|data|PC_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[9] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneive_lcell_comb \my_slc|data|addr1mux|out[9]~9 (
// Equation(s):
// \my_slc|data|addr1mux|out[9]~9_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|data|PC_out [9])))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [9])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|registerfile|Mux6~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|data|PC_out [9]),
	.datad(\my_slc|data|registerfile|Mux6~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[9]~9 .lut_mask = 16'hF1E0;
defparam \my_slc|data|addr1mux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N18
cycloneive_lcell_comb \my_slc|data|add|out[9]~33 (
// Equation(s):
// \my_slc|data|add|out[9]~33_combout  = (\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[9]~9_combout  & (\my_slc|data|add|out[8]~32  & VCC)) # (!\my_slc|data|addr1mux|out[9]~9_combout  & (!\my_slc|data|add|out[8]~32 )))) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|addr1mux|out[9]~9_combout  & (!\my_slc|data|add|out[8]~32 )) # (!\my_slc|data|addr1mux|out[9]~9_combout  & ((\my_slc|data|add|out[8]~32 ) # (GND)))))
// \my_slc|data|add|out[9]~34  = CARRY((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|addr1mux|out[9]~9_combout  & !\my_slc|data|add|out[8]~32 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((!\my_slc|data|add|out[8]~32 ) # 
// (!\my_slc|data|addr1mux|out[9]~9_combout ))))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(\my_slc|data|addr1mux|out[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[8]~32 ),
	.combout(\my_slc|data|add|out[9]~33_combout ),
	.cout(\my_slc|data|add|out[9]~34 ));
// synopsys translate_off
defparam \my_slc|data|add|out[9]~33 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[9]~65 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[9]~65_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout ) # ((\my_slc|data|add|out[9]~33_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (!\my_slc|data|BUSMUX|bus[4]~19_combout  
// & (\my_slc|data|BUSMUX|bus[9]~69_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|add|out[9]~33_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[9]~65 .lut_mask = 16'hBA98;
defparam \my_slc|data|BUSMUX|bus[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y19_N5
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N4
cycloneive_lcell_comb \my_slc|data|mioen|out[9]~18 (
// Equation(s):
// \my_slc|data|mioen|out[9]~18_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))

	.dataa(gnd),
	.datab(\S[9]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[9]~18 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N10
cycloneive_lcell_comb \my_slc|data|mioen|out[9]~19 (
// Equation(s):
// \my_slc|data|mioen|out[9]~19_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|data|mioen|out[9]~18_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[9]~69_combout ))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|mioen|out[9]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[9]~19 .lut_mask = 16'h7430;
defparam \my_slc|data|mioen|out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[9]~66 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[9]~66_combout  = (\my_slc|data|BUSMUX|bus[9]~65_combout  & (((\my_slc|data|mioen|out[9]~19_combout )) # (!\my_slc|data|BUSMUX|bus[4]~19_combout ))) # (!\my_slc|data|BUSMUX|bus[9]~65_combout  & (\my_slc|data|BUSMUX|bus[4]~19_combout 
//  & (\my_slc|data|PC_out [9])))

	.dataa(\my_slc|data|BUSMUX|bus[9]~65_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|PC_out [9]),
	.datad(\my_slc|data|mioen|out[9]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[9]~66 .lut_mask = 16'hEA62;
defparam \my_slc|data|BUSMUX|bus[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N22
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[9]~69 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[9]~69_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[9]~67_combout ) # ((\my_slc|data|BUSMUX|bus[9]~68_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[9]~66_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[9]~67_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~68_combout ),
	.datad(\my_slc|data|BUSMUX|bus[9]~66_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[9]~69 .lut_mask = 16'hFBC8;
defparam \my_slc|data|BUSMUX|bus[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
cycloneive_lcell_comb \my_slc|data|IR_out~10 (
// Equation(s):
// \my_slc|data|IR_out~10_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[9]~69_combout )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~10 .lut_mask = 16'hC0C0;
defparam \my_slc|data|IR_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N5
dffeas \my_slc|data|IR_out[9] (
	.clk(\Clk~input_o ),
	.d(\my_slc|data|IR_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[9] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~0 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~0_combout  = (!\my_slc|data|IR_out [10] & (\my_slc|data|IR_out [11] & (\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~0 .lut_mask = 16'h0040;
defparam \my_slc|data|registerfile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~0clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][8]~192 (
// Equation(s):
// \my_slc|data|registerfile|register[5][8]~192_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][8]~192_combout ))

	.dataa(\my_slc|data|registerfile|register[5][8]~192_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][8]~192 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[5][8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][8]~194 (
// Equation(s):
// \my_slc|data|registerfile|register[4][8]~194_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][8]~194_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][8]~194_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][8]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][8]~194 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][8]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][8]~193 (
// Equation(s):
// \my_slc|data|registerfile|register[6][8]~193_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][8]~193_combout ))

	.dataa(\my_slc|data|registerfile|register[6][8]~193_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][8]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][8]~193 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[6][8]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux7~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux7~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][8]~193_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][8]~194_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[4][8]~194_combout ),
	.datac(\my_slc|data|registerfile|register[6][8]~193_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux7~1 .lut_mask = 16'hFA44;
defparam \my_slc|data|registerfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][8]~195 (
// Equation(s):
// \my_slc|data|registerfile|register[7][8]~195_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][8]~195_combout ))

	.dataa(\my_slc|data|registerfile|register[7][8]~195_combout ),
	.datab(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][8]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][8]~195 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[7][8]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Mux7~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux7~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux7~1_combout  & ((\my_slc|data|registerfile|register[7][8]~195_combout ))) # (!\my_slc|data|registerfile|Mux7~1_combout  & 
// (\my_slc|data|registerfile|register[5][8]~192_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux7~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][8]~192_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|Mux7~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][8]~195_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux7~2 .lut_mask = 16'hF838;
defparam \my_slc|data|registerfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][8]~199 (
// Equation(s):
// \my_slc|data|registerfile|register[3][8]~199_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][8]~199_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][8]~199_combout ),
	.datac(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][8]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][8]~199 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[3][8]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][8]~196 (
// Equation(s):
// \my_slc|data|registerfile|register[2][8]~196_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][8]~196_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][8]~196_combout ),
	.datac(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][8]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][8]~196 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[2][8]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][8]~197 (
// Equation(s):
// \my_slc|data|registerfile|register[1][8]~197_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[8]~64_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][8]~197_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][8]~197_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][8]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][8]~197 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[1][8]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux7~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux7~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// ((\my_slc|data|registerfile|register[1][8]~197_combout ))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|register[0][8]~198_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][8]~198_combout ),
	.datab(\my_slc|data|registerfile|register[1][8]~197_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux7~3 .lut_mask = 16'hFC0A;
defparam \my_slc|data|registerfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Mux7~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux7~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux7~3_combout  & (\my_slc|data|registerfile|register[3][8]~199_combout )) # (!\my_slc|data|registerfile|Mux7~3_combout  & 
// ((\my_slc|data|registerfile|register[2][8]~196_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux7~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][8]~199_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[2][8]~196_combout ),
	.datad(\my_slc|data|registerfile|Mux7~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux7~4 .lut_mask = 16'hBBC0;
defparam \my_slc|data|registerfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneive_lcell_comb \my_slc|data|registerfile|Mux7~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux7~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux7~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux7~4_combout )))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux7~2_combout ),
	.datad(\my_slc|data|registerfile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux7~5 .lut_mask = 16'hF5A0;
defparam \my_slc|data|registerfile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[8]~63 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[8]~63_combout  = (\my_slc|data|registerfile|Mux7~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|data|sr2mux|out[8]~8_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|registerfile|Mux7~5_combout ),
	.datab(\my_slc|data|sr2mux|out[8]~8_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[8]~63 .lut_mask = 16'hA800;
defparam \my_slc|data|BUSMUX|bus[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y19_N15
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N20
cycloneive_lcell_comb \my_slc|data|mioen|out[8]~16 (
// Equation(s):
// \my_slc|data|mioen|out[8]~16_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[8]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [8]))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|tr0|Data_read_buffer [8]),
	.datac(gnd),
	.datad(\S[8]~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[8]~16 .lut_mask = 16'hEE44;
defparam \my_slc|data|mioen|out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N28
cycloneive_lcell_comb \my_slc|data|mioen|out[8]~17 (
// Equation(s):
// \my_slc|data|mioen|out[8]~17_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[8]~16_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[8]~64_combout ))))

	.dataa(\my_slc|data|mioen|out[8]~16_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[8]~17 .lut_mask = 16'h2F20;
defparam \my_slc|data|mioen|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[8]~60 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[8]~60_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|PC_out [8]) # ((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((!\my_slc|data|BUSMUX|bus[4]~17_combout  & 
// \my_slc|data|BUSMUX|bus[8]~64_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|PC_out [8]),
	.datac(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[8]~60 .lut_mask = 16'hADA8;
defparam \my_slc|data|BUSMUX|bus[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N20
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[8]~61 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[8]~61_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[8]~60_combout  & (\my_slc|data|mioen|out[8]~17_combout )) # (!\my_slc|data|BUSMUX|bus[8]~60_combout  & ((\my_slc|data|add|out[8]~31_combout ))))) 
// # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[8]~60_combout ))))

	.dataa(\my_slc|data|mioen|out[8]~17_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|BUSMUX|bus[8]~60_combout ),
	.datad(\my_slc|data|add|out[8]~31_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[8]~61 .lut_mask = 16'hBCB0;
defparam \my_slc|data|BUSMUX|bus[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[8]~62 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[8]~62_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux7~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~16_combout )))))

	.dataa(\my_slc|data|registerfile|Mux7~5_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|data|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[8]~62 .lut_mask = 16'h1310;
defparam \my_slc|data|BUSMUX|bus[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[8]~64 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[8]~64_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[8]~63_combout ) # ((\my_slc|data|BUSMUX|bus[8]~62_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[8]~61_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[8]~63_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[8]~61_combout ),
	.datad(\my_slc|data|BUSMUX|bus[8]~62_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[8]~64 .lut_mask = 16'hFCB8;
defparam \my_slc|data|BUSMUX|bus[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N8
cycloneive_lcell_comb \my_slc|data|IR_out~9 (
// Equation(s):
// \my_slc|data|IR_out~9_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[8]~64_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~9 .lut_mask = 16'hAA00;
defparam \my_slc|data|IR_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N9
dffeas \my_slc|data|IR_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[8] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneive_lcell_comb \my_slc|data|sr1mux|out[2]~2 (
// Equation(s):
// \my_slc|data|sr1mux|out[2]~2_combout  = (\my_slc|state_controller|WideOr25~0_combout  & (((\my_slc|data|IR_out [8])))) # (!\my_slc|state_controller|WideOr25~0_combout  & ((\my_slc|data|BUSMUX|bus[4]~16_combout  & (\my_slc|data|IR_out [11])) # 
// (!\my_slc|data|BUSMUX|bus[4]~16_combout  & ((\my_slc|data|IR_out [8])))))

	.dataa(\my_slc|data|IR_out [11]),
	.datab(\my_slc|state_controller|WideOr25~0_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~16_combout ),
	.datad(\my_slc|data|IR_out [8]),
	.cin(gnd),
	.combout(\my_slc|data|sr1mux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr1mux|out[2]~2 .lut_mask = 16'hEF20;
defparam \my_slc|data|sr1mux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][5]~170 (
// Equation(s):
// \my_slc|data|registerfile|register[4][5]~170_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][5]~170_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][5]~170_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][5]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][5]~170 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][5]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][5]~169 (
// Equation(s):
// \my_slc|data|registerfile|register[6][5]~169_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][5]~169_combout ))

	.dataa(\my_slc|data|registerfile|register[6][5]~169_combout ),
	.datab(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][5]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][5]~169 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[6][5]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux10~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux10~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][5]~169_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][5]~170_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[4][5]~170_combout ),
	.datac(\my_slc|data|registerfile|register[6][5]~169_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux10~1 .lut_mask = 16'hFA44;
defparam \my_slc|data|registerfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][5]~168 (
// Equation(s):
// \my_slc|data|registerfile|register[5][5]~168_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][5]~168_combout ))

	.dataa(\my_slc|data|registerfile|register[5][5]~168_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][5]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][5]~168 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[5][5]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][5]~171 (
// Equation(s):
// \my_slc|data|registerfile|register[7][5]~171_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[5]~49_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[7][5]~171_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.datac(\my_slc|data|registerfile|register[7][5]~171_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][5]~171 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[7][5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux10~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux10~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux10~1_combout  & ((\my_slc|data|registerfile|register[7][5]~171_combout ))) # (!\my_slc|data|registerfile|Mux10~1_combout  & 
// (\my_slc|data|registerfile|register[5][5]~168_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|Mux10~1_combout ))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|Mux10~1_combout ),
	.datac(\my_slc|data|registerfile|register[5][5]~168_combout ),
	.datad(\my_slc|data|registerfile|register[7][5]~171_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux10~2 .lut_mask = 16'hEC64;
defparam \my_slc|data|registerfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][5]~172 (
// Equation(s):
// \my_slc|data|registerfile|register[2][5]~172_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][5]~172_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][5]~172_combout ),
	.datac(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][5]~172 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[2][5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][5]~173 (
// Equation(s):
// \my_slc|data|registerfile|register[1][5]~173_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][5]~173_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][5]~173_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][5]~173 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[1][5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux10~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux10~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|register[1][5]~173_combout ) # (\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[0][5]~174_combout  & ((!\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[0][5]~174_combout ),
	.datab(\my_slc|data|registerfile|register[1][5]~173_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux10~3 .lut_mask = 16'hF0CA;
defparam \my_slc|data|registerfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][5]~175 (
// Equation(s):
// \my_slc|data|registerfile|register[3][5]~175_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[5]~49_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][5]~175_combout ))

	.dataa(\my_slc|data|registerfile|register[3][5]~175_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][5]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][5]~175 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[3][5]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux10~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux10~4_combout  = (\my_slc|data|registerfile|Mux10~3_combout  & (((\my_slc|data|registerfile|register[3][5]~175_combout ) # (!\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|registerfile|Mux10~3_combout  & 
// (\my_slc|data|registerfile|register[2][5]~172_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[2][5]~172_combout ),
	.datab(\my_slc|data|registerfile|Mux10~3_combout ),
	.datac(\my_slc|data|registerfile|register[3][5]~175_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux10~4 .lut_mask = 16'hE2CC;
defparam \my_slc|data|registerfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \my_slc|data|registerfile|Mux10~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux10~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux10~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux10~4_combout )))

	.dataa(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux10~2_combout ),
	.datad(\my_slc|data|registerfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux10~5 .lut_mask = 16'hF5A0;
defparam \my_slc|data|registerfile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[5]~47 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[5]~47_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|data|registerfile|Mux10~5_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|data|alu|Add0~10_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|alu|Add0~10_combout ),
	.datad(\my_slc|data|registerfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[5]~47 .lut_mask = 16'h1032;
defparam \my_slc|data|BUSMUX|bus[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[5]~48 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[5]~48_combout  = (\my_slc|data|registerfile|Mux10~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[5]~5_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|data|registerfile|Mux10~5_combout ),
	.datac(\my_slc|data|sr2mux|out[5]~5_combout ),
	.datad(\my_slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[5]~48 .lut_mask = 16'hC800;
defparam \my_slc|data|BUSMUX|bus[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N14
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[5]~45 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[5]~45_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|add|out[5]~25_combout )) 
// # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[5]~49_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|add|out[5]~25_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[5]~45 .lut_mask = 16'hE5E0;
defparam \my_slc|data|BUSMUX|bus[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y18_N5
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \my_slc|data|mioen|out[5]~10 (
// Equation(s):
// \my_slc|data|mioen|out[5]~10_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))

	.dataa(\S[5]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[5]~10 .lut_mask = 16'hAAF0;
defparam \my_slc|data|mioen|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \my_slc|data|mioen|out[5]~11 (
// Equation(s):
// \my_slc|data|mioen|out[5]~11_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[5]~10_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[5]~49_combout ))))

	.dataa(\my_slc|data|mioen|out[5]~10_combout ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|state_controller|Mem_WE~0_combout ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[5]~11 .lut_mask = 16'h3B08;
defparam \my_slc|data|mioen|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N22
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[5]~46 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[5]~46_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[5]~45_combout  & ((\my_slc|data|mioen|out[5]~11_combout ))) # (!\my_slc|data|BUSMUX|bus[5]~45_combout  & (\my_slc|data|PC_out [5])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[5]~45_combout ))))

	.dataa(\my_slc|data|PC_out [5]),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[5]~45_combout ),
	.datad(\my_slc|data|mioen|out[5]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[5]~46 .lut_mask = 16'hF838;
defparam \my_slc|data|BUSMUX|bus[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[5]~49 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[5]~49_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[5]~47_combout ) # ((\my_slc|data|BUSMUX|bus[5]~48_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[5]~46_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[5]~47_combout ),
	.datab(\my_slc|data|BUSMUX|bus[5]~48_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|data|BUSMUX|bus[5]~46_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[5]~49 .lut_mask = 16'hEFE0;
defparam \my_slc|data|BUSMUX|bus[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \my_slc|data|IR_out~6 (
// Equation(s):
// \my_slc|data|IR_out~6_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[5]~49_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~6 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N23
dffeas \my_slc|data|IR_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[5] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \my_slc|state_controller|SR2MUX~0 (
// Equation(s):
// \my_slc|state_controller|SR2MUX~0_combout  = (\my_slc|data|IR_out [5] & ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_01~q ),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [5]),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0A0;
defparam \my_slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][11]~222 (
// Equation(s):
// \my_slc|data|registerfile|register[0][11]~222_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][11]~222_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][11]~222_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][11]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][11]~222 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[0][11]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \my_slc|data|sr2mux|out[11]~11 (
// Equation(s):
// \my_slc|data|sr2mux|out[11]~11_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][11]~222_combout ))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|data|registerfile|register[0][11]~222_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[11]~11 .lut_mask = 16'hE4E4;
defparam \my_slc|data|sr2mux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N2
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][11]~216 (
// Equation(s):
// \my_slc|data|registerfile|register[5][11]~216_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][11]~216_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][11]~216_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][11]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][11]~216 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[5][11]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][11]~219 (
// Equation(s):
// \my_slc|data|registerfile|register[7][11]~219_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][11]~219_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][11]~219_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][11]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][11]~219 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][11]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][11]~218 (
// Equation(s):
// \my_slc|data|registerfile|register[4][11]~218_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[11]~79_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[4][11]~218_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|registerfile|register[4][11]~218_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][11]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][11]~218 .lut_mask = 16'hCFC0;
defparam \my_slc|data|registerfile|register[4][11]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][11]~217 (
// Equation(s):
// \my_slc|data|registerfile|register[6][11]~217_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][11]~217_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][11]~217_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][11]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][11]~217 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[6][11]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux4~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux4~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][11]~217_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][11]~218_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[4][11]~218_combout ),
	.datac(\my_slc|data|registerfile|register[6][11]~217_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux4~1 .lut_mask = 16'hFA44;
defparam \my_slc|data|registerfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux4~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux4~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux4~1_combout  & ((\my_slc|data|registerfile|register[7][11]~219_combout ))) # (!\my_slc|data|registerfile|Mux4~1_combout  & 
// (\my_slc|data|registerfile|register[5][11]~216_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux4~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[5][11]~216_combout ),
	.datab(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datac(\my_slc|data|registerfile|register[7][11]~219_combout ),
	.datad(\my_slc|data|registerfile|Mux4~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux4~2 .lut_mask = 16'hF388;
defparam \my_slc|data|registerfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][11]~221 (
// Equation(s):
// \my_slc|data|registerfile|register[1][11]~221_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][11]~221_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][11]~221_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][11]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][11]~221 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[1][11]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux4~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux4~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[1][11]~221_combout )) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[0][11]~222_combout )))))

	.dataa(\my_slc|data|registerfile|register[1][11]~221_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[0][11]~222_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux4~3 .lut_mask = 16'hEE30;
defparam \my_slc|data|registerfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][11]~223 (
// Equation(s):
// \my_slc|data|registerfile|register[3][11]~223_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[11]~79_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][11]~223_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][11]~223_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][11]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][11]~223 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[3][11]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N24
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][11]~220 (
// Equation(s):
// \my_slc|data|registerfile|register[2][11]~220_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[11]~79_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[2][11]~220_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datad(\my_slc|data|registerfile|register[2][11]~220_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][11]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][11]~220 .lut_mask = 16'hAFA0;
defparam \my_slc|data|registerfile|register[2][11]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Mux4~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux4~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux4~3_combout  & (\my_slc|data|registerfile|register[3][11]~223_combout )) # (!\my_slc|data|registerfile|Mux4~3_combout  & 
// ((\my_slc|data|registerfile|register[2][11]~220_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|Mux4~3_combout ))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|Mux4~3_combout ),
	.datac(\my_slc|data|registerfile|register[3][11]~223_combout ),
	.datad(\my_slc|data|registerfile|register[2][11]~220_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux4~4 .lut_mask = 16'hE6C4;
defparam \my_slc|data|registerfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Mux4~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux4~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux4~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux4~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux4~2_combout ),
	.datad(\my_slc|data|registerfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux4~5 .lut_mask = 16'hF3C0;
defparam \my_slc|data|registerfile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][10]~211 (
// Equation(s):
// \my_slc|data|registerfile|register[7][10]~211_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[10]~74_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[7][10]~211_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datab(\my_slc|data|registerfile|register[7][10]~211_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][10]~211 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[7][10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][10]~208 (
// Equation(s):
// \my_slc|data|registerfile|register[5][10]~208_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][10]~208_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][10]~208_combout ),
	.datac(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][10]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][10]~208 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[5][10]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][10]~210 (
// Equation(s):
// \my_slc|data|registerfile|register[4][10]~210_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][10]~210_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][10]~210_combout ),
	.datac(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][10]~210 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[4][10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][10]~209 (
// Equation(s):
// \my_slc|data|registerfile|register[6][10]~209_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][10]~209_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][10]~209_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][10]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][10]~209 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[6][10]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N0
cycloneive_lcell_comb \my_slc|data|registerfile|Mux5~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux5~1_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout ) # (\my_slc|data|registerfile|register[6][10]~209_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & 
// (\my_slc|data|registerfile|register[4][10]~210_combout  & (!\my_slc|data|sr1mux|out[0]~0_combout )))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[4][10]~210_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[6][10]~209_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux5~1 .lut_mask = 16'hAEA4;
defparam \my_slc|data|registerfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Mux5~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux5~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux5~1_combout  & (\my_slc|data|registerfile|register[7][10]~211_combout )) # (!\my_slc|data|registerfile|Mux5~1_combout  & 
// ((\my_slc|data|registerfile|register[5][10]~208_combout ))))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux5~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[7][10]~211_combout ),
	.datac(\my_slc|data|registerfile|register[5][10]~208_combout ),
	.datad(\my_slc|data|registerfile|Mux5~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux5~2 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][10]~215 (
// Equation(s):
// \my_slc|data|registerfile|register[3][10]~215_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][10]~215_combout ))

	.dataa(\my_slc|data|registerfile|register[3][10]~215_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][10]~215 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[3][10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][10]~212 (
// Equation(s):
// \my_slc|data|registerfile|register[2][10]~212_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][10]~212_combout ))

	.dataa(\my_slc|data|registerfile|register[2][10]~212_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][10]~212 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[2][10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][10]~214 (
// Equation(s):
// \my_slc|data|registerfile|register[0][10]~214_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][10]~214_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][10]~214_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][10]~214 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[0][10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][10]~213 (
// Equation(s):
// \my_slc|data|registerfile|register[1][10]~213_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[10]~74_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][10]~213_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][10]~213_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][10]~213 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[1][10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneive_lcell_comb \my_slc|data|registerfile|Mux5~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux5~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|register[1][10]~213_combout ) # (\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (\my_slc|data|registerfile|register[0][10]~214_combout  & ((!\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[0][10]~214_combout ),
	.datac(\my_slc|data|registerfile|register[1][10]~213_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux5~3 .lut_mask = 16'hAAE4;
defparam \my_slc|data|registerfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneive_lcell_comb \my_slc|data|registerfile|Mux5~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux5~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux5~3_combout  & (\my_slc|data|registerfile|register[3][10]~215_combout )) # (!\my_slc|data|registerfile|Mux5~3_combout  & 
// ((\my_slc|data|registerfile|register[2][10]~212_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux5~3_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[3][10]~215_combout ),
	.datac(\my_slc|data|registerfile|register[2][10]~212_combout ),
	.datad(\my_slc|data|registerfile|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux5~4 .lut_mask = 16'hDDA0;
defparam \my_slc|data|registerfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
cycloneive_lcell_comb \my_slc|data|registerfile|Mux5~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux5~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux5~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux5~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux5~2_combout ),
	.datad(\my_slc|data|registerfile|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux5~5 .lut_mask = 16'hF3C0;
defparam \my_slc|data|registerfile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \my_slc|data|sr2mux|out[10]~10 (
// Equation(s):
// \my_slc|data|sr2mux|out[10]~10_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][10]~214_combout ))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|data|registerfile|register[0][10]~214_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[10]~10 .lut_mask = 16'hE4E4;
defparam \my_slc|data|sr2mux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneive_lcell_comb \my_slc|data|alu|Add0~20 (
// Equation(s):
// \my_slc|data|alu|Add0~20_combout  = ((\my_slc|data|registerfile|Mux5~5_combout  $ (\my_slc|data|sr2mux|out[10]~10_combout  $ (!\my_slc|data|alu|Add0~19 )))) # (GND)
// \my_slc|data|alu|Add0~21  = CARRY((\my_slc|data|registerfile|Mux5~5_combout  & ((\my_slc|data|sr2mux|out[10]~10_combout ) # (!\my_slc|data|alu|Add0~19 ))) # (!\my_slc|data|registerfile|Mux5~5_combout  & (\my_slc|data|sr2mux|out[10]~10_combout  & 
// !\my_slc|data|alu|Add0~19 )))

	.dataa(\my_slc|data|registerfile|Mux5~5_combout ),
	.datab(\my_slc|data|sr2mux|out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~19 ),
	.combout(\my_slc|data|alu|Add0~20_combout ),
	.cout(\my_slc|data|alu|Add0~21 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneive_lcell_comb \my_slc|data|alu|Add0~22 (
// Equation(s):
// \my_slc|data|alu|Add0~22_combout  = (\my_slc|data|sr2mux|out[11]~11_combout  & ((\my_slc|data|registerfile|Mux4~5_combout  & (\my_slc|data|alu|Add0~21  & VCC)) # (!\my_slc|data|registerfile|Mux4~5_combout  & (!\my_slc|data|alu|Add0~21 )))) # 
// (!\my_slc|data|sr2mux|out[11]~11_combout  & ((\my_slc|data|registerfile|Mux4~5_combout  & (!\my_slc|data|alu|Add0~21 )) # (!\my_slc|data|registerfile|Mux4~5_combout  & ((\my_slc|data|alu|Add0~21 ) # (GND)))))
// \my_slc|data|alu|Add0~23  = CARRY((\my_slc|data|sr2mux|out[11]~11_combout  & (!\my_slc|data|registerfile|Mux4~5_combout  & !\my_slc|data|alu|Add0~21 )) # (!\my_slc|data|sr2mux|out[11]~11_combout  & ((!\my_slc|data|alu|Add0~21 ) # 
// (!\my_slc|data|registerfile|Mux4~5_combout ))))

	.dataa(\my_slc|data|sr2mux|out[11]~11_combout ),
	.datab(\my_slc|data|registerfile|Mux4~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~21 ),
	.combout(\my_slc|data|alu|Add0~22_combout ),
	.cout(\my_slc|data|alu|Add0~23 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N12
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[11]~77 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[11]~77_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|data|registerfile|Mux4~5_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|data|alu|Add0~22_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|alu|Add0~22_combout ),
	.datad(\my_slc|data|registerfile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[11]~77 .lut_mask = 16'h1032;
defparam \my_slc|data|BUSMUX|bus[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N10
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[11]~78 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[11]~78_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux4~5_combout  & ((\my_slc|data|sr2mux|out[11]~11_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|sr2mux|out[11]~11_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux4~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[11]~78 .lut_mask = 16'hC080;
defparam \my_slc|data|BUSMUX|bus[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y16_N25
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \my_slc|data|mioen|out[11]~22 (
// Equation(s):
// \my_slc|data|mioen|out[11]~22_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))

	.dataa(gnd),
	.datab(\S[11]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[11]~22 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \my_slc|data|mioen|out[11]~23 (
// Equation(s):
// \my_slc|data|mioen|out[11]~23_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[11]~22_combout  & (!\my_slc|state_controller|Mem_WE~0_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[11]~79_combout ))))

	.dataa(\my_slc|data|mioen|out[11]~22_combout ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|state_controller|Mem_WE~0_combout ),
	.datad(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[11]~23 .lut_mask = 16'h3B08;
defparam \my_slc|data|mioen|out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N10
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[11]~75 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[11]~75_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|add|out[11]~37_combout 
// )) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[11]~79_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|add|out[11]~37_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[11]~75 .lut_mask = 16'hEE50;
defparam \my_slc|data|BUSMUX|bus[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[11]~76 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[11]~76_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[11]~75_combout  & (\my_slc|data|mioen|out[11]~23_combout )) # (!\my_slc|data|BUSMUX|bus[11]~75_combout  & ((\my_slc|data|PC_out [11]))))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[11]~75_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|mioen|out[11]~23_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~75_combout ),
	.datad(\my_slc|data|PC_out [11]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[11]~76 .lut_mask = 16'hDAD0;
defparam \my_slc|data|BUSMUX|bus[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N14
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[11]~79 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[11]~79_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[11]~77_combout ) # ((\my_slc|data|BUSMUX|bus[11]~78_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[11]~76_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[11]~77_combout ),
	.datab(\my_slc|data|BUSMUX|bus[11]~78_combout ),
	.datac(\my_slc|state_controller|WideOr23~combout ),
	.datad(\my_slc|data|BUSMUX|bus[11]~76_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[11]~79 .lut_mask = 16'hEFE0;
defparam \my_slc|data|BUSMUX|bus[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \my_slc|data|IR_out~12 (
// Equation(s):
// \my_slc|data|IR_out~12_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[11]~79_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~12 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N15
dffeas \my_slc|data|IR_out[11] (
	.clk(\Clk~input_o ),
	.d(\my_slc|data|IR_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[11] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~5 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~5_combout  = (\my_slc|data|IR_out [10] & (!\my_slc|data|IR_out [11] & (!\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~5 .lut_mask = 16'h0002;
defparam \my_slc|data|registerfile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~5clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~5clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N4
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][13]~236 (
// Equation(s):
// \my_slc|data|registerfile|register[2][13]~236_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][13]~236_combout ))

	.dataa(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datab(\my_slc|data|registerfile|register[2][13]~236_combout ),
	.datac(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][13]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][13]~236 .lut_mask = 16'hE4E4;
defparam \my_slc|data|registerfile|register[2][13]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][13]~239 (
// Equation(s):
// \my_slc|data|registerfile|register[3][13]~239_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][13]~239_combout ))

	.dataa(\my_slc|data|registerfile|register[3][13]~239_combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][13]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][13]~239 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[3][13]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][13]~238 (
// Equation(s):
// \my_slc|data|registerfile|register[0][13]~238_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][13]~238_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[0][13]~238_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][13]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][13]~238 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[0][13]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][13]~237 (
// Equation(s):
// \my_slc|data|registerfile|register[1][13]~237_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][13]~237_combout ))

	.dataa(\my_slc|data|registerfile|register[1][13]~237_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][13]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][13]~237 .lut_mask = 16'hFA0A;
defparam \my_slc|data|registerfile|register[1][13]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N2
cycloneive_lcell_comb \my_slc|data|registerfile|Mux2~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux2~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|sr1mux|out[0]~0_combout  & 
// ((\my_slc|data|registerfile|register[1][13]~237_combout ))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (\my_slc|data|registerfile|register[0][13]~238_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[0][13]~238_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[1][13]~237_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux2~3 .lut_mask = 16'hF4A4;
defparam \my_slc|data|registerfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux2~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux2~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux2~3_combout  & ((\my_slc|data|registerfile|register[3][13]~239_combout ))) # (!\my_slc|data|registerfile|Mux2~3_combout  & 
// (\my_slc|data|registerfile|register[2][13]~236_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux2~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[2][13]~236_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[3][13]~239_combout ),
	.datad(\my_slc|data|registerfile|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux2~4 .lut_mask = 16'hF388;
defparam \my_slc|data|registerfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][13]~233 (
// Equation(s):
// \my_slc|data|registerfile|register[6][13]~233_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][13]~233_combout ))

	.dataa(\my_slc|data|registerfile|register[6][13]~233_combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][13]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][13]~233 .lut_mask = 16'hCACA;
defparam \my_slc|data|registerfile|register[6][13]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][13]~234 (
// Equation(s):
// \my_slc|data|registerfile|register[4][13]~234_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][13]~234_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][13]~234_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][13]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][13]~234 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][13]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N30
cycloneive_lcell_comb \my_slc|data|registerfile|Mux2~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux2~1_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|register[6][13]~233_combout ) # ((\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & 
// (((!\my_slc|data|sr1mux|out[0]~0_combout  & \my_slc|data|registerfile|register[4][13]~234_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[6][13]~233_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[4][13]~234_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux2~1 .lut_mask = 16'hADA8;
defparam \my_slc|data|registerfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][13]~232 (
// Equation(s):
// \my_slc|data|registerfile|register[5][13]~232_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][13]~232_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][13]~232_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][13]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][13]~232 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[5][13]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][13]~235 (
// Equation(s):
// \my_slc|data|registerfile|register[7][13]~235_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[13]~89_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][13]~235_combout ))

	.dataa(\my_slc|data|registerfile|register[7][13]~235_combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][13]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][13]~235 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[7][13]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux2~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux2~2_combout  = (\my_slc|data|registerfile|Mux2~1_combout  & (((\my_slc|data|registerfile|register[7][13]~235_combout ) # (!\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|registerfile|Mux2~1_combout  & 
// (\my_slc|data|registerfile|register[5][13]~232_combout  & (\my_slc|data|sr1mux|out[0]~0_combout )))

	.dataa(\my_slc|data|registerfile|Mux2~1_combout ),
	.datab(\my_slc|data|registerfile|register[5][13]~232_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|registerfile|register[7][13]~235_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux2~2 .lut_mask = 16'hEA4A;
defparam \my_slc|data|registerfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N6
cycloneive_lcell_comb \my_slc|data|registerfile|Mux2~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux2~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux2~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux2~4_combout ))

	.dataa(\my_slc|data|registerfile|Mux2~4_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|Mux2~2_combout ),
	.datad(\my_slc|data|sr1mux|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux2~5 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \my_slc|data|sr2mux|out[13]~13 (
// Equation(s):
// \my_slc|data|sr2mux|out[13]~13_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][13]~238_combout ))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|data|registerfile|register[0][13]~238_combout ),
	.datac(\my_slc|data|IR_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[13]~13 .lut_mask = 16'hE4E4;
defparam \my_slc|data|sr2mux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][12]~230 (
// Equation(s):
// \my_slc|data|registerfile|register[0][12]~230_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[12]~84_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][12]~230_combout ))

	.dataa(\my_slc|data|registerfile|register[0][12]~230_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][12]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][12]~230 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[0][12]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneive_lcell_comb \my_slc|data|sr2mux|out[12]~12 (
// Equation(s):
// \my_slc|data|sr2mux|out[12]~12_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|IR_out [4])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|registerfile|register[0][12]~230_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|IR_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|data|registerfile|register[0][12]~230_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[12]~12 .lut_mask = 16'hCFC0;
defparam \my_slc|data|sr2mux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][12]~224 (
// Equation(s):
// \my_slc|data|registerfile|register[5][12]~224_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[12]~84_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[5][12]~224_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datab(\my_slc|data|registerfile|register[5][12]~224_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][12]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][12]~224 .lut_mask = 16'hACAC;
defparam \my_slc|data|registerfile|register[5][12]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N8
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][12]~225 (
// Equation(s):
// \my_slc|data|registerfile|register[6][12]~225_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[12]~84_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][12]~225_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][12]~225_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][12]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][12]~225 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[6][12]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N0
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][12]~226 (
// Equation(s):
// \my_slc|data|registerfile|register[4][12]~226_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[12]~84_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][12]~226_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][12]~226_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][12]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][12]~226 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][12]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux3~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux3~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// (\my_slc|data|registerfile|register[6][12]~225_combout )) # (!\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|register[4][12]~226_combout )))))

	.dataa(\my_slc|data|registerfile|register[6][12]~225_combout ),
	.datab(\my_slc|data|registerfile|register[4][12]~226_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux3~1 .lut_mask = 16'hFA0C;
defparam \my_slc|data|registerfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][12]~227 (
// Equation(s):
// \my_slc|data|registerfile|register[7][12]~227_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[12]~84_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[7][12]~227_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datab(\my_slc|data|registerfile|register[7][12]~227_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][12]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][12]~227 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[7][12]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Mux3~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux3~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux3~1_combout  & ((\my_slc|data|registerfile|register[7][12]~227_combout ))) # (!\my_slc|data|registerfile|Mux3~1_combout  & 
// (\my_slc|data|registerfile|register[5][12]~224_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux3~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[5][12]~224_combout ),
	.datac(\my_slc|data|registerfile|Mux3~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][12]~227_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux3~2 .lut_mask = 16'hF858;
defparam \my_slc|data|registerfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][12]~231 (
// Equation(s):
// \my_slc|data|registerfile|register[3][12]~231_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[12]~84_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][12]~231_combout ))

	.dataa(\my_slc|data|registerfile|register[3][12]~231_combout ),
	.datab(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][12]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][12]~231 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[3][12]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][12]~228 (
// Equation(s):
// \my_slc|data|registerfile|register[2][12]~228_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[12]~84_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][12]~228_combout ))

	.dataa(\my_slc|data|registerfile|register[2][12]~228_combout ),
	.datab(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][12]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][12]~228 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[2][12]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][12]~229 (
// Equation(s):
// \my_slc|data|registerfile|register[1][12]~229_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[12]~84_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[1][12]~229_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datac(\my_slc|data|registerfile|register[1][12]~229_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][12]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][12]~229 .lut_mask = 16'hCCF0;
defparam \my_slc|data|registerfile|register[1][12]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux3~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux3~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[1][12]~229_combout ) # ((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (((\my_slc|data|registerfile|register[0][12]~230_combout  & !\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[1][12]~229_combout ),
	.datab(\my_slc|data|registerfile|register[0][12]~230_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux3~3 .lut_mask = 16'hF0AC;
defparam \my_slc|data|registerfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N10
cycloneive_lcell_comb \my_slc|data|registerfile|Mux3~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux3~4_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux3~3_combout  & (\my_slc|data|registerfile|register[3][12]~231_combout )) # (!\my_slc|data|registerfile|Mux3~3_combout  & 
// ((\my_slc|data|registerfile|register[2][12]~228_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux3~3_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][12]~231_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|register[2][12]~228_combout ),
	.datad(\my_slc|data|registerfile|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux3~4 .lut_mask = 16'hBBC0;
defparam \my_slc|data|registerfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux3~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux3~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux3~2_combout )) # (!\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux3~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux3~2_combout ),
	.datad(\my_slc|data|registerfile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux3~5 .lut_mask = 16'hF3C0;
defparam \my_slc|data|registerfile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneive_lcell_comb \my_slc|data|alu|Add0~24 (
// Equation(s):
// \my_slc|data|alu|Add0~24_combout  = ((\my_slc|data|sr2mux|out[12]~12_combout  $ (\my_slc|data|registerfile|Mux3~5_combout  $ (!\my_slc|data|alu|Add0~23 )))) # (GND)
// \my_slc|data|alu|Add0~25  = CARRY((\my_slc|data|sr2mux|out[12]~12_combout  & ((\my_slc|data|registerfile|Mux3~5_combout ) # (!\my_slc|data|alu|Add0~23 ))) # (!\my_slc|data|sr2mux|out[12]~12_combout  & (\my_slc|data|registerfile|Mux3~5_combout  & 
// !\my_slc|data|alu|Add0~23 )))

	.dataa(\my_slc|data|sr2mux|out[12]~12_combout ),
	.datab(\my_slc|data|registerfile|Mux3~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~23 ),
	.combout(\my_slc|data|alu|Add0~24_combout ),
	.cout(\my_slc|data|alu|Add0~25 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneive_lcell_comb \my_slc|data|alu|Add0~26 (
// Equation(s):
// \my_slc|data|alu|Add0~26_combout  = (\my_slc|data|registerfile|Mux2~5_combout  & ((\my_slc|data|sr2mux|out[13]~13_combout  & (\my_slc|data|alu|Add0~25  & VCC)) # (!\my_slc|data|sr2mux|out[13]~13_combout  & (!\my_slc|data|alu|Add0~25 )))) # 
// (!\my_slc|data|registerfile|Mux2~5_combout  & ((\my_slc|data|sr2mux|out[13]~13_combout  & (!\my_slc|data|alu|Add0~25 )) # (!\my_slc|data|sr2mux|out[13]~13_combout  & ((\my_slc|data|alu|Add0~25 ) # (GND)))))
// \my_slc|data|alu|Add0~27  = CARRY((\my_slc|data|registerfile|Mux2~5_combout  & (!\my_slc|data|sr2mux|out[13]~13_combout  & !\my_slc|data|alu|Add0~25 )) # (!\my_slc|data|registerfile|Mux2~5_combout  & ((!\my_slc|data|alu|Add0~25 ) # 
// (!\my_slc|data|sr2mux|out[13]~13_combout ))))

	.dataa(\my_slc|data|registerfile|Mux2~5_combout ),
	.datab(\my_slc|data|sr2mux|out[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~25 ),
	.combout(\my_slc|data|alu|Add0~26_combout ),
	.cout(\my_slc|data|alu|Add0~27 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|data|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[13]~87 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[13]~87_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux2~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~26_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux2~5_combout ),
	.datad(\my_slc|data|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[13]~87 .lut_mask = 16'h1302;
defparam \my_slc|data|BUSMUX|bus[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \my_slc|data|Add0~24 (
// Equation(s):
// \my_slc|data|Add0~24_combout  = (\my_slc|data|PC_out [12] & (\my_slc|data|Add0~23  $ (GND))) # (!\my_slc|data|PC_out [12] & (!\my_slc|data|Add0~23  & VCC))
// \my_slc|data|Add0~25  = CARRY((\my_slc|data|PC_out [12] & !\my_slc|data|Add0~23 ))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~23 ),
	.combout(\my_slc|data|Add0~24_combout ),
	.cout(\my_slc|data|Add0~25 ));
// synopsys translate_off
defparam \my_slc|data|Add0~24 .lut_mask = 16'hC30C;
defparam \my_slc|data|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \my_slc|data|Add0~26 (
// Equation(s):
// \my_slc|data|Add0~26_combout  = (\my_slc|data|PC_out [13] & (!\my_slc|data|Add0~25 )) # (!\my_slc|data|PC_out [13] & ((\my_slc|data|Add0~25 ) # (GND)))
// \my_slc|data|Add0~27  = CARRY((!\my_slc|data|Add0~25 ) # (!\my_slc|data|PC_out [13]))

	.dataa(\my_slc|data|PC_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~25 ),
	.combout(\my_slc|data|Add0~26_combout ),
	.cout(\my_slc|data|Add0~27 ));
// synopsys translate_off
defparam \my_slc|data|Add0~26 .lut_mask = 16'h5A5F;
defparam \my_slc|data|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N28
cycloneive_lcell_comb \my_slc|data|addr1mux|out[13]~13 (
// Equation(s):
// \my_slc|data|addr1mux|out[13]~13_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|data|PC_out [13])))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [13])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|registerfile|Mux2~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|data|PC_out [13]),
	.datad(\my_slc|data|registerfile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[13]~13 .lut_mask = 16'hF1E0;
defparam \my_slc|data|addr1mux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \my_slc|data|Add0~20 (
// Equation(s):
// \my_slc|data|Add0~20_combout  = (\my_slc|data|PC_out [10] & (\my_slc|data|Add0~19  $ (GND))) # (!\my_slc|data|PC_out [10] & (!\my_slc|data|Add0~19  & VCC))
// \my_slc|data|Add0~21  = CARRY((\my_slc|data|PC_out [10] & !\my_slc|data|Add0~19 ))

	.dataa(gnd),
	.datab(\my_slc|data|PC_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~19 ),
	.combout(\my_slc|data|Add0~20_combout ),
	.cout(\my_slc|data|Add0~21 ));
// synopsys translate_off
defparam \my_slc|data|Add0~20 .lut_mask = 16'hC30C;
defparam \my_slc|data|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N20
cycloneive_lcell_comb \my_slc|data|add|out[10]~35 (
// Equation(s):
// \my_slc|data|add|out[10]~35_combout  = ((\my_slc|data|addr1mux|out[10]~10_combout  $ (\my_slc|data|addr2mux|Mux0~2_combout  $ (!\my_slc|data|add|out[9]~34 )))) # (GND)
// \my_slc|data|add|out[10]~36  = CARRY((\my_slc|data|addr1mux|out[10]~10_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout ) # (!\my_slc|data|add|out[9]~34 ))) # (!\my_slc|data|addr1mux|out[10]~10_combout  & (\my_slc|data|addr2mux|Mux0~2_combout  & 
// !\my_slc|data|add|out[9]~34 )))

	.dataa(\my_slc|data|addr1mux|out[10]~10_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[9]~34 ),
	.combout(\my_slc|data|add|out[10]~35_combout ),
	.cout(\my_slc|data|add|out[10]~36 ));
// synopsys translate_off
defparam \my_slc|data|add|out[10]~35 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N20
cycloneive_lcell_comb \my_slc|data|PC_out~12 (
// Equation(s):
// \my_slc|data|PC_out~12_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & (\my_slc|data|Add0~20_combout ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[10]~35_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|Add0~20_combout ),
	.datac(\my_slc|data|add|out[10]~35_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~12 .lut_mask = 16'h88F0;
defparam \my_slc|data|PC_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N21
dffeas \my_slc|data|PC_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[10] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneive_lcell_comb \my_slc|data|addr1mux|out[10]~10 (
// Equation(s):
// \my_slc|data|addr1mux|out[10]~10_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [10])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [10])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|registerfile|Mux5~5_combout )))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|data|registerfile|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[10]~10 .lut_mask = 16'hABA8;
defparam \my_slc|data|addr1mux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneive_lcell_comb \my_slc|data|add|out[11]~37 (
// Equation(s):
// \my_slc|data|add|out[11]~37_combout  = (\my_slc|data|addr1mux|out[11]~11_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|add|out[10]~36  & VCC)) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[10]~36 )))) # 
// (!\my_slc|data|addr1mux|out[11]~11_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[10]~36 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|add|out[10]~36 ) # (GND)))))
// \my_slc|data|add|out[11]~38  = CARRY((\my_slc|data|addr1mux|out[11]~11_combout  & (!\my_slc|data|addr2mux|Mux0~2_combout  & !\my_slc|data|add|out[10]~36 )) # (!\my_slc|data|addr1mux|out[11]~11_combout  & ((!\my_slc|data|add|out[10]~36 ) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout ))))

	.dataa(\my_slc|data|addr1mux|out[11]~11_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[10]~36 ),
	.combout(\my_slc|data|add|out[11]~37_combout ),
	.cout(\my_slc|data|add|out[11]~38 ));
// synopsys translate_off
defparam \my_slc|data|add|out[11]~37 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneive_lcell_comb \my_slc|data|add|out[12]~39 (
// Equation(s):
// \my_slc|data|add|out[12]~39_combout  = ((\my_slc|data|addr1mux|out[12]~12_combout  $ (\my_slc|data|addr2mux|Mux0~2_combout  $ (!\my_slc|data|add|out[11]~38 )))) # (GND)
// \my_slc|data|add|out[12]~40  = CARRY((\my_slc|data|addr1mux|out[12]~12_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout ) # (!\my_slc|data|add|out[11]~38 ))) # (!\my_slc|data|addr1mux|out[12]~12_combout  & (\my_slc|data|addr2mux|Mux0~2_combout  & 
// !\my_slc|data|add|out[11]~38 )))

	.dataa(\my_slc|data|addr1mux|out[12]~12_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[11]~38 ),
	.combout(\my_slc|data|add|out[12]~39_combout ),
	.cout(\my_slc|data|add|out[12]~40 ));
// synopsys translate_off
defparam \my_slc|data|add|out[12]~39 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneive_lcell_comb \my_slc|data|add|out[13]~41 (
// Equation(s):
// \my_slc|data|add|out[13]~41_combout  = (\my_slc|data|addr1mux|out[13]~13_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (\my_slc|data|add|out[12]~40  & VCC)) # (!\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[12]~40 )))) # 
// (!\my_slc|data|addr1mux|out[13]~13_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout  & (!\my_slc|data|add|out[12]~40 )) # (!\my_slc|data|addr2mux|Mux0~2_combout  & ((\my_slc|data|add|out[12]~40 ) # (GND)))))
// \my_slc|data|add|out[13]~42  = CARRY((\my_slc|data|addr1mux|out[13]~13_combout  & (!\my_slc|data|addr2mux|Mux0~2_combout  & !\my_slc|data|add|out[12]~40 )) # (!\my_slc|data|addr1mux|out[13]~13_combout  & ((!\my_slc|data|add|out[12]~40 ) # 
// (!\my_slc|data|addr2mux|Mux0~2_combout ))))

	.dataa(\my_slc|data|addr1mux|out[13]~13_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[12]~40 ),
	.combout(\my_slc|data|add|out[13]~41_combout ),
	.cout(\my_slc|data|add|out[13]~42 ));
// synopsys translate_off
defparam \my_slc|data|add|out[13]~41 .lut_mask = 16'h9617;
defparam \my_slc|data|add|out[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N16
cycloneive_lcell_comb \my_slc|data|PC_out~15 (
// Equation(s):
// \my_slc|data|PC_out~15_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & (\my_slc|data|Add0~26_combout ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[13]~41_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|Add0~26_combout ),
	.datac(\my_slc|data|add|out[13]~41_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~15 .lut_mask = 16'h88F0;
defparam \my_slc|data|PC_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N17
dffeas \my_slc|data|PC_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[13] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[13]~85 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[13]~85_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|add|out[13]~41_combout 
// ))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|BUSMUX|bus[13]~89_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(\my_slc|data|add|out[13]~41_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[13]~85 .lut_mask = 16'hFA44;
defparam \my_slc|data|BUSMUX|bus[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y16_N23
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N22
cycloneive_lcell_comb \my_slc|data|mioen|out[13]~26 (
// Equation(s):
// \my_slc|data|mioen|out[13]~26_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))

	.dataa(gnd),
	.datab(\S[13]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[13]~26 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N16
cycloneive_lcell_comb \my_slc|data|mioen|out[13]~27 (
// Equation(s):
// \my_slc|data|mioen|out[13]~27_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (\my_slc|data|mioen|out[13]~26_combout  & ((!\my_slc|state_controller|Mem_WE~0_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[13]~89_combout ))))

	.dataa(\my_slc|data|mioen|out[13]~26_combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|state_controller|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[13]~27 .lut_mask = 16'h0CAC;
defparam \my_slc|data|mioen|out[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N22
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[13]~86 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[13]~86_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[13]~85_combout  & ((\my_slc|data|mioen|out[13]~27_combout ))) # (!\my_slc|data|BUSMUX|bus[13]~85_combout  & (\my_slc|data|PC_out [13])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[13]~85_combout ))))

	.dataa(\my_slc|data|PC_out [13]),
	.datab(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datac(\my_slc|data|BUSMUX|bus[13]~85_combout ),
	.datad(\my_slc|data|mioen|out[13]~27_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[13]~86 .lut_mask = 16'hF838;
defparam \my_slc|data|BUSMUX|bus[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N14
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[13]~88 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[13]~88_combout  = (\my_slc|data|registerfile|Mux2~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|data|sr2mux|out[13]~13_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|registerfile|Mux2~5_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|sr2mux|out[13]~13_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[13]~88 .lut_mask = 16'h8880;
defparam \my_slc|data|BUSMUX|bus[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[13]~89 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[13]~89_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[13]~87_combout ) # ((\my_slc|data|BUSMUX|bus[13]~88_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[13]~86_combout ))))

	.dataa(\my_slc|state_controller|WideOr23~combout ),
	.datab(\my_slc|data|BUSMUX|bus[13]~87_combout ),
	.datac(\my_slc|data|BUSMUX|bus[13]~86_combout ),
	.datad(\my_slc|data|BUSMUX|bus[13]~88_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[13]~89 .lut_mask = 16'hFAD8;
defparam \my_slc|data|BUSMUX|bus[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneive_lcell_comb \my_slc|data|IR_out~14 (
// Equation(s):
// \my_slc|data|IR_out~14_combout  = (\my_slc|data|BUSMUX|bus[13]~89_combout  & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~14 .lut_mask = 16'hC0C0;
defparam \my_slc|data|IR_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N9
dffeas \my_slc|data|IR_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[13] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (!\my_slc|data|IR_out [14] & (!\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [13] & !\my_slc|data|IR_out [15])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~7_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|Decoder0~7_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N29
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_00~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'hAA00;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~2 (
// Equation(s):
// \my_slc|data|setcc|Equal0~2_combout  = (!\my_slc|data|BUSMUX|bus[0]~24_combout  & (!\my_slc|data|BUSMUX|bus[1]~29_combout  & (!\my_slc|data|BUSMUX|bus[2]~34_combout  & !\my_slc|data|BUSMUX|bus[6]~54_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datab(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~2 .lut_mask = 16'h0001;
defparam \my_slc|data|setcc|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~3 (
// Equation(s):
// \my_slc|data|setcc|Equal0~3_combout  = (!\my_slc|data|BUSMUX|bus[3]~39_combout  & (!\my_slc|data|BUSMUX|bus[4]~44_combout  & (\my_slc|data|setcc|Equal0~2_combout  & !\my_slc|data|BUSMUX|bus[5]~49_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datac(\my_slc|data|setcc|Equal0~2_combout ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~3 .lut_mask = 16'h0010;
defparam \my_slc|data|setcc|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~4 (
// Equation(s):
// \my_slc|data|setcc|Equal0~4_combout  = (!\my_slc|data|BUSMUX|bus[10]~74_combout  & (!\my_slc|data|BUSMUX|bus[8]~64_combout  & (!\my_slc|data|BUSMUX|bus[9]~69_combout  & \my_slc|data|setcc|Equal0~3_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datab(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datac(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datad(\my_slc|data|setcc|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~4 .lut_mask = 16'h0100;
defparam \my_slc|data|setcc|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~5 (
// Equation(s):
// \my_slc|data|setcc|Equal0~5_combout  = (!\my_slc|data|BUSMUX|bus[7]~59_combout  & (!\my_slc|data|BUSMUX|bus[11]~79_combout  & \my_slc|data|setcc|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|setcc|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~5 .lut_mask = 16'h0300;
defparam \my_slc|data|setcc|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~6 (
// Equation(s):
// \my_slc|data|setcc|Equal0~6_combout  = (!\my_slc|data|BUSMUX|bus[12]~84_combout  & (!\my_slc|data|BUSMUX|bus[14]~94_combout  & (!\my_slc|data|BUSMUX|bus[13]~89_combout  & \my_slc|data|setcc|Equal0~5_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datab(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datac(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datad(\my_slc|data|setcc|Equal0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~6 .lut_mask = 16'h0100;
defparam \my_slc|data|setcc|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \my_slc|data|branch|match~5 (
// Equation(s):
// \my_slc|data|branch|match~5_combout  = (!\my_slc|data|BUSMUX|bus[15]~99_combout  & ((\my_slc|data|setcc|Equal0~6_combout  & ((\my_slc|data|IR_out [10]))) # (!\my_slc|data|setcc|Equal0~6_combout  & (\my_slc|data|IR_out [9]))))

	.dataa(\my_slc|data|IR_out [9]),
	.datab(\my_slc|data|IR_out [10]),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|setcc|Equal0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~5 .lut_mask = 16'h0C0A;
defparam \my_slc|data|branch|match~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\my_slc|state_controller|State~39_combout  & ((\my_slc|data|branch|match~5_combout ) # ((\my_slc|data|IR_out [11] & \my_slc|data|BUSMUX|bus[15]~99_combout ))))

	.dataa(\my_slc|state_controller|State~39_combout ),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|branch|match~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'hAA80;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N23
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N22
cycloneive_lcell_comb \my_slc|data|addr1mux|out[11]~11 (
// Equation(s):
// \my_slc|data|addr1mux|out[11]~11_combout  = (\my_slc|state_controller|State.S_22~q  & (((\my_slc|data|PC_out [11])))) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [11])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux4~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|registerfile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[11]~11 .lut_mask = 16'hF1E0;
defparam \my_slc|data|addr1mux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N22
cycloneive_lcell_comb \my_slc|data|Add0~22 (
// Equation(s):
// \my_slc|data|Add0~22_combout  = (\my_slc|data|PC_out [11] & (!\my_slc|data|Add0~21 )) # (!\my_slc|data|PC_out [11] & ((\my_slc|data|Add0~21 ) # (GND)))
// \my_slc|data|Add0~23  = CARRY((!\my_slc|data|Add0~21 ) # (!\my_slc|data|PC_out [11]))

	.dataa(\my_slc|data|PC_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~21 ),
	.combout(\my_slc|data|Add0~22_combout ),
	.cout(\my_slc|data|Add0~23 ));
// synopsys translate_off
defparam \my_slc|data|Add0~22 .lut_mask = 16'h5A5F;
defparam \my_slc|data|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N14
cycloneive_lcell_comb \my_slc|data|PC_out~13 (
// Equation(s):
// \my_slc|data|PC_out~13_combout  = (\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|Add0~22_combout  & \my_slc|state_controller|State.S_18~q )))) # (!\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|add|out[11]~37_combout ))

	.dataa(\my_slc|data|add|out[11]~37_combout ),
	.datab(\my_slc|data|Add0~22_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~13 .lut_mask = 16'hC0AA;
defparam \my_slc|data|PC_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N15
dffeas \my_slc|data|PC_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[11] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N14
cycloneive_lcell_comb \my_slc|data|PC_out~14 (
// Equation(s):
// \my_slc|data|PC_out~14_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|Add0~24_combout  & ((\my_slc|state_controller|State.S_18~q )))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[12]~39_combout ))))

	.dataa(\my_slc|data|Add0~24_combout ),
	.datab(\my_slc|data|add|out[12]~39_combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~14 .lut_mask = 16'hA0CC;
defparam \my_slc|data|PC_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N15
dffeas \my_slc|data|PC_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[12] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N2
cycloneive_lcell_comb \my_slc|data|addr1mux|out[12]~12 (
// Equation(s):
// \my_slc|data|addr1mux|out[12]~12_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [12])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [12])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|registerfile|Mux3~5_combout )))))

	.dataa(\my_slc|data|PC_out [12]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|data|registerfile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[12]~12 .lut_mask = 16'hABA8;
defparam \my_slc|data|addr1mux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[12]~80 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[12]~80_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[4]~19_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|PC_out [12]))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|BUSMUX|bus[12]~84_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datad(\my_slc|data|PC_out [12]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[12]~80 .lut_mask = 16'hF2C2;
defparam \my_slc|data|BUSMUX|bus[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y19_N25
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N24
cycloneive_lcell_comb \my_slc|data|mioen|out[12]~24 (
// Equation(s):
// \my_slc|data|mioen|out[12]~24_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))

	.dataa(gnd),
	.datab(\S[12]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[12]~24 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N30
cycloneive_lcell_comb \my_slc|data|mioen|out[12]~25 (
// Equation(s):
// \my_slc|data|mioen|out[12]~25_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|data|mioen|out[12]~24_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[12]~84_combout ))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|data|mioen|out[12]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[12]~25 .lut_mask = 16'h5C0C;
defparam \my_slc|data|mioen|out[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[12]~81 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[12]~81_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[12]~80_combout  & ((\my_slc|data|mioen|out[12]~25_combout ))) # (!\my_slc|data|BUSMUX|bus[12]~80_combout  & (\my_slc|data|add|out[12]~39_combout 
// )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[12]~80_combout ))))

	.dataa(\my_slc|data|add|out[12]~39_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|BUSMUX|bus[12]~80_combout ),
	.datad(\my_slc|data|mioen|out[12]~25_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[12]~81 .lut_mask = 16'hF838;
defparam \my_slc|data|BUSMUX|bus[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[12]~83 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[12]~83_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux3~5_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[12]~12_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|data|registerfile|Mux3~5_combout ),
	.datad(\my_slc|data|sr2mux|out[12]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[12]~83 .lut_mask = 16'hA080;
defparam \my_slc|data|BUSMUX|bus[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[12]~82 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[12]~82_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|data|registerfile|Mux3~5_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|data|alu|Add0~24_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|alu|Add0~24_combout ),
	.datac(\my_slc|data|registerfile|Mux3~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[12]~82 .lut_mask = 16'h0544;
defparam \my_slc|data|BUSMUX|bus[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[12]~84 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[12]~84_combout  = (\my_slc|state_controller|WideOr23~combout  & (((\my_slc|data|BUSMUX|bus[12]~83_combout ) # (\my_slc|data|BUSMUX|bus[12]~82_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (\my_slc|data|BUSMUX|bus[12]~81_combout ))

	.dataa(\my_slc|data|BUSMUX|bus[12]~81_combout ),
	.datab(\my_slc|data|BUSMUX|bus[12]~83_combout ),
	.datac(\my_slc|data|BUSMUX|bus[12]~82_combout ),
	.datad(\my_slc|state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[12]~84 .lut_mask = 16'hFCAA;
defparam \my_slc|data|BUSMUX|bus[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N24
cycloneive_lcell_comb \my_slc|data|IR_out~13 (
// Equation(s):
// \my_slc|data|IR_out~13_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[12]~84_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~13 .lut_mask = 16'hA0A0;
defparam \my_slc|data|IR_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N25
dffeas \my_slc|data|IR_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[12] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (!\my_slc|data|IR_out [15] & (!\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [13] & \my_slc|data|IR_out [14])))

	.dataa(\my_slc|data|IR_out [15]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0100;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~6_combout ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N19
dffeas \my_slc|state_controller|State.S_04 (
	.clk(\Clk~input_o ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~18 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~18_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|State.S_06~q  & ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_04~q ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~18 .lut_mask = 16'h000E;
defparam \my_slc|data|BUSMUX|bus[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N0
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[4]~19 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[4]~19_combout  = (\my_slc|state_controller|State.S_35~q ) # ((\my_slc|data|BUSMUX|bus[4]~18_combout ) # (\my_slc|state_controller|State.S_27~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\my_slc|data|BUSMUX|bus[4]~18_combout ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[4]~19 .lut_mask = 16'hFFFC;
defparam \my_slc|data|BUSMUX|bus[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][14]~247 (
// Equation(s):
// \my_slc|data|registerfile|register[3][14]~247_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][14]~247_combout ))

	.dataa(\my_slc|data|registerfile|register[3][14]~247_combout ),
	.datab(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][14]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][14]~247 .lut_mask = 16'hCCAA;
defparam \my_slc|data|registerfile|register[3][14]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][14]~245 (
// Equation(s):
// \my_slc|data|registerfile|register[1][14]~245_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[1][14]~245_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[1][14]~245_combout ),
	.datac(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][14]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][14]~245 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[1][14]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux1~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux1~3_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[1][14]~245_combout ) # ((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (((!\my_slc|data|sr1mux|out[1]~1_combout  & \my_slc|data|registerfile|register[0][14]~246_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[1][14]~245_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[0][14]~246_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux1~3 .lut_mask = 16'hADA8;
defparam \my_slc|data|registerfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][14]~244 (
// Equation(s):
// \my_slc|data|registerfile|register[2][14]~244_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][14]~244_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][14]~244_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][14]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][14]~244 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[2][14]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux1~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux1~4_combout  = (\my_slc|data|registerfile|Mux1~3_combout  & ((\my_slc|data|registerfile|register[3][14]~247_combout ) # ((!\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|registerfile|Mux1~3_combout  & 
// (((\my_slc|data|sr1mux|out[1]~1_combout  & \my_slc|data|registerfile|register[2][14]~244_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][14]~247_combout ),
	.datab(\my_slc|data|registerfile|Mux1~3_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[2][14]~244_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux1~4 .lut_mask = 16'hBC8C;
defparam \my_slc|data|registerfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N26
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][14]~240 (
// Equation(s):
// \my_slc|data|registerfile|register[5][14]~240_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][14]~240_combout ))

	.dataa(\my_slc|data|registerfile|register[5][14]~240_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][14]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][14]~240 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[5][14]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][14]~242 (
// Equation(s):
// \my_slc|data|registerfile|register[4][14]~242_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][14]~242_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][14]~242_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][14]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][14]~242 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][14]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][14]~241 (
// Equation(s):
// \my_slc|data|registerfile|register[6][14]~241_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[14]~94_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[6][14]~241_combout )))

	.dataa(gnd),
	.datab(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.datad(\my_slc|data|registerfile|register[6][14]~241_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][14]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][14]~241 .lut_mask = 16'hCFC0;
defparam \my_slc|data|registerfile|register[6][14]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux1~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux1~1_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|register[6][14]~241_combout ) # (\my_slc|data|sr1mux|out[0]~0_combout )))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & 
// (\my_slc|data|registerfile|register[4][14]~242_combout  & ((!\my_slc|data|sr1mux|out[0]~0_combout ))))

	.dataa(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datab(\my_slc|data|registerfile|register[4][14]~242_combout ),
	.datac(\my_slc|data|registerfile|register[6][14]~241_combout ),
	.datad(\my_slc|data|sr1mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux1~1 .lut_mask = 16'hAAE4;
defparam \my_slc|data|registerfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N6
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][14]~243 (
// Equation(s):
// \my_slc|data|registerfile|register[7][14]~243_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][14]~243_combout ))

	.dataa(\my_slc|data|registerfile|register[7][14]~243_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][14]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][14]~243 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[7][14]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N2
cycloneive_lcell_comb \my_slc|data|registerfile|Mux1~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux1~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux1~1_combout  & ((\my_slc|data|registerfile|register[7][14]~243_combout ))) # (!\my_slc|data|registerfile|Mux1~1_combout  & 
// (\my_slc|data|registerfile|register[5][14]~240_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux1~1_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[5][14]~240_combout ),
	.datac(\my_slc|data|registerfile|Mux1~1_combout ),
	.datad(\my_slc|data|registerfile|register[7][14]~243_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux1~2 .lut_mask = 16'hF858;
defparam \my_slc|data|registerfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux1~5 (
// Equation(s):
// \my_slc|data|registerfile|Mux1~5_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux1~2_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux1~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux1~4_combout ),
	.datad(\my_slc|data|registerfile|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux1~5 .lut_mask = 16'hFC30;
defparam \my_slc|data|registerfile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N14
cycloneive_lcell_comb \my_slc|data|addr1mux|out[14]~14 (
// Equation(s):
// \my_slc|data|addr1mux|out[14]~14_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [14])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [14])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|data|registerfile|Mux1~5_combout )))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|data|registerfile|Mux1~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[14]~14 .lut_mask = 16'hCDC8;
defparam \my_slc|data|addr1mux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneive_lcell_comb \my_slc|data|add|out[14]~43 (
// Equation(s):
// \my_slc|data|add|out[14]~43_combout  = ((\my_slc|data|addr1mux|out[14]~14_combout  $ (\my_slc|data|addr2mux|Mux0~2_combout  $ (!\my_slc|data|add|out[13]~42 )))) # (GND)
// \my_slc|data|add|out[14]~44  = CARRY((\my_slc|data|addr1mux|out[14]~14_combout  & ((\my_slc|data|addr2mux|Mux0~2_combout ) # (!\my_slc|data|add|out[13]~42 ))) # (!\my_slc|data|addr1mux|out[14]~14_combout  & (\my_slc|data|addr2mux|Mux0~2_combout  & 
// !\my_slc|data|add|out[13]~42 )))

	.dataa(\my_slc|data|addr1mux|out[14]~14_combout ),
	.datab(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|add|out[13]~42 ),
	.combout(\my_slc|data|add|out[14]~43_combout ),
	.cout(\my_slc|data|add|out[14]~44 ));
// synopsys translate_off
defparam \my_slc|data|add|out[14]~43 .lut_mask = 16'h698E;
defparam \my_slc|data|add|out[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \my_slc|data|Add0~28 (
// Equation(s):
// \my_slc|data|Add0~28_combout  = (\my_slc|data|PC_out [14] & (\my_slc|data|Add0~27  $ (GND))) # (!\my_slc|data|PC_out [14] & (!\my_slc|data|Add0~27  & VCC))
// \my_slc|data|Add0~29  = CARRY((\my_slc|data|PC_out [14] & !\my_slc|data|Add0~27 ))

	.dataa(\my_slc|data|PC_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|Add0~27 ),
	.combout(\my_slc|data|Add0~28_combout ),
	.cout(\my_slc|data|Add0~29 ));
// synopsys translate_off
defparam \my_slc|data|Add0~28 .lut_mask = 16'hA50A;
defparam \my_slc|data|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N0
cycloneive_lcell_comb \my_slc|data|PC_out~16 (
// Equation(s):
// \my_slc|data|PC_out~16_combout  = (\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|Add0~28_combout  & \my_slc|state_controller|State.S_18~q )))) # (!\my_slc|data|PC_out[12]~0_combout  & (\my_slc|data|add|out[14]~43_combout ))

	.dataa(\my_slc|data|PC_out[12]~0_combout ),
	.datab(\my_slc|data|add|out[14]~43_combout ),
	.datac(\my_slc|data|Add0~28_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~16 .lut_mask = 16'hE444;
defparam \my_slc|data|PC_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N1
dffeas \my_slc|data|PC_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[14] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N30
cycloneive_lcell_comb \my_slc|data|Add0~30 (
// Equation(s):
// \my_slc|data|Add0~30_combout  = \my_slc|data|Add0~29  $ (\my_slc|data|PC_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|PC_out [15]),
	.cin(\my_slc|data|Add0~29 ),
	.combout(\my_slc|data|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|Add0~30 .lut_mask = 16'h0FF0;
defparam \my_slc|data|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N14
cycloneive_lcell_comb \my_slc|data|registerfile|register[3][15]~255 (
// Equation(s):
// \my_slc|data|registerfile|register[3][15]~255_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[3][15]~255_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[3][15]~255_combout ),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[3][15]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[3][15]~255 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[3][15]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N10
cycloneive_lcell_comb \my_slc|data|registerfile|register[1][15]~253 (
// Equation(s):
// \my_slc|data|registerfile|register[1][15]~253_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[15]~99_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[1][15]~253_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datab(gnd),
	.datac(\my_slc|data|registerfile|register[1][15]~253_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[1][15]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[1][15]~253 .lut_mask = 16'hAAF0;
defparam \my_slc|data|registerfile|register[1][15]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][15]~254 (
// Equation(s):
// \my_slc|data|registerfile|register[0][15]~254_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & (\my_slc|data|BUSMUX|bus[15]~99_combout )) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// ((\my_slc|data|registerfile|register[0][15]~254_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datab(\my_slc|data|registerfile|register[0][15]~254_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][15]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][15]~254 .lut_mask = 16'hAACC;
defparam \my_slc|data|registerfile|register[0][15]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N14
cycloneive_lcell_comb \my_slc|data|registerfile|Mux0~2 (
// Equation(s):
// \my_slc|data|registerfile|Mux0~2_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|register[1][15]~253_combout ) # ((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & 
// (((\my_slc|data|registerfile|register[0][15]~254_combout  & !\my_slc|data|sr1mux|out[1]~1_combout ))))

	.dataa(\my_slc|data|registerfile|register[1][15]~253_combout ),
	.datab(\my_slc|data|registerfile|register[0][15]~254_combout ),
	.datac(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datad(\my_slc|data|sr1mux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux0~2 .lut_mask = 16'hF0AC;
defparam \my_slc|data|registerfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N28
cycloneive_lcell_comb \my_slc|data|registerfile|register[2][15]~252 (
// Equation(s):
// \my_slc|data|registerfile|register[2][15]~252_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[2][15]~252_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[2][15]~252_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~5clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[2][15]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[2][15]~252 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[2][15]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N4
cycloneive_lcell_comb \my_slc|data|registerfile|Mux0~3 (
// Equation(s):
// \my_slc|data|registerfile|Mux0~3_combout  = (\my_slc|data|sr1mux|out[1]~1_combout  & ((\my_slc|data|registerfile|Mux0~2_combout  & (\my_slc|data|registerfile|register[3][15]~255_combout )) # (!\my_slc|data|registerfile|Mux0~2_combout  & 
// ((\my_slc|data|registerfile|register[2][15]~252_combout ))))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (((\my_slc|data|registerfile|Mux0~2_combout ))))

	.dataa(\my_slc|data|registerfile|register[3][15]~255_combout ),
	.datab(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datac(\my_slc|data|registerfile|Mux0~2_combout ),
	.datad(\my_slc|data|registerfile|register[2][15]~252_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux0~3 .lut_mask = 16'hBCB0;
defparam \my_slc|data|registerfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N20
cycloneive_lcell_comb \my_slc|data|registerfile|register[5][15]~248 (
// Equation(s):
// \my_slc|data|registerfile|register[5][15]~248_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[5][15]~248_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[5][15]~248_combout ),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[5][15]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[5][15]~248 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[5][15]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[7][15]~251 (
// Equation(s):
// \my_slc|data|registerfile|register[7][15]~251_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[7][15]~251_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[7][15]~251_combout ),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[7][15]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[7][15]~251 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[7][15]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N16
cycloneive_lcell_comb \my_slc|data|registerfile|register[4][15]~250 (
// Equation(s):
// \my_slc|data|registerfile|register[4][15]~250_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[4][15]~250_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[4][15]~250_combout ),
	.datac(\my_slc|data|registerfile|Decoder0~2clkctrl_outclk ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[4][15]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[4][15]~250 .lut_mask = 16'hFC0C;
defparam \my_slc|data|registerfile|register[4][15]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N18
cycloneive_lcell_comb \my_slc|data|registerfile|register[6][15]~249 (
// Equation(s):
// \my_slc|data|registerfile|register[6][15]~249_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[15]~99_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[6][15]~249_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|registerfile|register[6][15]~249_combout ),
	.datac(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[6][15]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[6][15]~249 .lut_mask = 16'hF0CC;
defparam \my_slc|data|registerfile|register[6][15]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y21_N28
cycloneive_lcell_comb \my_slc|data|registerfile|Mux0~0 (
// Equation(s):
// \my_slc|data|registerfile|Mux0~0_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|sr1mux|out[1]~1_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|sr1mux|out[1]~1_combout  & 
// ((\my_slc|data|registerfile|register[6][15]~249_combout ))) # (!\my_slc|data|sr1mux|out[1]~1_combout  & (\my_slc|data|registerfile|register[4][15]~250_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[4][15]~250_combout ),
	.datac(\my_slc|data|sr1mux|out[1]~1_combout ),
	.datad(\my_slc|data|registerfile|register[6][15]~249_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux0~0 .lut_mask = 16'hF4A4;
defparam \my_slc|data|registerfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N8
cycloneive_lcell_comb \my_slc|data|registerfile|Mux0~1 (
// Equation(s):
// \my_slc|data|registerfile|Mux0~1_combout  = (\my_slc|data|sr1mux|out[0]~0_combout  & ((\my_slc|data|registerfile|Mux0~0_combout  & ((\my_slc|data|registerfile|register[7][15]~251_combout ))) # (!\my_slc|data|registerfile|Mux0~0_combout  & 
// (\my_slc|data|registerfile|register[5][15]~248_combout )))) # (!\my_slc|data|sr1mux|out[0]~0_combout  & (((\my_slc|data|registerfile|Mux0~0_combout ))))

	.dataa(\my_slc|data|sr1mux|out[0]~0_combout ),
	.datab(\my_slc|data|registerfile|register[5][15]~248_combout ),
	.datac(\my_slc|data|registerfile|register[7][15]~251_combout ),
	.datad(\my_slc|data|registerfile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux0~1 .lut_mask = 16'hF588;
defparam \my_slc|data|registerfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N22
cycloneive_lcell_comb \my_slc|data|registerfile|Mux0~4 (
// Equation(s):
// \my_slc|data|registerfile|Mux0~4_combout  = (\my_slc|data|sr1mux|out[2]~2_combout  & ((\my_slc|data|registerfile|Mux0~1_combout ))) # (!\my_slc|data|sr1mux|out[2]~2_combout  & (\my_slc|data|registerfile|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr1mux|out[2]~2_combout ),
	.datac(\my_slc|data|registerfile|Mux0~3_combout ),
	.datad(\my_slc|data|registerfile|Mux0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Mux0~4 .lut_mask = 16'hFC30;
defparam \my_slc|data|registerfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N12
cycloneive_lcell_comb \my_slc|data|addr1mux|out[15]~15 (
// Equation(s):
// \my_slc|data|addr1mux|out[15]~15_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|data|PC_out [15])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|data|PC_out [15])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|data|registerfile|Mux0~4_combout )))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|data|registerfile|Mux0~4_combout ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|data|addr1mux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|addr1mux|out[15]~15 .lut_mask = 16'hAAB8;
defparam \my_slc|data|addr1mux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N30
cycloneive_lcell_comb \my_slc|data|add|out[15]~45 (
// Equation(s):
// \my_slc|data|add|out[15]~45_combout  = \my_slc|data|addr2mux|Mux0~2_combout  $ (\my_slc|data|add|out[14]~44  $ (\my_slc|data|addr1mux|out[15]~15_combout ))

	.dataa(\my_slc|data|addr2mux|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|addr1mux|out[15]~15_combout ),
	.cin(\my_slc|data|add|out[14]~44 ),
	.combout(\my_slc|data|add|out[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|add|out[15]~45 .lut_mask = 16'hA55A;
defparam \my_slc|data|add|out[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N10
cycloneive_lcell_comb \my_slc|data|PC_out~17 (
// Equation(s):
// \my_slc|data|PC_out~17_combout  = (\my_slc|data|PC_out[12]~0_combout  & (\my_slc|state_controller|State.S_18~q  & (\my_slc|data|Add0~30_combout ))) # (!\my_slc|data|PC_out[12]~0_combout  & (((\my_slc|data|add|out[15]~45_combout ))))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|data|PC_out[12]~0_combout ),
	.datac(\my_slc|data|Add0~30_combout ),
	.datad(\my_slc|data|add|out[15]~45_combout ),
	.cin(gnd),
	.combout(\my_slc|data|PC_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|PC_out~17 .lut_mask = 16'hB380;
defparam \my_slc|data|PC_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N11
dffeas \my_slc|data|PC_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|PC_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|PC_out[12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|PC_out[15] .is_wysiwyg = "true";
defparam \my_slc|data|PC_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y18_N9
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N8
cycloneive_lcell_comb \my_slc|data|mioen|out[15]~30 (
// Equation(s):
// \my_slc|data|mioen|out[15]~30_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))

	.dataa(gnd),
	.datab(\S[15]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[15]~30 .lut_mask = 16'hCCF0;
defparam \my_slc|data|mioen|out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneive_lcell_comb \my_slc|data|mioen|out[15]~31 (
// Equation(s):
// \my_slc|data|mioen|out[15]~31_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & (\my_slc|data|mioen|out[15]~30_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[15]~99_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|mioen|out[15]~30_combout ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[15]~31 .lut_mask = 16'h7520;
defparam \my_slc|data|mioen|out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N10
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[15]~95 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[15]~95_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|BUSMUX|bus[4]~17_combout )) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[4]~17_combout  & (\my_slc|data|add|out[15]~45_combout )) # 
// (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[15]~99_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|add|out[15]~45_combout ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[15]~95 .lut_mask = 16'hD9C8;
defparam \my_slc|data|BUSMUX|bus[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N6
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[15]~96 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[15]~96_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[15]~95_combout  & ((\my_slc|data|mioen|out[15]~31_combout ))) # (!\my_slc|data|BUSMUX|bus[15]~95_combout  & (\my_slc|data|PC_out [15])))) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[15]~95_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|PC_out [15]),
	.datac(\my_slc|data|mioen|out[15]~31_combout ),
	.datad(\my_slc|data|BUSMUX|bus[15]~95_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[15]~96 .lut_mask = 16'hF588;
defparam \my_slc|data|BUSMUX|bus[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N24
cycloneive_lcell_comb \my_slc|data|sr2mux|out[15]~15 (
// Equation(s):
// \my_slc|data|sr2mux|out[15]~15_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|IR_out [4])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|registerfile|register[0][15]~254_combout )))

	.dataa(\my_slc|data|IR_out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|data|registerfile|register[0][15]~254_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[15]~15 .lut_mask = 16'hAFA0;
defparam \my_slc|data|sr2mux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N20
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[15]~98 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[15]~98_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux0~4_combout  & ((\my_slc|data|sr2mux|out[15]~15_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|data|sr2mux|out[15]~15_combout ),
	.datac(\my_slc|data|registerfile|Mux0~4_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[15]~98 .lut_mask = 16'hA080;
defparam \my_slc|data|BUSMUX|bus[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneive_lcell_comb \my_slc|data|alu|Add0~28 (
// Equation(s):
// \my_slc|data|alu|Add0~28_combout  = ((\my_slc|data|sr2mux|out[14]~14_combout  $ (\my_slc|data|registerfile|Mux1~5_combout  $ (!\my_slc|data|alu|Add0~27 )))) # (GND)
// \my_slc|data|alu|Add0~29  = CARRY((\my_slc|data|sr2mux|out[14]~14_combout  & ((\my_slc|data|registerfile|Mux1~5_combout ) # (!\my_slc|data|alu|Add0~27 ))) # (!\my_slc|data|sr2mux|out[14]~14_combout  & (\my_slc|data|registerfile|Mux1~5_combout  & 
// !\my_slc|data|alu|Add0~27 )))

	.dataa(\my_slc|data|sr2mux|out[14]~14_combout ),
	.datab(\my_slc|data|registerfile|Mux1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|data|alu|Add0~27 ),
	.combout(\my_slc|data|alu|Add0~28_combout ),
	.cout(\my_slc|data|alu|Add0~29 ));
// synopsys translate_off
defparam \my_slc|data|alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|data|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneive_lcell_comb \my_slc|data|alu|Add0~30 (
// Equation(s):
// \my_slc|data|alu|Add0~30_combout  = \my_slc|data|sr2mux|out[15]~15_combout  $ (\my_slc|data|alu|Add0~29  $ (\my_slc|data|registerfile|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|data|sr2mux|out[15]~15_combout ),
	.datac(gnd),
	.datad(\my_slc|data|registerfile|Mux0~4_combout ),
	.cin(\my_slc|data|alu|Add0~29 ),
	.combout(\my_slc|data|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \my_slc|data|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N2
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[15]~97 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[15]~97_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux0~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~30_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|data|registerfile|Mux0~4_combout ),
	.datad(\my_slc|data|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[15]~97 .lut_mask = 16'h1504;
defparam \my_slc|data|BUSMUX|bus[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y21_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[15]~99 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[15]~99_combout  = (\my_slc|state_controller|WideOr23~combout  & (((\my_slc|data|BUSMUX|bus[15]~98_combout ) # (\my_slc|data|BUSMUX|bus[15]~97_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (\my_slc|data|BUSMUX|bus[15]~96_combout ))

	.dataa(\my_slc|data|BUSMUX|bus[15]~96_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[15]~98_combout ),
	.datad(\my_slc|data|BUSMUX|bus[15]~97_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[15]~99 .lut_mask = 16'hEEE2;
defparam \my_slc|data|BUSMUX|bus[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N4
cycloneive_lcell_comb \my_slc|data|IR_out~16 (
// Equation(s):
// \my_slc|data|IR_out~16_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[15]~99_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~16 .lut_mask = 16'hAA00;
defparam \my_slc|data|IR_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N5
dffeas \my_slc|data|IR_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[15] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (\my_slc|data|IR_out [15] & (\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [13] & !\my_slc|data|IR_out [14])))

	.dataa(\my_slc|data|IR_out [15]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~3_combout ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N15
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~input_o ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \my_slc|state_controller|ALUK[1] (
// Equation(s):
// \my_slc|state_controller|ALUK [1] = (\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_09~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[1] .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[10]~73 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[10]~73_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|data|registerfile|Mux5~5_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|data|sr2mux|out[10]~10_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|sr2mux|out[10]~10_combout ),
	.datad(\my_slc|data|registerfile|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[10]~73 .lut_mask = 16'hC800;
defparam \my_slc|data|BUSMUX|bus[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y19_N1
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N0
cycloneive_lcell_comb \my_slc|data|mioen|out[10]~20 (
// Equation(s):
// \my_slc|data|mioen|out[10]~20_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [10])))

	.dataa(\S[10]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[10]~20 .lut_mask = 16'hAAF0;
defparam \my_slc|data|mioen|out[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N12
cycloneive_lcell_comb \my_slc|data|mioen|out[10]~21 (
// Equation(s):
// \my_slc|data|mioen|out[10]~21_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|data|mioen|out[10]~20_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[10]~74_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datad(\my_slc|data|mioen|out[10]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[10]~21 .lut_mask = 16'h7250;
defparam \my_slc|data|mioen|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[10]~70 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[10]~70_combout  = (\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|PC_out [10]) # ((\my_slc|data|BUSMUX|bus[4]~17_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~19_combout  & (((\my_slc|data|BUSMUX|bus[10]~74_combout  & 
// !\my_slc|data|BUSMUX|bus[4]~17_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datab(\my_slc|data|PC_out [10]),
	.datac(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datad(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[10]~70 .lut_mask = 16'hAAD8;
defparam \my_slc|data|BUSMUX|bus[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[10]~71 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[10]~71_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[10]~70_combout  & ((\my_slc|data|mioen|out[10]~21_combout ))) # (!\my_slc|data|BUSMUX|bus[10]~70_combout  & (\my_slc|data|add|out[10]~35_combout 
// )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[10]~70_combout ))))

	.dataa(\my_slc|data|add|out[10]~35_combout ),
	.datab(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datac(\my_slc|data|mioen|out[10]~21_combout ),
	.datad(\my_slc|data|BUSMUX|bus[10]~70_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[10]~71 .lut_mask = 16'hF388;
defparam \my_slc|data|BUSMUX|bus[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[10]~72 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[10]~72_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux5~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~20_combout )))))

	.dataa(\my_slc|data|registerfile|Mux5~5_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|data|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[10]~72 .lut_mask = 16'h1310;
defparam \my_slc|data|BUSMUX|bus[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[10]~74 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[10]~74_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[10]~73_combout ) # ((\my_slc|data|BUSMUX|bus[10]~72_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[10]~71_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[10]~73_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[10]~71_combout ),
	.datad(\my_slc|data|BUSMUX|bus[10]~72_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[10]~74 .lut_mask = 16'hFCB8;
defparam \my_slc|data|BUSMUX|bus[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneive_lcell_comb \my_slc|data|IR_out~11 (
// Equation(s):
// \my_slc|data|IR_out~11_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[10]~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~11 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N1
dffeas \my_slc|data|IR_out[10] (
	.clk(\Clk~input_o ),
	.d(\my_slc|data|IR_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[10] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneive_lcell_comb \my_slc|data|registerfile|Decoder0~7 (
// Equation(s):
// \my_slc|data|registerfile|Decoder0~7_combout  = (!\my_slc|data|IR_out [10] & (!\my_slc|data|IR_out [11] & (!\my_slc|data|IR_out [9] & !\my_slc|state_controller|WideOr26~0_combout )))

	.dataa(\my_slc|data|IR_out [10]),
	.datab(\my_slc|data|IR_out [11]),
	.datac(\my_slc|data|IR_out [9]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~7 .lut_mask = 16'h0001;
defparam \my_slc|data|registerfile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \my_slc|data|registerfile|Decoder0~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_slc|data|registerfile|Decoder0~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ));
// synopsys translate_off
defparam \my_slc|data|registerfile|Decoder0~7clkctrl .clock_type = "global clock";
defparam \my_slc|data|registerfile|Decoder0~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneive_lcell_comb \my_slc|data|registerfile|register[0][14]~246 (
// Equation(s):
// \my_slc|data|registerfile|register[0][14]~246_combout  = (GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & ((\my_slc|data|BUSMUX|bus[14]~94_combout ))) # (!GLOBAL(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ) & 
// (\my_slc|data|registerfile|register[0][14]~246_combout ))

	.dataa(\my_slc|data|registerfile|register[0][14]~246_combout ),
	.datab(gnd),
	.datac(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datad(\my_slc|data|registerfile|Decoder0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_slc|data|registerfile|register[0][14]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|registerfile|register[0][14]~246 .lut_mask = 16'hF0AA;
defparam \my_slc|data|registerfile|register[0][14]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N14
cycloneive_lcell_comb \my_slc|data|sr2mux|out[14]~14 (
// Equation(s):
// \my_slc|data|sr2mux|out[14]~14_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|data|IR_out [4]))) # (!\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|data|registerfile|register[0][14]~246_combout ))

	.dataa(\my_slc|data|registerfile|register[0][14]~246_combout ),
	.datab(\my_slc|data|IR_out [4]),
	.datac(gnd),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|sr2mux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|sr2mux|out[14]~14 .lut_mask = 16'hCCAA;
defparam \my_slc|data|sr2mux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N16
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[14]~93 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[14]~93_combout  = (\my_slc|data|registerfile|Mux1~5_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|data|sr2mux|out[14]~14_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|data|sr2mux|out[14]~14_combout ),
	.datab(\my_slc|data|registerfile|Mux1~5_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[14]~93 .lut_mask = 16'hC800;
defparam \my_slc|data|BUSMUX|bus[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N26
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[14]~92 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[14]~92_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|data|registerfile|Mux1~5_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|data|alu|Add0~28_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|data|registerfile|Mux1~5_combout ),
	.datad(\my_slc|data|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[14]~92 .lut_mask = 16'h1302;
defparam \my_slc|data|BUSMUX|bus[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N30
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[14]~90 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[14]~90_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[4]~19_combout )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[4]~19_combout  & (\my_slc|data|PC_out [14])) # 
// (!\my_slc|data|BUSMUX|bus[4]~19_combout  & ((\my_slc|data|BUSMUX|bus[14]~94_combout )))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|BUSMUX|bus[4]~19_combout ),
	.datad(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[14]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[14]~90 .lut_mask = 16'hE5E0;
defparam \my_slc|data|BUSMUX|bus[14]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y19_N21
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N14
cycloneive_lcell_comb \my_slc|data|mioen|out[14]~28 (
// Equation(s):
// \my_slc|data|mioen|out[14]~28_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))

	.dataa(\my_slc|tr0|Data_read_buffer [14]),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[14]~28 .lut_mask = 16'hEE22;
defparam \my_slc|data|mioen|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N22
cycloneive_lcell_comb \my_slc|data|mioen|out[14]~29 (
// Equation(s):
// \my_slc|data|mioen|out[14]~29_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|data|mioen|out[14]~28_combout )))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[14]~94_combout ))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|data|mioen|out[14]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|data|mioen|out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|mioen|out[14]~29 .lut_mask = 16'h5C0C;
defparam \my_slc|data|mioen|out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N24
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[14]~91 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[14]~91_combout  = (\my_slc|data|BUSMUX|bus[4]~17_combout  & ((\my_slc|data|BUSMUX|bus[14]~90_combout  & ((\my_slc|data|mioen|out[14]~29_combout ))) # (!\my_slc|data|BUSMUX|bus[14]~90_combout  & (\my_slc|data|add|out[14]~43_combout 
// )))) # (!\my_slc|data|BUSMUX|bus[4]~17_combout  & (((\my_slc|data|BUSMUX|bus[14]~90_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[4]~17_combout ),
	.datab(\my_slc|data|add|out[14]~43_combout ),
	.datac(\my_slc|data|BUSMUX|bus[14]~90_combout ),
	.datad(\my_slc|data|mioen|out[14]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[14]~91 .lut_mask = 16'hF858;
defparam \my_slc|data|BUSMUX|bus[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N18
cycloneive_lcell_comb \my_slc|data|BUSMUX|bus[14]~94 (
// Equation(s):
// \my_slc|data|BUSMUX|bus[14]~94_combout  = (\my_slc|state_controller|WideOr23~combout  & ((\my_slc|data|BUSMUX|bus[14]~93_combout ) # ((\my_slc|data|BUSMUX|bus[14]~92_combout )))) # (!\my_slc|state_controller|WideOr23~combout  & 
// (((\my_slc|data|BUSMUX|bus[14]~91_combout ))))

	.dataa(\my_slc|data|BUSMUX|bus[14]~93_combout ),
	.datab(\my_slc|state_controller|WideOr23~combout ),
	.datac(\my_slc|data|BUSMUX|bus[14]~92_combout ),
	.datad(\my_slc|data|BUSMUX|bus[14]~91_combout ),
	.cin(gnd),
	.combout(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|BUSMUX|bus[14]~94 .lut_mask = 16'hFBC8;
defparam \my_slc|data|BUSMUX|bus[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N6
cycloneive_lcell_comb \my_slc|data|IR_out~15 (
// Equation(s):
// \my_slc|data|IR_out~15_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[14]~94_combout )

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~15 .lut_mask = 16'hAA00;
defparam \my_slc|data|IR_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N7
dffeas \my_slc|data|IR_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[14] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (\my_slc|data|IR_out [14] & (\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [13] & \my_slc|data|IR_out [15])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [13]),
	.datad(\my_slc|data|IR_out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0800;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\my_slc|state_controller|Decoder0~8_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o )))) # 
// (!\my_slc|state_controller|Decoder0~8_combout  & (((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o ))))

	.dataa(\my_slc|state_controller|Decoder0~8_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hF888;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N21
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR1~q ) # (\my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'h00A8;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N31
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector6~0 (
// Equation(s):
// \my_slc|state_controller|Selector6~0_combout  = (\my_slc|state_controller|State.S_35~q ) # ((\my_slc|state_controller|State.PauseIR2~q  & \Continue~input_o ))

	.dataa(\my_slc|state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector6~0 .lut_mask = 16'hFAF0;
defparam \my_slc|state_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y22_N5
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (\my_slc|data|IR_out [14] & (\my_slc|data|IR_out [12] & (!\my_slc|data|IR_out [15] & \my_slc|data|IR_out [13])))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [15]),
	.datad(\my_slc|data|IR_out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h0800;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N2
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N29
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N22
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\my_slc|state_controller|State.S_07~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N23
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N12
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_23~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N13
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N30
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\my_slc|state_controller|State.S_16_1~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hAA00;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N31
dffeas \my_slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N30
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|data|IR_out [14] & (((\my_slc|data|IR_out [15] & \my_slc|data|IR_out [13])))) # (!\my_slc|data|IR_out [14] & ((\my_slc|data|IR_out [13]) # ((!\my_slc|data|IR_out [12] & \my_slc|data|IR_out [15]))))

	.dataa(\my_slc|data|IR_out [14]),
	.datab(\my_slc|data|IR_out [12]),
	.datac(\my_slc|data|IR_out [15]),
	.datad(\my_slc|data|IR_out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hF510;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hF300;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N29
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (\my_slc|state_controller|WideOr0~0_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((!\Run~input_o  & !\my_slc|state_controller|State.Halted~q )))) # (!\my_slc|state_controller|WideOr0~0_combout  & 
// (((!\Run~input_o  & !\my_slc|state_controller|State.Halted~q ))))

	.dataa(\my_slc|state_controller|WideOr0~0_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\Run~input_o ),
	.datad(\my_slc|state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'h888F;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = (\my_slc|state_controller|State.S_16_2~q ) # (((\my_slc|state_controller|Selector2~0_combout ) # (!\my_slc|data|PC_out[12]~0_combout )) # (!\my_slc|state_controller|WideOr26~0_combout ))

	.dataa(\my_slc|state_controller|State.S_16_2~q ),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|state_controller|Selector2~0_combout ),
	.datad(\my_slc|data|PC_out[12]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFBFF;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~0 (
// Equation(s):
// \my_slc|data|setcc|Equal0~0_combout  = (!\my_slc|data|BUSMUX|bus[3]~39_combout  & (!\my_slc|data|BUSMUX|bus[6]~54_combout  & (!\my_slc|data|BUSMUX|bus[4]~44_combout  & !\my_slc|data|BUSMUX|bus[5]~49_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.datab(\my_slc|data|BUSMUX|bus[6]~54_combout ),
	.datac(\my_slc|data|BUSMUX|bus[4]~44_combout ),
	.datad(\my_slc|data|BUSMUX|bus[5]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~0 .lut_mask = 16'h0001;
defparam \my_slc|data|setcc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \my_slc|data|setcc|Equal0~1 (
// Equation(s):
// \my_slc|data|setcc|Equal0~1_combout  = (!\my_slc|data|BUSMUX|bus[0]~24_combout  & (!\my_slc|data|BUSMUX|bus[1]~29_combout  & !\my_slc|data|BUSMUX|bus[2]~34_combout ))

	.dataa(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.datab(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.datac(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|data|setcc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|setcc|Equal0~1 .lut_mask = 16'h0101;
defparam \my_slc|data|setcc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneive_lcell_comb \my_slc|data|branch|match~0 (
// Equation(s):
// \my_slc|data|branch|match~0_combout  = (\my_slc|data|BUSMUX|bus[9]~69_combout ) # ((\my_slc|data|BUSMUX|bus[8]~64_combout ) # ((\my_slc|data|BUSMUX|bus[10]~74_combout ) # (\my_slc|data|BUSMUX|bus[7]~59_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[9]~69_combout ),
	.datab(\my_slc|data|BUSMUX|bus[8]~64_combout ),
	.datac(\my_slc|data|BUSMUX|bus[10]~74_combout ),
	.datad(\my_slc|data|BUSMUX|bus[7]~59_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~0 .lut_mask = 16'hFFFE;
defparam \my_slc|data|branch|match~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \my_slc|data|branch|match~1 (
// Equation(s):
// \my_slc|data|branch|match~1_combout  = (\my_slc|data|BUSMUX|bus[12]~84_combout ) # (((\my_slc|data|BUSMUX|bus[11]~79_combout ) # (\my_slc|data|branch|match~0_combout )) # (!\my_slc|data|setcc|Equal0~1_combout ))

	.dataa(\my_slc|data|BUSMUX|bus[12]~84_combout ),
	.datab(\my_slc|data|setcc|Equal0~1_combout ),
	.datac(\my_slc|data|BUSMUX|bus[11]~79_combout ),
	.datad(\my_slc|data|branch|match~0_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~1 .lut_mask = 16'hFFFB;
defparam \my_slc|data|branch|match~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \my_slc|data|branch|match~2 (
// Equation(s):
// \my_slc|data|branch|match~2_combout  = (\my_slc|data|setcc|Equal0~0_combout  & ((\my_slc|data|branch|match~1_combout  & (\my_slc|data|IR_out [9])) # (!\my_slc|data|branch|match~1_combout  & ((\my_slc|data|IR_out [10]))))) # 
// (!\my_slc|data|setcc|Equal0~0_combout  & (\my_slc|data|IR_out [9]))

	.dataa(\my_slc|data|IR_out [9]),
	.datab(\my_slc|data|IR_out [10]),
	.datac(\my_slc|data|setcc|Equal0~0_combout ),
	.datad(\my_slc|data|branch|match~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~2 .lut_mask = 16'hAACA;
defparam \my_slc|data|branch|match~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \my_slc|data|branch|match~3 (
// Equation(s):
// \my_slc|data|branch|match~3_combout  = (\my_slc|data|BUSMUX|bus[14]~94_combout  & (\my_slc|data|IR_out [9])) # (!\my_slc|data|BUSMUX|bus[14]~94_combout  & ((\my_slc|data|BUSMUX|bus[13]~89_combout  & (\my_slc|data|IR_out [9])) # 
// (!\my_slc|data|BUSMUX|bus[13]~89_combout  & ((\my_slc|data|branch|match~2_combout )))))

	.dataa(\my_slc|data|IR_out [9]),
	.datab(\my_slc|data|BUSMUX|bus[14]~94_combout ),
	.datac(\my_slc|data|BUSMUX|bus[13]~89_combout ),
	.datad(\my_slc|data|branch|match~2_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~3 .lut_mask = 16'hABA8;
defparam \my_slc|data|branch|match~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \my_slc|data|branch|match~4 (
// Equation(s):
// \my_slc|data|branch|match~4_combout  = (\my_slc|data|BUSMUX|bus[15]~99_combout  & (\my_slc|data|IR_out [11])) # (!\my_slc|data|BUSMUX|bus[15]~99_combout  & ((\my_slc|data|branch|match~3_combout )))

	.dataa(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.datab(gnd),
	.datac(\my_slc|data|IR_out [11]),
	.datad(\my_slc|data|branch|match~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|branch|match~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|branch|match~4 .lut_mask = 16'hF5A0;
defparam \my_slc|data|branch|match~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\my_slc|state_controller|Selector2~1_combout ) # ((\my_slc|state_controller|State.S_00~q  & !\my_slc|data|branch|match~4_combout ))

	.dataa(\my_slc|state_controller|Selector2~1_combout ),
	.datab(\my_slc|state_controller|State.S_00~q ),
	.datac(gnd),
	.datad(\my_slc|data|branch|match~4_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hAAEE;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N5
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N28
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N29
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y19_N0
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\my_slc|state_controller|State.S_33_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_1~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y19_N1
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N2
cycloneive_lcell_comb \my_slc|data|MDR~0 (
// Equation(s):
// \my_slc|data|MDR~0_combout  = (\my_slc|data|mioen|out[0]~1_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~0 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneive_lcell_comb \my_slc|data|MDR[8]~1 (
// Equation(s):
// \my_slc|data|MDR[8]~1_combout  = (\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_23~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|data|MDR[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR[8]~1 .lut_mask = 16'hFEFF;
defparam \my_slc|data|MDR[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N3
dffeas \my_slc|data|MDR[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[0] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N14
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|data|MDR [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N15
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \my_slc|data|MDR~2 (
// Equation(s):
// \my_slc|data|MDR~2_combout  = (\my_slc|data|mioen|out[1]~3_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[1]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~2 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N19
dffeas \my_slc|data|MDR[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[1] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|data|MDR [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N27
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \my_slc|data|MDR~3 (
// Equation(s):
// \my_slc|data|MDR~3_combout  = (\my_slc|data|mioen|out[2]~5_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[2]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~3 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N31
dffeas \my_slc|data|MDR[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[2] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \my_slc|data|MDR~4 (
// Equation(s):
// \my_slc|data|MDR~4_combout  = (\my_slc|data|mioen|out[3]~7_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[3]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~4 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N25
dffeas \my_slc|data|MDR[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[3] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|data|MDR [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [3]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N27
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \my_slc|data|MDR~5 (
// Equation(s):
// \my_slc|data|MDR~5_combout  = (\my_slc|data|mioen|out[4]~9_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[4]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~5 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N21
dffeas \my_slc|data|MDR[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[4] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|data|MDR [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N13
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \my_slc|data|MDR~6 (
// Equation(s):
// \my_slc|data|MDR~6_combout  = (\my_slc|data|mioen|out[5]~11_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[5]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~6 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N23
dffeas \my_slc|data|MDR[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[5] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|data|MDR [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [5]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N31
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \my_slc|data|MDR~7 (
// Equation(s):
// \my_slc|data|MDR~7_combout  = (\my_slc|data|mioen|out[6]~13_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[6]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~7 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \my_slc|data|MDR[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[6] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N15
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N26
cycloneive_lcell_comb \my_slc|data|MDR~8 (
// Equation(s):
// \my_slc|data|MDR~8_combout  = (\my_slc|data|mioen|out[7]~15_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[7]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~8 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N27
dffeas \my_slc|data|MDR[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[7] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N25
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N8
cycloneive_lcell_comb \my_slc|data|MDR~9 (
// Equation(s):
// \my_slc|data|MDR~9_combout  = (\my_slc|data|mioen|out[8]~17_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[8]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~9 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N9
dffeas \my_slc|data|MDR[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[8] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N7
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N18
cycloneive_lcell_comb \my_slc|data|MDR~10 (
// Equation(s):
// \my_slc|data|MDR~10_combout  = (\my_slc|data|mioen|out[9]~19_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[9]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~10 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N19
dffeas \my_slc|data|MDR[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[9] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N5
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N30
cycloneive_lcell_comb \my_slc|data|MDR~11 (
// Equation(s):
// \my_slc|data|MDR~11_combout  = (\my_slc|data|mioen|out[10]~21_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[10]~21_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~11 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N31
dffeas \my_slc|data|MDR[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[10] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N21
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \my_slc|data|MDR~12 (
// Equation(s):
// \my_slc|data|MDR~12_combout  = (\my_slc|data|mioen|out[11]~23_combout  & ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\my_slc|state_controller|State.S_25_2~q ),
	.datad(\my_slc|data|mioen|out[11]~23_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~12 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N27
dffeas \my_slc|data|MDR[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[11] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|data|MDR [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N25
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N22
cycloneive_lcell_comb \my_slc|data|MDR~13 (
// Equation(s):
// \my_slc|data|MDR~13_combout  = (\my_slc|data|mioen|out[12]~25_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|data|mioen|out[12]~25_combout ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~13 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y19_N23
dffeas \my_slc|data|MDR[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[12] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N17
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N8
cycloneive_lcell_comb \my_slc|data|MDR~14 (
// Equation(s):
// \my_slc|data|MDR~14_combout  = (\my_slc|data|mioen|out[13]~27_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|mioen|out[13]~27_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~14 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N9
dffeas \my_slc|data|MDR[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[13] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N27
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|data|MDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N16
cycloneive_lcell_comb \my_slc|data|MDR~15 (
// Equation(s):
// \my_slc|data|MDR~15_combout  = (\my_slc|data|mioen|out[14]~29_combout  & ((\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_33_2~q ))))

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(\my_slc|state_controller|State.S_23~q ),
	.datac(\my_slc|data|mioen|out[14]~29_combout ),
	.datad(\my_slc|state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~15 .lut_mask = 16'hF0E0;
defparam \my_slc|data|MDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N17
dffeas \my_slc|data|MDR[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[14] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|data|MDR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N23
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N18
cycloneive_lcell_comb \my_slc|data|MDR~16 (
// Equation(s):
// \my_slc|data|MDR~16_combout  = (\my_slc|state_controller|WideOr21~0_combout  & (!\my_slc|state_controller|Mem_WE~0_combout  & (\my_slc|data|mioen|out[15]~30_combout ))) # (!\my_slc|state_controller|WideOr21~0_combout  & 
// (((\my_slc|data|BUSMUX|bus[15]~99_combout ))))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|state_controller|Mem_WE~0_combout ),
	.datac(\my_slc|data|mioen|out[15]~30_combout ),
	.datad(\my_slc|data|BUSMUX|bus[15]~99_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~16 .lut_mask = 16'h7520;
defparam \my_slc|data|MDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N0
cycloneive_lcell_comb \my_slc|data|MDR~17 (
// Equation(s):
// \my_slc|data|MDR~17_combout  = (\my_slc|data|MDR~16_combout  & ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_2~q ) # (\my_slc|state_controller|State.S_23~q ))))

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|data|MDR~16_combout ),
	.cin(gnd),
	.combout(\my_slc|data|MDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|MDR~17 .lut_mask = 16'hFE00;
defparam \my_slc|data|MDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N1
dffeas \my_slc|data|MDR[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|MDR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|MDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|MDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|MDR[15] .is_wysiwyg = "true";
defparam \my_slc|data|MDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|data|MDR [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N25
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneive_lcell_comb \my_slc|data|IR_out~0 (
// Equation(s):
// \my_slc|data|IR_out~0_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[0]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[0]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~0 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N17
dffeas \my_slc|data|IR_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[0] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneive_lcell_comb \my_slc|data|IR_out~2 (
// Equation(s):
// \my_slc|data|IR_out~2_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[1]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[1]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~2 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N19
dffeas \my_slc|data|IR_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[1] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \my_slc|data|IR_out~3 (
// Equation(s):
// \my_slc|data|IR_out~3_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[2]~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[2]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~3 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N25
dffeas \my_slc|data|IR_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[2] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneive_lcell_comb \my_slc|data|IR_out~4 (
// Equation(s):
// \my_slc|data|IR_out~4_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|data|BUSMUX|bus[3]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|data|BUSMUX|bus[3]~39_combout ),
	.cin(gnd),
	.combout(\my_slc|data|IR_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|data|IR_out~4 .lut_mask = 16'hF000;
defparam \my_slc|data|IR_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N25
dffeas \my_slc|data|IR_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|data|IR_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|data|IR_out[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|data|IR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|data|IR_out[3] .is_wysiwyg = "true";
defparam \my_slc|data|IR_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \my_slc|data|MDR [2])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[0]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[0]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )))) # (!\Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_16_2~q ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0]~18 .lut_mask = 16'hFB33;
defparam \my_slc|memory_subsystem|hex_data[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N19
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\my_slc|data|MDR [0] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|data|MDR [0]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N29
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\Reset~input_o  & \my_slc|data|MDR [1])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [1]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N5
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\Reset~input_o  & \my_slc|data|MDR [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|data|MDR [3]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N19
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] $ (!\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (!\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h4806;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2])))) # 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] & !\my_slc|memory_subsystem|hex_data [3])))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0])) # (!\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [0] & 
// \my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (((\my_slc|memory_subsystem|hex_data [0] & !\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// ((!\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0]) # (\my_slc|memory_subsystem|hex_data [1]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [1])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\my_slc|data|MDR [7] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|data|MDR [7]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N7
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\Reset~input_o  & \my_slc|data|MDR [5])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [5]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N3
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\Reset~input_o  & \my_slc|data|MDR [6])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N9
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\Reset~input_o  & \my_slc|data|MDR [4])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [4]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N29
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h2910;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5])) # (!\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [6]))))) # 
// (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [6] & !\my_slc|memory_subsystem|hex_data [4])))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & 
// !\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'hC118;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7])) # (!\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4])))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h5710;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4]) # (!\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [5] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (!\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h6504;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [7]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [6]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\Reset~input_o  & \my_slc|data|MDR [10])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|data|MDR [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N13
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|data|MDR [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|data|MDR [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\Reset~input_o  & \my_slc|data|MDR [11])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [11]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N31
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\Reset~input_o  & \my_slc|data|MDR [8])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|data|MDR [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N25
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N20
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9] $ (!\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N6
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] 
// & (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & !\my_slc|memory_subsystem|hex_data [8])))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (((!\my_slc|memory_subsystem|hex_data [11] & \my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N22
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [11])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\Reset~input_o  & \my_slc|data|MDR [14])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [14]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N9
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \my_slc|data|MDR [12])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|data|MDR [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N13
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\my_slc|data|MDR [13] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|data|MDR [13]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N3
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\Reset~input_o  & \my_slc|data|MDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|data|MDR [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N7
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N4
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [12] $ (!\my_slc|memory_subsystem|hex_data [15])))) # (!\my_slc|memory_subsystem|hex_data [14] 
// & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (!\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4806;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N26
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data 
// [14])))) # (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] $ (\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] & !\my_slc|memory_subsystem|hex_data [15])))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N10
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12])) # (!\my_slc|memory_subsystem|hex_data [14] & (!\my_slc|memory_subsystem|hex_data [12] & 
// \my_slc|memory_subsystem|hex_data [15])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (((\my_slc|memory_subsystem|hex_data [12] & !\my_slc|memory_subsystem|hex_data [15])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & ((!\my_slc|memory_subsystem|hex_data [15]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [15])))) # (!\my_slc|memory_subsystem|hex_data [14] & 
// (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12]) # (\my_slc|memory_subsystem|hex_data [13]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y8_N24
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [12]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N8
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|data|PC_out [2] & (!\my_slc|data|PC_out [1] & (\my_slc|data|PC_out [0] $ (!\my_slc|data|PC_out [3])))) # (!\my_slc|data|PC_out [2] & (\my_slc|data|PC_out [0] & (\my_slc|data|PC_out [3] $ 
// (!\my_slc|data|PC_out [1]))))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h2086;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N22
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|data|PC_out [3] & ((\my_slc|data|PC_out [0] & ((\my_slc|data|PC_out [1]))) # (!\my_slc|data|PC_out [0] & (\my_slc|data|PC_out [2])))) # (!\my_slc|data|PC_out [3] & (\my_slc|data|PC_out [2] & 
// (\my_slc|data|PC_out [0] $ (\my_slc|data|PC_out [1]))))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|data|PC_out [2] & (\my_slc|data|PC_out [3] & ((\my_slc|data|PC_out [1]) # (!\my_slc|data|PC_out [0])))) # (!\my_slc|data|PC_out [2] & (!\my_slc|data|PC_out [0] & (!\my_slc|data|PC_out [3] & 
// \my_slc|data|PC_out [1])))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hC140;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N10
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|data|PC_out [1] & ((\my_slc|data|PC_out [0] & (\my_slc|data|PC_out [2])) # (!\my_slc|data|PC_out [0] & (!\my_slc|data|PC_out [2] & \my_slc|data|PC_out [3])))) # (!\my_slc|data|PC_out [1] & 
// (!\my_slc|data|PC_out [3] & (\my_slc|data|PC_out [0] $ (\my_slc|data|PC_out [2]))))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|data|PC_out [1] & (\my_slc|data|PC_out [0] & ((!\my_slc|data|PC_out [3])))) # (!\my_slc|data|PC_out [1] & ((\my_slc|data|PC_out [2] & ((!\my_slc|data|PC_out [3]))) # (!\my_slc|data|PC_out [2] & 
// (\my_slc|data|PC_out [0]))))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|data|PC_out [0] & (\my_slc|data|PC_out [3] $ (((\my_slc|data|PC_out [1]) # (!\my_slc|data|PC_out [2]))))) # (!\my_slc|data|PC_out [0] & (!\my_slc|data|PC_out [2] & (!\my_slc|data|PC_out [3] & 
// \my_slc|data|PC_out [1])))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h0B82;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N16
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|data|PC_out [0] & ((\my_slc|data|PC_out [3]) # (\my_slc|data|PC_out [2] $ (\my_slc|data|PC_out [1])))) # (!\my_slc|data|PC_out [0] & ((\my_slc|data|PC_out [1]) # (\my_slc|data|PC_out [2] $ 
// (\my_slc|data|PC_out [3]))))

	.dataa(\my_slc|data|PC_out [0]),
	.datab(\my_slc|data|PC_out [2]),
	.datac(\my_slc|data|PC_out [3]),
	.datad(\my_slc|data|PC_out [1]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N20
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|data|PC_out [6] & (!\my_slc|data|PC_out [5] & (\my_slc|data|PC_out [4] $ (!\my_slc|data|PC_out [7])))) # (!\my_slc|data|PC_out [6] & (\my_slc|data|PC_out [4] & (\my_slc|data|PC_out [5] $ 
// (!\my_slc|data|PC_out [7]))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [6]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2806;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|data|PC_out [7] & ((\my_slc|data|PC_out [4] & (\my_slc|data|PC_out [5])) # (!\my_slc|data|PC_out [4] & ((\my_slc|data|PC_out [6]))))) # (!\my_slc|data|PC_out [7] & (\my_slc|data|PC_out [6] & 
// (\my_slc|data|PC_out [4] $ (\my_slc|data|PC_out [5]))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hD680;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N14
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|data|PC_out [7] & (\my_slc|data|PC_out [6] & ((\my_slc|data|PC_out [5]) # (!\my_slc|data|PC_out [4])))) # (!\my_slc|data|PC_out [7] & (!\my_slc|data|PC_out [4] & (\my_slc|data|PC_out [5] & 
// !\my_slc|data|PC_out [6])))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'hC410;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N12
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|data|PC_out [5] & ((\my_slc|data|PC_out [4] & ((\my_slc|data|PC_out [6]))) # (!\my_slc|data|PC_out [4] & (\my_slc|data|PC_out [7] & !\my_slc|data|PC_out [6])))) # (!\my_slc|data|PC_out [5] & 
// (!\my_slc|data|PC_out [7] & (\my_slc|data|PC_out [4] $ (\my_slc|data|PC_out [6]))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'hA142;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N2
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|data|PC_out [5] & (\my_slc|data|PC_out [4] & ((!\my_slc|data|PC_out [7])))) # (!\my_slc|data|PC_out [5] & ((\my_slc|data|PC_out [6] & ((!\my_slc|data|PC_out [7]))) # (!\my_slc|data|PC_out [6] & 
// (\my_slc|data|PC_out [4]))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [6]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h02AE;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y20_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|data|PC_out [4] & (\my_slc|data|PC_out [7] $ (((\my_slc|data|PC_out [5]) # (!\my_slc|data|PC_out [6]))))) # (!\my_slc|data|PC_out [4] & (!\my_slc|data|PC_out [6] & (\my_slc|data|PC_out [5] & 
// !\my_slc|data|PC_out [7])))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [6]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h08B2;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|data|PC_out [4] & ((\my_slc|data|PC_out [7]) # (\my_slc|data|PC_out [5] $ (\my_slc|data|PC_out [6])))) # (!\my_slc|data|PC_out [4] & ((\my_slc|data|PC_out [5]) # (\my_slc|data|PC_out [7] $ 
// (\my_slc|data|PC_out [6]))))

	.dataa(\my_slc|data|PC_out [4]),
	.datab(\my_slc|data|PC_out [7]),
	.datac(\my_slc|data|PC_out [5]),
	.datad(\my_slc|data|PC_out [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|data|PC_out [10] & (!\my_slc|data|PC_out [9] & (\my_slc|data|PC_out [11] $ (!\my_slc|data|PC_out [8])))) # (!\my_slc|data|PC_out [10] & (\my_slc|data|PC_out [8] & (\my_slc|data|PC_out [9] $ 
// (!\my_slc|data|PC_out [11]))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|data|PC_out [9] & ((\my_slc|data|PC_out [8] & ((\my_slc|data|PC_out [11]))) # (!\my_slc|data|PC_out [8] & (\my_slc|data|PC_out [10])))) # (!\my_slc|data|PC_out [9] & (\my_slc|data|PC_out [10] & 
// (\my_slc|data|PC_out [11] $ (\my_slc|data|PC_out [8]))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|data|PC_out [10] & (\my_slc|data|PC_out [11] & ((\my_slc|data|PC_out [9]) # (!\my_slc|data|PC_out [8])))) # (!\my_slc|data|PC_out [10] & (\my_slc|data|PC_out [9] & (!\my_slc|data|PC_out [11] & 
// !\my_slc|data|PC_out [8])))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|data|PC_out [9] & ((\my_slc|data|PC_out [10] & ((\my_slc|data|PC_out [8]))) # (!\my_slc|data|PC_out [10] & (\my_slc|data|PC_out [11] & !\my_slc|data|PC_out [8])))) # (!\my_slc|data|PC_out [9] & 
// (!\my_slc|data|PC_out [11] & (\my_slc|data|PC_out [10] $ (\my_slc|data|PC_out [8]))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|data|PC_out [9] & (((!\my_slc|data|PC_out [11] & \my_slc|data|PC_out [8])))) # (!\my_slc|data|PC_out [9] & ((\my_slc|data|PC_out [10] & (!\my_slc|data|PC_out [11])) # (!\my_slc|data|PC_out [10] & 
// ((\my_slc|data|PC_out [8])))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|data|PC_out [10] & (\my_slc|data|PC_out [8] & (\my_slc|data|PC_out [9] $ (\my_slc|data|PC_out [11])))) # (!\my_slc|data|PC_out [10] & (!\my_slc|data|PC_out [11] & ((\my_slc|data|PC_out [9]) # 
// (\my_slc|data|PC_out [8]))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|data|PC_out [8] & ((\my_slc|data|PC_out [11]) # (\my_slc|data|PC_out [10] $ (\my_slc|data|PC_out [9])))) # (!\my_slc|data|PC_out [8] & ((\my_slc|data|PC_out [9]) # (\my_slc|data|PC_out [10] $ 
// (\my_slc|data|PC_out [11]))))

	.dataa(\my_slc|data|PC_out [10]),
	.datab(\my_slc|data|PC_out [9]),
	.datac(\my_slc|data|PC_out [11]),
	.datad(\my_slc|data|PC_out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N20
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|data|PC_out [15] & (\my_slc|data|PC_out [12] & (\my_slc|data|PC_out [14] $ (\my_slc|data|PC_out [13])))) # (!\my_slc|data|PC_out [15] & (!\my_slc|data|PC_out [13] & (\my_slc|data|PC_out [14] $ 
// (\my_slc|data|PC_out [12]))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h2094;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N6
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|data|PC_out [15] & ((\my_slc|data|PC_out [12] & ((\my_slc|data|PC_out [13]))) # (!\my_slc|data|PC_out [12] & (\my_slc|data|PC_out [14])))) # (!\my_slc|data|PC_out [15] & (\my_slc|data|PC_out [14] & 
// (\my_slc|data|PC_out [12] $ (\my_slc|data|PC_out [13]))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hAC48;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|data|PC_out [15] & (\my_slc|data|PC_out [14] & ((\my_slc|data|PC_out [13]) # (!\my_slc|data|PC_out [12])))) # (!\my_slc|data|PC_out [15] & (!\my_slc|data|PC_out [14] & (!\my_slc|data|PC_out [12] & 
// \my_slc|data|PC_out [13])))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'h8908;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|data|PC_out [13] & ((\my_slc|data|PC_out [14] & ((\my_slc|data|PC_out [12]))) # (!\my_slc|data|PC_out [14] & (\my_slc|data|PC_out [15] & !\my_slc|data|PC_out [12])))) # (!\my_slc|data|PC_out [13] & 
// (!\my_slc|data|PC_out [15] & (\my_slc|data|PC_out [14] $ (\my_slc|data|PC_out [12]))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'hC214;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N24
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|data|PC_out [13] & (!\my_slc|data|PC_out [15] & ((\my_slc|data|PC_out [12])))) # (!\my_slc|data|PC_out [13] & ((\my_slc|data|PC_out [14] & (!\my_slc|data|PC_out [15])) # (!\my_slc|data|PC_out [14] & 
// ((\my_slc|data|PC_out [12])))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h5074;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|data|PC_out [14] & (\my_slc|data|PC_out [12] & (\my_slc|data|PC_out [15] $ (\my_slc|data|PC_out [13])))) # (!\my_slc|data|PC_out [14] & (!\my_slc|data|PC_out [15] & ((\my_slc|data|PC_out [12]) # 
// (\my_slc|data|PC_out [13]))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h5190;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|data|PC_out [12] & ((\my_slc|data|PC_out [15]) # (\my_slc|data|PC_out [14] $ (\my_slc|data|PC_out [13])))) # (!\my_slc|data|PC_out [12] & ((\my_slc|data|PC_out [13]) # (\my_slc|data|PC_out [15] $ 
// (\my_slc|data|PC_out [14]))))

	.dataa(\my_slc|data|PC_out [15]),
	.datab(\my_slc|data|PC_out [14]),
	.datac(\my_slc|data|PC_out [12]),
	.datad(\my_slc|data|PC_out [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
