Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 26 19:42:51 2019
| Host         : DIGITAL-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file debounce_top_control_sets_placed.rpt
| Design       : debounce_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+----------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | db1/counter_reg[15] | btnd_IBUF            |                4 |             16 |
|  clk_IBUF_BUFG | counterB[0]_i_1_n_0 | btnd_IBUF            |                4 |             16 |
|  clk_IBUF_BUFG |                     | db1/timer[0]_i_1_n_0 |                5 |             19 |
|  clk_IBUF_BUFG |                     |                      |                9 |             22 |
+----------------+---------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     4 |
+--------+-----------------------+


