2024-04-27 23:31:06.793089: I tensorflow/core/platform/cpu_feature_guard.cc:210] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.
To enable the following instructions: AVX2 FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.
#           time             counts unit events
     1.001072414     22,959,363,371      cycles                                                                  (82.35%)
     1.001072414     19,630,908,315      instructions                     #    0.86  insn per cycle              (82.37%)
     1.001072414        402,226,831      cache-references                                                        (83.18%)
     1.001072414         74,612,367      cache-misses                     #   18.55% of all cache refs           (85.17%)
     1.001072414      4,100,259,993      branches                                                                (84.62%)
     1.001072414        472,234,545      branch-misses                    #   11.52% of all branches             (82.38%)
2024-04-27 23:31:07.311665: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT
     2.002528585      4,510,826,656      cycles                                                                  (83.40%)
     2.002528585      6,063,309,068      instructions                     #    1.34  insn per cycle              (83.07%)
     2.002528585        290,006,103      cache-references                                                        (83.37%)
     2.002528585         54,918,430      cache-misses                     #   18.94% of all cache refs           (83.38%)
     2.002528585      1,121,153,826      branches                                                                (83.46%)
     2.002528585         36,344,967      branch-misses                    #    3.24% of all branches             (83.40%)
Training completed. Training time: 0.00 seconds
     2.505201610      2,275,252,032      cycles                                                                  (83.42%)
     2.505201610      2,943,086,952      instructions                     #    1.29  insn per cycle              (83.70%)
     2.505201610         88,605,290      cache-references                                                        (83.74%)
     2.505201610         24,347,372      cache-misses                     #   27.48% of all cache refs           (84.12%)
     2.505201610        603,281,785      branches                                                                (83.31%)
     2.505201610          6,745,983      branch-misses                    #    1.12% of all branches             (82.74%)
