/*
 * Copyright (c) 2015 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This file contains clocks of Exynos7880.
 */

#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/of.h>
#include <linux/of_address.h>


#include <dt-bindings/clock/exynos7880.h>

#include "clk.h"
#include "clk-cpu.h"
#include "clk-pll.h"
#include "S5E7880-cmusfr.h"

/* fixed rate clocks generated outside the soc */
static struct samsung_fixed_rate_clock exynos7880_fixed_rate_ext_clks[] __initconst = {
	FRATE(0, "fin_pll", NULL, 0, 26000000),
};

static struct of_device_id ext_clk_match[] __initdata = {
	{ .compatible = "samsung,exynos7880-oscclk", .data = (void *)0, },
};

static const struct samsung_fixed_rate_clock fsys_fixed_clks[] __initconst = {
	FRATE(OSCCLK, OSCCLK, NULL,	0, 26 * MHZ);
    FRATE(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0, CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0, OSCCLK, 0, 188 * MHZ);
    FRATE(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0, CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0, OSCCLK, 0, 20 * MHZ);
    FRATE(CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1, CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1, OSCCLK, 0, 188 * MHZ);
    FRATE(CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1, CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1, OSCCLK, 0, 20 * MHZ);
    FRATE(CLKIO_DISPAUD_AUDIOCDCLK0, CLKIO_DISPAUD_AUDIOCDCLK0, OSCCLK, 0, 30 * MHZ);
    FRATE(CLKIO_DISPAUD_MIXER_SCLK_AP, CLKIO_DISPAUD_MIXER_SCLK_AP, OSCCLK, 0, 30 * MHZ);
    FRATE(CLKIO_DISPAUD_MIXER_BCLK_BT, CLKIO_DISPAUD_MIXER_BCLK_BT, OSCCLK, 0, 30 * MHZ);
    FRATE(CLKIO_DISPAUD_MIXER_BCLK_CP, CLKIO_DISPAUD_MIXER_BCLK_CP, OSCCLK, 0, 30 * MHZ);
    FRATE(CLKIO_DISPAUD_MIXER_BCLK_FM, CLKIO_DISPAUD_MIXER_BCLK_FM, OSCCLK, 0, 30 * MHZ); // SW platform Multimedia member should update this freqs.
    FRATE(CLKPHY_FSYS_USB20DRD_PHYCLOCK, CLKPHY_FSYS_USB20DRD_PHYCLOCK, OSCCLK, 0, 60 * MHZ);
    FRATE(CLKPHY_FSYS_UFS_TX0_SYMBOL, CLKPHY_FSYS_UFS_TX0_SYMBOL, OSCCLK, 0, 300 * MHZ);
    FRATE(CLKPHY_FSYS_UFS_RX0_SYMBOL, CLKPHY_FSYS_UFS_RX0_SYMBOL, OSCCLK, 0, 300 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS0_S4, CLKPHY_ISP_S_RXBYTECLKHS0_S4, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS1_S4, CLKPHY_ISP_S_RXBYTECLKHS1_S4, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS2_S4, CLKPHY_ISP_S_RXBYTECLKHS2_S4, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS3_S4, CLKPHY_ISP_S_RXBYTECLKHS3_S4, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS0_S4S, CLKPHY_ISP_S_RXBYTECLKHS0_S4S, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS1_S4S, CLKPHY_ISP_S_RXBYTECLKHS1_S4S, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS2_S4S, CLKPHY_ISP_S_RXBYTECLKHS2_S4S, OSCCLK, 0, 264 * MHZ);
    FRATE(CLKPHY_ISP_S_RXBYTECLKHS3_S4S, CLKPHY_ISP_S_RXBYTECLKHS3_S4S, OSCCLK, 0, 264 * MHZ);
}

static const struct samsung_gate_clock gscl_gate_clks[] __initconst = {
	GATE(CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK, CCORE_GATE_CLK_CCORE_UID_NOC_REFCLK_GEN_IPCLKPORT_I_OSC_CLK, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_I_OSC_SYS, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK, CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE, CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_CLK__PMU_CCORE, OSCCLK, CLK_ENABLE_CLK_CCORE_OSCCLK, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_1_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 18, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_XIU_D_CCORE_0_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 17, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 16, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 15, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 14, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 13, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 12, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 11, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CPNP, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 10, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD1_DMC1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_BUSD0_DMC0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, CLK_ENABLE_CLK_CCORE_BUSD, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_GNSS_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, QCH_CTRL_UID_ASYNCM_LH_GNSS_CCORE_D_CP, 0); // Qch for GN, 0, 0SS
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCM_LH_CP_CCORE_D_CP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSD, QCH_CTRL_UID_ASYNCM_LH_CP_CCORE_D_CP, 0); // Qch for , 0, 0CP
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CCOREP, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 13, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK, CCORE_GATE_CLK_CCORE_UID_VT_MON_APB_IPCLKPORT_I_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 12, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV, CCORE_GATE_CLK_CCORE_UID_CCORE_D_CP_IPCLKPORT_PCLK_CCORE_CPND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 11, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV, CCORE_GATE_CLK_CCORE_UID_CCORE_D_RT_IPCLKPORT_PCLK_CCORE_RTND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 10, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV, CCORE_GATE_CLK_CCORE_UID_CCORE_D_NRT_IPCLKPORT_PCLK_CCORE_NRTND_SRV, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 8, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 7, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_GNSS_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 6, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_RT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 5, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC1_NRT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 4, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_CP_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_RT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_PPMU_DMC0_NRT_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_0, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_GNSS_IPCLKPORT_PCLK_Mailbox, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 25, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 24, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S1, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 23, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0, CCORE_GATE_CLK_CCORE_UID_WRAP_ADC_IF_IPCLKPORT_PCLK_S0, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 22, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_GPIO_CCORE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 21, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_SYSREG_CCORE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 20, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK, CCORE_GATE_CLK_CCORE_UID_PMU_CCORE_IPCLKPORT_I_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 19, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_CCORE_CSSYS_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 18, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 17, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKS, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 16, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK, CCORE_GATE_CLK_CCORE_UID_SFRIF_PMU_ALIVE_IPCLKPORT_PCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 15, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK, CCORE_GATE_CLK_CCORE_UID_AHB2APB_BUS_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 14, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE2_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 13, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE1_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 12, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK, CCORE_GATE_CLK_CCORE_UID_AHB2APB_CCORE0_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 11, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK, CCORE_GATE_CLK_CCORE_UID_AHB_BRIDGE_CCORE_IPCLKPORT_HCLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 10, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 9, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MIF0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 8, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_PERI_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 7, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_G3D_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 5, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_MFCMSCL_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 4, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_DISPAUD_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_ISP_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_CPUCL0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_1, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_Mailbox_S, CCORE_DIV_CLK_CCORE_APB, CLK_ENABLE_CLK_CCORE_APB_SECURE_MODAPIF, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 11, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK, CCORE_GATE_CLK_CCORE_UID_CPU1_MO_MON_IPCLKPORT_I_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 10, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK, CCORE_GATE_CLK_CCORE_UID_CPU0_MO_MON_IPCLKPORT_I_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 9, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_ASYNCM_DBG_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 8, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL1_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 7, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCM_CPUCL0_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 6, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk, CCORE_GATE_CLK_CCORE_UID_UPSIZER_DBG_CCORE_D_CCI_IPCLKPORT_aclk, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 5, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC1_CPU_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_DMC0_CPU_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_QE_DMC1_CPU_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK, CCORE_GATE_CLK_CCORE_UID_QE_DMC0_CPU_IPCLKPORT_ACLK, CCORE_DIV_CLK_CCORE_CCI, CLK_ENABLE_CLK_CCORE_CCI, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK, CCORE_GATE_CLK_CCORE_UID_ASYNCS_LH_CCORE_P_FSYS_IPCLKPORT_I_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV, CCORE_GATE_CLK_CCORE_UID_CCORE_P_SFR_IPCLKPORT_ACLK_CCORENP_CORE_DIV, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK, CCORE_GATE_CLK_CCORE_UID_SYNC_INTC_SOC_IPCLKPORT_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK, CCORE_GATE_CLK_CCORE_UID_INTC_SOC_IPCLKPORT_CLK, CCORE_DIV_CLK_CCORE_BUSP, CLK_ENABLE_CLK_CCORE_BUSP, 0, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 6, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_1, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 5, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0, CCORE_GATE_CLK_CCORE_UID_MODAPIF_V1P5_CCORE_CP_IPCLKPORT_PCLK_HSI2C_BAT_0, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 4, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK, CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iTCLK, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 3, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK, CCORE_GATE_CLK_CCORE_UID_HSI2C_CCORE_IPCLKPORT_iPCLK, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 2, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_CP_IPCLKPORT_PCLKM, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 1, 0, 0);
    GATE(CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM, CCORE_GATE_CLK_CCORE_UID_ASYNCAPB_HSI2C_AP_IPCLKPORT_PCLKM, CCORE_DIV_CLK_CCORE_HSI2C, CLK_ENABLE_CLK_CCORE_HSI2C, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_CP_MEDIA_PLL, CCORE_GATE_CLKCMU_CP_MEDIA_PLL, CCORE_DIV_CLKCMU_CP_MEDIA_PLL, CLK_ENABLE_CLKCMU_CP_MEDIA_PLL, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_MIF_SWITCH, CCORE_GATE_CLKCMU_MIF_SWITCH, CCORE_DIV_CLKCMU_MIF_SWITCH, CLK_ENABLE_CLKCMU_MIF_SWITCH, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_CPUCL0_SWITCH, CCORE_GATE_CLKCMU_CPUCL0_SWITCH, CCORE_DIV_CLKCMU_CPUCL0_SWITCH, CLK_ENABLE_CLKCMU_CPUCL0_SWITCH, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_CPUCL1_SWITCH, CCORE_GATE_CLKCMU_CPUCL1_SWITCH, CCORE_DIV_CLKCMU_CPUCL1_SWITCH, CLK_ENABLE_CLKCMU_CPUCL1_SWITCH, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_G3D_SWITCH, CCORE_GATE_CLKCMU_G3D_SWITCH, CCORE_DIV_CLKCMU_G3D_SWITCH, CLK_ENABLE_CLKCMU_G3D_SWITCH, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_VRA, CCORE_GATE_CLKCMU_ISP_VRA, CCORE_DIV_CLKCMU_ISP_VRA, CLK_ENABLE_CLKCMU_ISP_VRA, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_CAM, CCORE_GATE_CLKCMU_ISP_CAM, CCORE_DIV_CLKCMU_ISP_CAM, CLK_ENABLE_CLKCMU_ISP_CAM, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_ISP, CCORE_GATE_CLKCMU_ISP_ISP, CCORE_DIV_CLKCMU_ISP_ISP, CLK_ENABLE_CLKCMU_ISP_ISP, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_DISPAUD_BUS, CCORE_GATE_CLKCMU_DISPAUD_BUS, CCORE_DIV_CLKCMU_DISPAUD_BUS, CLK_ENABLE_CLKCMU_DISPAUD_BUS, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, CLK_ENABLE_CLKCMU_DISPAUD_DECON_INT_VCLK, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_GATE_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, CLK_ENABLE_CLKCMU_DISPAUD_DECON_INT_ECLK, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_MFCMSCL_MSCL, CCORE_GATE_CLKCMU_MFCMSCL_MSCL, CCORE_DIV_CLKCMU_MFCMSCL_MSCL, CLK_ENABLE_CLKCMU_MFCMSCL_MSCL, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_MFCMSCL_MFC, CCORE_GATE_CLKCMU_MFCMSCL_MFC, CCORE_DIV_CLKCMU_MFCMSCL_MFC, CLK_ENABLE_CLKCMU_MFCMSCL_MFC, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_BUS, CCORE_GATE_CLKCMU_FSYS_BUS, CCORE_DIV_CLKCMU_FSYS_BUS, CLK_ENABLE_CLKCMU_FSYS_BUS, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_MMC0, CCORE_GATE_CLKCMU_FSYS_MMC0, CCORE_DIV_CLKCMU_FSYS_MMC0, CLK_ENABLE_CLKCMU_FSYS_MMC0, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_MMC1, CCORE_GATE_CLKCMU_FSYS_MMC1, CCORE_DIV_CLKCMU_FSYS_MMC1, CLK_ENABLE_CLKCMU_FSYS_MMC1, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_MMC2, CCORE_GATE_CLKCMU_FSYS_MMC2, CCORE_DIV_CLKCMU_FSYS_MMC2, CLK_ENABLE_CLKCMU_FSYS_MMC2, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO, CLK_ENABLE_CLKCMU_FSYS_UFSUNIPRO, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_ENABLE_CLKCMU_FSYS_UFSUNIPRO_CFG, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_ENABLE_CLKCMU_FSYS_USB20DRD_REFCLK, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_BUS, CCORE_GATE_CLKCMU_PERI_BUS, CCORE_DIV_CLKCMU_PERI_BUS, CLK_ENABLE_CLKCMU_PERI_BUS, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM, CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM, CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM, CLK_ENABLE_CLKCMU_PERI_UART_BTWIFIFM, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_UART_DEBUG, CCORE_GATE_CLKCMU_PERI_UART_DEBUG, CCORE_DIV_CLKCMU_PERI_UART_DEBUG, CLK_ENABLE_CLKCMU_PERI_UART_DEBUG, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_UART_SENSOR, CCORE_GATE_CLKCMU_PERI_UART_SENSOR, CCORE_DIV_CLKCMU_PERI_UART_SENSOR, CLK_ENABLE_CLKCMU_PERI_UART_SENSOR, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM, CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM, CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM, CLK_ENABLE_CLKCMU_PERI_SPI_FRONTFROM, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_SPI_REARFROM, CCORE_GATE_CLKCMU_PERI_SPI_REARFROM, CCORE_DIV_CLKCMU_PERI_SPI_REARFROM, CLK_ENABLE_CLKCMU_PERI_SPI_REARFROM, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_SPI_ESE, CCORE_GATE_CLKCMU_PERI_SPI_ESE, CCORE_DIV_CLKCMU_PERI_SPI_ESE, CLK_ENABLE_CLKCMU_PERI_SPI_ESE, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_ENABLE_CLKCMU_PERI_SPI_VOICEPROCESSOR, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB, CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB, CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB, CLK_ENABLE_CLKCMU_PERI_SPI_SENSORHUB, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_SENSOR0, CCORE_GATE_CLKCMU_ISP_SENSOR0, CCORE_DIV_CLKCMU_ISP_SENSOR0, CLK_ENABLE_CLKCMU_ISP_SENSOR0, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_SENSOR1, CCORE_GATE_CLKCMU_ISP_SENSOR1, CCORE_DIV_CLKCMU_ISP_SENSOR1, CLK_ENABLE_CLKCMU_ISP_SENSOR1, 0, 0, 0);
    GATE(CCORE_GATE_CLKCMU_ISP_SENSOR2, CCORE_GATE_CLKCMU_ISP_SENSOR2, CCORE_DIV_CLKCMU_ISP_SENSOR2, CLK_ENABLE_CLKCMU_ISP_SENSOR2, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK, CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CPUCL0_OSCCLK, 1, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0, CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_CLK__PMU_CPUCL0, OSCCLK, CLK_ENABLE_CLK_CPUCL0_OSCCLK, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_D_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_ACLK, CLK_ENABLE_CLK_CPUCL0_ACLK, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GATE_CLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 5, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK, CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 4, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_GATE_CLK_CPUCL0_UID_PMU_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 3, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 2, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK, CPUCL0_GATE_CLK_CPUCL0_UID_BUSP1_CPUCL0_IPCLKPORT_ACLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 1, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CLK_ENABLE_CLK_CPUCL0_PCLK, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK, CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_ATCLK, CPUCL0_DIV_CLK_CPUCL0_ATCLK, CLK_ENABLE_CLK_CPUCL0_ATCLK, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk, CPUCL0_GATE_CLK_CPUCL0_UID_SECJTAG_IPCLKPORT_i_clk, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 6, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG, CPUCL0_GATE_CLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 5, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_GATE_CLK_CPUCL0_UID_DBG_MUX_CPUCL0_IPCLKPORT_I_CLK, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 4, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG, CPUCL0_GATE_CLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 3, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_CSSYS_DBG_IPCLKPORT_PCLKS, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 2, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCS_T_CSSYS_DBG_IPCLKPORT_ACLK, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 1, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL0_GATE_CLK_CPUCL0_UID_ASYNCM_P_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CLK_ENABLE_CLK_CPUCL0_PCLKDBG, 0, 0, 0);
    GATE(CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL0_GATE_CLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL0_DIV_CLK_CPUCL0_HPM, CLK_ENABLE_CLK_CPUCL0_HPM, 0, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK, CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_CPUCL1_OSCCLK, 1, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1, CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_CLK__PMU_CPUCL1, OSCCLK, CLK_ENABLE_CLK_CPUCL1_OSCCLK, 0, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCS_D_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_ACLK, CLK_ENABLE_CLK_CPUCL1_ACLK, 0, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, CPUCL1_GATE_CLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 5, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK, CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 4, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_GATE_CLK_CPUCL1_UID_PMU_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 3, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 2, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK, CPUCL1_GATE_CLK_CPUCL1_UID_BUSP1_CPUCL1_IPCLKPORT_ACLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 1, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_P_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CLK_ENABLE_CLK_CPUCL1_PCLK, 0, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG, CPUCL1_GATE_CLK_CPUCL1_UID_DUMP_PC_CPUCL1_IPCLKPORT_I_PCLKDBG, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 2, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_GATE_CLK_CPUCL1_UID_DBG_MUX_CPUCL1_IPCLKPORT_I_CLK, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 1, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL1_GATE_CLK_CPUCL1_UID_ASYNCM_CSSYS_DBG_IPCLKPORT_PCLKM, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CLK_ENABLE_CLK_CPUCL1_PCLKDBG, 0, 0, 0);
    GATE(CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL1_GATE_CLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_I_HPM_TARGETCLK_C, CPUCL1_DIV_CLK_CPUCL1_HPM, CLK_ENABLE_CLK_CPUCL1_HPM, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_OSCCLK, OSCCLK, CLK_ENABLE_CLK_DISPAUD_OSCCLK, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_PPMU, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 3, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_DISP, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 2, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_BUS, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD_AMP, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 3, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_AUD, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 2, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB_DISP, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 1, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB, DISPAUD_GATE_CLK_DISPAUD_UID_CLK_DISPAUD_APB, DISPAUD_DIV_CLK_DISPAUD_APB, CLK_ENABLE_CLK_DISPAUD_APB, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW, DISPAUD_GATE_CLK_DISPAUD_UID_CLKCMU_DISPAUD_BUS_CFW, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_ENABLE_CLK_DISPAUD_SECURE_CFW_DISP, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK, DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_VCLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK, CLK_ENABLE_CLK_DISPAUD_DECON_INT_VCLK, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK, DISPAUD_GATE_CLK_DISPAUD_UID_DECON_IPCLKPORT_I_ECLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK, CLK_ENABLE_CLK_DISPAUD_DECON_INT_ECLK, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS, 1, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_TXBYTECLKHS, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM1_IPCLKPORT_I_RXCLKESC0, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0, 1, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0, DISPAUD_GATE_CLK_DISPAUD_UID_DSIM0_IPCLKPORT_I_RXCLKESC0, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, CLK_ENABLE_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI, DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AMP_IPCLKPORT_I2SCODCLKI, DISPAUD_DIV_CLK_DISPAUD_MI2S, CLK_ENABLE_CLK_DISPAUD_MI2S, 1, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI, DISPAUD_GATE_CLK_DISPAUD_UID_MI2S_AUD_IPCLKPORT_I2SCODCLKI, DISPAUD_DIV_CLK_DISPAUD_MI2S, CLK_ENABLE_CLK_DISPAUD_MI2S, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK, DISPAUD_GATE_CLK_DISPAUD_UID_MIXER_AUD_IPCLKPORT_SYSCLK, DISPAUD_DIV_CLK_DISPAUD_MIXER, CLK_ENABLE_CLK_DISPAUD_MIXER, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_EXT2AUD_BCK_gpio_I2S, CLKIO_DISPAUD_MIXER_SCLK_AP, CLK_ENABLE_CLKIO_DISPAUD_MIXER_SCLK_AP, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_BT_IN, CLKIO_DISPAUD_MIXER_BCLK_BT, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_BT, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_CP2AUD_BCK, CLKIO_DISPAUD_MIXER_BCLK_CP, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_CP, 0, 0, 0);
    GATE(DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN, DISPAUD_GATE_CLK_DISPAUD_UID_CON_DISPAUD_IPCLKPORT_I_AUD_I2S_BCLK_FM_IN, CLKIO_DISPAUD_MIXER_BCLK_FM, CLK_ENABLE_CLKIO_DISPAUD_MIXER_BCLK_FM, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 4, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 3, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_OSCCLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 2, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK, FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 1, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS, FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_CLK__PMU_FSYS, OSCCLK, CLK_ENABLE_CLK_FSYS_OSCCLK, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk, FSYS_GATE_CLK_FSYS_UID_AXI_DS_SFR_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 26, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk, FSYS_GATE_CLK_FSYS_UID_AXI_DS_SROMC_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 25, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK, FSYS_GATE_CLK_FSYS_UID_BUSD1_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 24, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK, FSYS_GATE_CLK_FSYS_UID_BUSD0_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 23, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK, FSYS_GATE_CLK_FSYS_UID_BUSP0_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 22, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HCLK_USB20_CTRL, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 21, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_ACLK_HSDRD, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 20, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK, FSYS_GATE_CLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 19, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK, FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 18, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK, FSYS_GATE_CLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 17, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK, FSYS_GATE_CLK_FSYS_UID_PMU_FSYS_IPCLKPORT_I_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 16, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK, FSYS_GATE_CLK_FSYS_UID_ASYNCS_D_FSYS_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 15, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK, FSYS_GATE_CLK_FSYS_UID_ASYNCM_P_FSYS_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 14, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK, FSYS_GATE_CLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 13, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk, FSYS_GATE_CLK_FSYS_UID_UPSIZER_BUS1_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 12, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 11, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 10, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 9, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_I_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 8, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0, FSYS_GATE_CLK_FSYS_UID_PDMA0_IPCLKPORT_ACLK_PDMA0, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 7, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK, FSYS_GATE_CLK_FSYS_UID_SROMC_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 6, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk, FSYS_GATE_CLK_FSYS_UID_BR_BUSP1_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 5, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk, FSYS_GATE_CLK_FSYS_UID_BR_BUSP0_FSYS_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 4, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK, FSYS_GATE_CLK_FSYS_UID_BUSP5_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 3, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK, FSYS_GATE_CLK_FSYS_UID_BUSP3_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 2, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK, FSYS_GATE_CLK_FSYS_UID_BUSP2_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 1, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK, FSYS_GATE_CLK_FSYS_UID_BUSP1_FSYS_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK, FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_RTIC, 1, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK, FSYS_GATE_CLK_FSYS_UID_RTIC_IPCLKPORT_i_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_RTIC, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK, FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_PCLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_SSS, 1, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK, FSYS_GATE_CLK_FSYS_UID_SSS_IPCLKPORT_i_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_SSS, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1, FSYS_GATE_CLK_FSYS_UID_PDMA1_IPCLKPORT_ACLK_PDMA1, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_SECURE_PDMA1, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN, FSYS_GATE_CLK_FSYS_UID_MMC0_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC0, CLK_ENABLE_CLK_FSYS_MMC0, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN, FSYS_GATE_CLK_FSYS_UID_MMC1_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC1, CLK_ENABLE_CLK_FSYS_MMC1, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN, FSYS_GATE_CLK_FSYS_UID_MMC2_IPCLKPORT_SDCLKIN, CCORE_GATE_CLKCMU_FSYS_MMC2, CLK_ENABLE_CLK_FSYS_MMC2, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO, CLK_ENABLE_CLK_FSYS_UFSUNIPRO, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_CLK_UNIPRO_CFG, CCORE_GATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_ENABLE_CLK_FSYS_UFSUNIPRO_CFG, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_ref_clk, CCORE_GATE_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_ENABLE_CLK_FSYS_USB20DRD_REFCLK, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK, FSYS_GATE_CLK_FSYS_UID_USB20DRD_IPCLKPORT_HSDRD_PHYCLOCK, FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, CLK_ENABLE_CLKPHY_FSYS_USB20DRD_PHYCLOCK, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_TXCLK_CH0, FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, CLK_ENABLE_CLKPHY_FSYS_UFS_TX0_SYMBOL, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0, FSYS_GATE_CLK_FSYS_UID_UFS_TOP_IPCLKPORT_I_RXCLK_CH0, FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, CLK_ENABLE_CLKPHY_FSYS_UFS_RX0_SYMBOL, 0, 0, 0);
    GATE(FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK, FSYS_GATE_CLK_FSYS_UID_INTMEM_IPCLKPORT_ACLK, CCORE_GATE_CLKCMU_FSYS_BUS, CLK_ENABLE_CLK_FSYS_BUS_SECURE_INTMEM, 0, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK, G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_G3D_OSCCLK, 1, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D, G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_CLK__PMU_G3D, OSCCLK, CLK_ENABLE_CLK_G3D_OSCCLK, 0, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK, G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 8, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK, G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 7, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK, G3D_GATE_CLK_G3D_UID_G3D_IPCLKPORT_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 6, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk, G3D_GATE_CLK_G3D_UID_REGSLICE_D1_G3D_IPCLKPORT_aclk, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 5, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk, G3D_GATE_CLK_G3D_UID_REGSLICE_D0_G3D_IPCLKPORT_aclk, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 4, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK, G3D_GATE_CLK_G3D_UID_IXIU_D_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 3, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK, G3D_GATE_CLK_G3D_UID_ASYNCS_D1_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 2, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK, G3D_GATE_CLK_G3D_UID_ASYNCS_D0_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 1, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM, G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS, 0, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, G3D_GATE_CLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 6, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK, G3D_GATE_CLK_G3D_UID_QE_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 5, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK, G3D_GATE_CLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 4, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK, G3D_GATE_CLK_G3D_UID_PMU_G3D_IPCLKPORT_I_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 3, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK, G3D_GATE_CLK_G3D_UID_BUSP_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 2, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK, G3D_GATE_CLK_G3D_UID_ASYNCM_P_G3D_IPCLKPORT_I_CLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 1, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS, G3D_GATE_CLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKS, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB, 0, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK, G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_ACLK, G3D_DIV_CLK_G3D_BUS, CLK_ENABLE_CLK_G3D_BUS_SECURE_CFW_G3D, 0, 0, 0);
    GATE(G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK, G3D_GATE_CLK_G3D_UID_CFW_G3D_IPCLKPORT_PCLK, G3D_DIV_CLK_G3D_APB, CLK_ENABLE_CLK_G3D_APB_SECURE_CFW_G3D, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK, ISP_GATE_CLK_ISP_UID_CLK_ISP_OSCCLK, OSCCLK, CLK_ENABLE_CLK_ISP_OSCCLK, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA, ISP_GATE_CLK_ISP_UID_CLK_ISP_VRA, ISP_MUX_CLK_ISP_VRA, CLK_ENABLE_CLK_ISP_VRA, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_APB, ISP_GATE_CLK_ISP_UID_CLK_ISP_APB, ISP_DIV_CLK_ISP_APB, CLK_ENABLE_CLK_ISP_APB, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD_PPMU, ISP_MUX_CLK_ISP_ISPD, CLK_ENABLE_CLK_ISP_ISPD, 1, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISPD, ISP_MUX_CLK_ISP_ISPD, CLK_ENABLE_CLK_ISP_ISPD, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM, ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM, ISP_MUX_CLK_ISP_CAM, CLK_ENABLE_CLK_ISP_CAM, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF, ISP_GATE_CLK_ISP_UID_CLK_ISP_CAM_HALF, ISP_DIV_CLK_ISP_CAM_HALF, CLK_ENABLE_CLK_ISP_CAM_HALF, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP, ISP_GATE_CLK_ISP_UID_CLK_ISP_ISP, ISP_MUX_CLK_ISP_ISP, CLK_ENABLE_CLK_ISP_ISP, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS0_S4, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS1_S4, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS2_S4, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS3_S4, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS0_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS0_S4S, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS1_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS1_S4S, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS2_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS2_S4S, 0, 0, 0);
    GATE(ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S, ISP_GATE_CLK_ISP_UID_CLKPHY_ISP_S_RXBYTECLKHS3_S4S, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, CLK_ENABLE_CLKPHY_ISP_S_RXBYTECLKHS3_S4S, 0, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_OSCCLK, OSCCLK, CLK_ENABLE_CLK_MFCMSCL_OSCCLK, 0, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BI, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 3, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_POLY, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 2, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_JPEG, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 1, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MSCL_BUSD1, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_ENABLE_CLK_MFCMSCL_MSCL, 0, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_PPMU, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 2, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_BUSD0, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 1, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_MFC, 0, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLK_MFCMSCL_APB, MFCMSCL_DIV_CLK_MFCMSCL_APB, CLK_ENABLE_CLK_MFCMSCL_APB, 0, 0, 0);
    GATE(MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW, MFCMSCL_GATE_CLK_MFCMSCL_UID_CLKCMU_MFCMSCL_MFC_CFW, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, CLK_ENABLE_CLK_MFCMSCL_SECURE_CFW, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK, PERI_GATE_CLK_PERI_UID_TMU_G3D_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 6, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK, PERI_GATE_CLK_PERI_UID_TMU_CPUCL1_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 5, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK, PERI_GATE_CLK_PERI_UID_TMU_CPUCL0_IPCLKPORT_I_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 4, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK, PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 3, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK, PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_OSCCLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 2, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK, PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_OSCCLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 1, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI, PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_CLK__PMU_PERI, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK, PERI_GATE_CLK_PERI_UID_CHIPID_IPCLKPORT_CLK, OSCCLK, CLK_ENABLE_CLK_PERI_OSCCLK_SECURE_CHIPID, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0, PERI_GATE_CLK_PERI_UID_PWM_MOTOR_IPCLKPORT_i_PCLK_S0, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 29, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0, PERI_GATE_CLK_PERI_UID_PWM_LCD_IPCLKPORT_i_PCLK_S0, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 28, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK, PERI_GATE_CLK_PERI_UID_PMU_PERI_IPCLKPORT_I_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 27, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_MCT_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 26, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_SENSOR2_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 25, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_SENSOR1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 24, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_TSP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 23, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_TOUCHKEY_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 22, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_FUELGAUGE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 21, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_SPKAMP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 20, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_NFC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 19, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_MUIC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 18, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_I2C_IFPMIC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 17, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_FRONTCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 16, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_MAINCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 15, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_DEPTHCAM_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 14, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_FRONTSENSOR_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 13, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_REARAF_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 12, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK, PERI_GATE_CLK_PERI_UID_HSI2C_REARSENSOR_IPCLKPORT_iPCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 11, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_GPIO_TOUCH_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 10, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_GPIO_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 9, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_GPIO_NFC_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 8, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_GPIO_ESE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 7, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK, PERI_GATE_CLK_PERI_UID_BUSP1_PERIS1_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 6, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK, PERI_GATE_CLK_PERI_UID_BUSP1_PERIS0_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 5, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK, PERI_GATE_CLK_PERI_UID_BUSP1_PERIC1_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 4, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK, PERI_GATE_CLK_PERI_UID_BUSP1_PERIC0_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 3, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK, PERI_GATE_CLK_PERI_UID_BUSP_BR_PERIC_IPCLKPORT_HCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 2, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk, PERI_GATE_CLK_PERI_UID_AXI2AHB_MSD32_PERI_IPCLKPORT_aclk, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 1, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK, PERI_GATE_CLK_PERI_UID_ASYNCM_PERI_IPCLKPORT_I_CLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS0, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_WDT_CPUCL1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 14, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_WDT_CPUCL0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 13, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 12, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 11, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 10, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 9, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 8, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 7, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 6, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 5, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 4, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_G3D_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 3, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 2, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_TMU_CPUCL0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 1, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_GPIO_ALIVE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS1, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC10_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 10, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC9_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 9, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC8_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 8, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC7_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 7, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC6_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 6, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC5_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 5, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC4_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 4, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC3_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 3, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC2_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 2, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC1_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 1, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_TZPC0_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_TZPC, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_CHIPID_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_CHIPID, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_OTP_CON_TOP, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_RTC_ALIVE_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_RTC_ALIVE, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK, PERI_GATE_CLK_PERI_UID_SFRIF_RTC_TOP_IPCLKPORT_PCLK, CCORE_GATE_CLKCMU_PERI_BUS, CLK_ENABLE_CLK_PERI_BUS_SECURE_RTC_TOP, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK, PERI_GATE_CLK_PERI_UID_UART_BTWIFIFM_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_BTWIFIFM, CLK_ENABLE_CLK_PERI_UART_BTWIFIFM, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK, PERI_GATE_CLK_PERI_UID_UART_DEBUG_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_DEBUG, CLK_ENABLE_CLK_PERI_UART_DEBUG, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK, PERI_GATE_CLK_PERI_UID_UART_SENSOR_IPCLKPORT_EXT_UCLK, CCORE_GATE_CLKCMU_PERI_UART_SENSOR, CLK_ENABLE_CLK_PERI_UART_SENSOR, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK, PERI_GATE_CLK_PERI_UID_SPI_FRONTFROM_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_FRONTFROM, CLK_ENABLE_CLK_PERI_SPI_FRONTFROM, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK, PERI_GATE_CLK_PERI_UID_SPI_REARFROM_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_REARFROM, CLK_ENABLE_CLK_PERI_SPI_REARFROM, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK, PERI_GATE_CLK_PERI_UID_SPI_ESE_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_ESE, CLK_ENABLE_CLK_PERI_SPI_ESE, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK, PERI_GATE_CLK_PERI_UID_SPI_VOICEPROCESSOR_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_ENABLE_CLK_PERI_SPI_VOICEPROCESSOR, 0, 0, 0);
    GATE(PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK, PERI_GATE_CLK_PERI_UID_SPI_SENSORHUB_IPCLKPORT_SPI_EXT_CLK, CCORE_GATE_CLKCMU_PERI_SPI_SENSORHUB, CLK_ENABLE_CLK_PERI_SPI_SENSORHUB, 0, 0, 0);

    GATE(CCORE_MUXGATE_CLKCMU_ISP_VRA, CCORE_MUXGATE_CLKCMU_ISP_VRA,	0,	CLK_CON_MUX_CLKCMU_ISP_VRA,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_ISP_CAM, CCORE_MUXGATE_CLKCMU_ISP_CAM,	0,	CLK_CON_MUX_CLKCMU_ISP_CAM,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_ISP_ISP, CCORE_MUXGATE_CLKCMU_ISP_ISP,	0,	CLK_CON_MUX_CLKCMU_ISP_ISP,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_BUS, CCORE_MUXGATE_CLKCMU_DISPAUD_BUS,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_BUS,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_VCLK,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_MUXGATE_CLKCMU_DISPAUD_DECON_INT_ECLK,	0,	CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL, CCORE_MUXGATE_CLKCMU_MFCMSCL_MSCL,	0,	CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC, CCORE_MUXGATE_CLKCMU_MFCMSCL_MFC,	0,	CLK_CON_MUX_CLKCMU_MFCMSCL_MFC,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_BUS, CCORE_MUXGATE_CLKCMU_FSYS_BUS,	0,	CLK_CON_MUX_CLKCMU_FSYS_BUS,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC0, CCORE_MUXGATE_CLKCMU_FSYS_MMC0,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC0,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC1, CCORE_MUXGATE_CLKCMU_FSYS_MMC1,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC1,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_MMC2, CCORE_MUXGATE_CLKCMU_FSYS_MMC2,	0,	CLK_CON_MUX_CLKCMU_FSYS_MMC2,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO,	0,	CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_MUXGATE_CLKCMU_FSYS_UFSUNIPRO_CFG,	0,	CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_MUXGATE_CLKCMU_FSYS_USB20DRD_REFCLK,	0,	CLK_CON_MUX_CLKCMU_FSYS_USB20DRD_REFCLK,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_BUS, CCORE_MUXGATE_CLKCMU_PERI_BUS,	0,	CLK_CON_MUX_CLKCMU_PERI_BUS,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM, CCORE_MUXGATE_CLKCMU_PERI_UART_BTWIFIFM,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_BTWIFIFM,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG, CCORE_MUXGATE_CLKCMU_PERI_UART_DEBUG,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_DEBUG,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR, CCORE_MUXGATE_CLKCMU_PERI_UART_SENSOR,	0,	CLK_CON_MUX_CLKCMU_PERI_UART_SENSOR,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM, CCORE_MUXGATE_CLKCMU_PERI_SPI_FRONTFROM,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_FRONTFROM,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM, CCORE_MUXGATE_CLKCMU_PERI_SPI_REARFROM,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_REARFROM,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE, CCORE_MUXGATE_CLKCMU_PERI_SPI_ESE,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_ESE,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_MUXGATE_CLKCMU_PERI_SPI_VOICEPROCESSOR,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB, CCORE_MUXGATE_CLKCMU_PERI_SPI_SENSORHUB,	0,	CLK_CON_MUX_CLKCMU_PERI_SPI_SENSORHUB,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR0, CCORE_MUXGATE_CLKCMU_ISP_SENSOR0,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR0,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR1, CCORE_MUXGATE_CLKCMU_ISP_SENSOR1,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR1,	21, 0, 0);
    GATE(CCORE_MUXGATE_CLKCMU_ISP_SENSOR2, CCORE_MUXGATE_CLKCMU_ISP_SENSOR2,	0,	CLK_CON_MUX_CLKCMU_ISP_SENSOR2,	21, 0, 0);
};



static const struct samsung_div_clock top_div_clks[] __initconst = {
	DIV(CCORE_DIV_CLKCMU_MIF_SWITCH, CCORE_DIV_CLKCMU_MIF_SWITCH, CCORE_MUX_CLKCMU_MIF_SWITCH, CLK_CON_DIV_CLKCMU_MIF_SWITCH, 0, 2);
	DIV(CCORE_DIV_CLK_CCORE_BUSD, CCORE_DIV_CLK_CCORE_BUSD, CCORE_MUX_CLK_CCORE_BUSD, CLK_CON_DIV_CLK_CCORE_BUSD, 0, 4);
	DIV(CCORE_DIV_CLK_CCORE_APB, CCORE_DIV_CLK_CCORE_APB, CCORE_DIV_CLK_CCORE_BUSD, CLK_CON_DIV_CLK_CCORE_APB, 0, 2);
	DIV(CCORE_DIV_CLK_CCORE_CCI, CCORE_DIV_CLK_CCORE_CCI, CCORE_MUX_CLK_CCORE_CCI, CLK_CON_DIV_CLK_CCORE_CCI, 0, 4);
	DIV(CCORE_DIV_CLK_CCORE_BUSP, CCORE_DIV_CLK_CCORE_BUSP, CCORE_DIV_CLK_CCORE_CCI, CLK_CON_DIV_CLK_CCORE_BUSP, 0, 2);
	DIV(CCORE_DIV_CLK_CCORE_HSI2C, CCORE_DIV_CLK_CCORE_HSI2C, CCORE_FF_MUX_MEDIA_PLL_DIV2, CLK_CON_DIV_CLK_CCORE_HSI2C, 0, 4);
	DIV(CCORE_DIV_CLKCMU_CP_MEDIA_PLL, CCORE_DIV_CLKCMU_CP_MEDIA_PLL, CCORE_MUX_MEDIA_PLL, CLK_CON_DIV_CLKCMU_CP_MEDIA_PLL, 0, 4);
	DIV(CCORE_DIV_CLKCMU_CPUCL0_SWITCH, CCORE_DIV_CLKCMU_CPUCL0_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0, 2);
	DIV(CCORE_DIV_CLKCMU_CPUCL1_SWITCH, CCORE_DIV_CLKCMU_CPUCL1_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0, 2);
	DIV(CCORE_DIV_CLKCMU_G3D_SWITCH, CCORE_DIV_CLKCMU_G3D_SWITCH, CCORE_FF_MUX_BUS_PLL_DIV2, CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0, 2);
	DIV(CCORE_DIV_CLKCMU_ISP_VRA, CCORE_DIV_CLKCMU_ISP_VRA, CCORE_MUX_CLKCMU_ISP_VRA, CLK_CON_DIV_CLKCMU_ISP_VRA, 0, 4);
	DIV(CCORE_DIV_CLKCMU_ISP_CAM, CCORE_DIV_CLKCMU_ISP_CAM, CCORE_MUX_CLKCMU_ISP_CAM, CLK_CON_DIV_CLKCMU_ISP_CAM, 0, 4);
	DIV(CCORE_DIV_CLKCMU_ISP_ISP, CCORE_DIV_CLKCMU_ISP_ISP, CCORE_MUX_CLKCMU_ISP_ISP, CLK_CON_DIV_CLKCMU_ISP_ISP, 0, 4);
	DIV(CCORE_DIV_CLKCMU_DISPAUD_BUS, CCORE_DIV_CLKCMU_DISPAUD_BUS, CCORE_MUX_CLKCMU_DISPAUD_BUS, CLK_CON_DIV_CLKCMU_DISPAUD_BUS, 0, 4);
	DIV(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_VCLK, 0, 4);
	DIV(CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, CLK_CON_DIV_CLKCMU_DISPAUD_DECON_INT_ECLK, 0, 4);
	DIV(CCORE_DIV_CLKCMU_MFCMSCL_MSCL, CCORE_DIV_CLKCMU_MFCMSCL_MSCL, CCORE_MUX_CLKCMU_MFCMSCL_MSCL, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL, 0, 4);
	DIV(CCORE_DIV_CLKCMU_MFCMSCL_MFC, CCORE_DIV_CLKCMU_MFCMSCL_MFC, CCORE_MUX_CLKCMU_MFCMSCL_MFC, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC, 0, 4);
	DIV(CCORE_DIV_CLKCMU_FSYS_BUS, CCORE_DIV_CLKCMU_FSYS_BUS, CCORE_MUX_CLKCMU_FSYS_BUS, CLK_CON_DIV_CLKCMU_FSYS_BUS, 0, 4);
	DIV(CCORE_DIV_CLKCMU_FSYS_MMC0, CCORE_DIV_CLKCMU_FSYS_MMC0, CCORE_MUX_CLKCMU_FSYS_MMC0, CLK_CON_DIV_CLKCMU_FSYS_MMC0, 0, 10);
	DIV(CCORE_DIV_CLKCMU_FSYS_MMC1, CCORE_DIV_CLKCMU_FSYS_MMC1, CCORE_MUX_CLKCMU_FSYS_MMC1, CLK_CON_DIV_CLKCMU_FSYS_MMC1, 0, 10);
	DIV(CCORE_DIV_CLKCMU_FSYS_MMC2, CCORE_DIV_CLKCMU_FSYS_MMC2, CCORE_MUX_CLKCMU_FSYS_MMC2, CLK_CON_DIV_CLKCMU_FSYS_MMC2, 0, 10);
	DIV(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO, 0, 4);
	DIV(CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, CLK_CON_DIV_CLKCMU_FSYS_UFSUNIPRO_CFG, 0, 4);
	DIV(CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_REFCLK, 0, 4);
	DIV(CCORE_DIV_CLKCMU_PERI_BUS, CCORE_DIV_CLKCMU_PERI_BUS, CCORE_MUX_CLKCMU_PERI_BUS, CLK_CON_DIV_CLKCMU_PERI_BUS, 0, 4);
	DIV(CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM, CCORE_DIV_CLKCMU_PERI_UART_BTWIFIFM, CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM, CLK_CON_DIV_CLKCMU_PERI_UART_BTWIFIFM, 0, 4);
	DIV(CCORE_DIV_CLKCMU_PERI_UART_DEBUG, CCORE_DIV_CLKCMU_PERI_UART_DEBUG, CCORE_MUX_CLKCMU_PERI_UART_DEBUG, CLK_CON_DIV_CLKCMU_PERI_UART_DEBUG, 0, 4);
	DIV(CCORE_DIV_CLKCMU_PERI_UART_SENSOR, CCORE_DIV_CLKCMU_PERI_UART_SENSOR, CCORE_MUX_CLKCMU_PERI_UART_SENSOR, CLK_CON_DIV_CLKCMU_PERI_UART_SENSOR, 0, 4);
	DIV(CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM, CCORE_DIV_CLKCMU_PERI_SPI_FRONTFROM, CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM, CLK_CON_DIV_CLKCMU_PERI_SPI_FRONTFROM, 0, 6);
	DIV(CCORE_DIV_CLKCMU_PERI_SPI_REARFROM, CCORE_DIV_CLKCMU_PERI_SPI_REARFROM, CCORE_MUX_CLKCMU_PERI_SPI_REARFROM, CLK_CON_DIV_CLKCMU_PERI_SPI_REARFROM, 0, 6);
	DIV(CCORE_DIV_CLKCMU_PERI_SPI_ESE, CCORE_DIV_CLKCMU_PERI_SPI_ESE, CCORE_MUX_CLKCMU_PERI_SPI_ESE, CLK_CON_DIV_CLKCMU_PERI_SPI_ESE, 0, 6);
	DIV(CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, CLK_CON_DIV_CLKCMU_PERI_SPI_VOICEPROCESSOR, 0, 6);
	DIV(CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB, CCORE_DIV_CLKCMU_PERI_SPI_SENSORHUB, CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB, CLK_CON_DIV_CLKCMU_PERI_SPI_SENSORHUB, 0, 6);
	DIV(CCORE_DIV_CLKCMU_ISP_SENSOR0, CCORE_DIV_CLKCMU_ISP_SENSOR0, CCORE_MUX_CLKCMU_ISP_SENSOR0, CLK_CON_DIV_CLKCMU_ISP_SENSOR0, 0, 6);
	DIV(CCORE_DIV_CLKCMU_ISP_SENSOR1, CCORE_DIV_CLKCMU_ISP_SENSOR1, CCORE_MUX_CLKCMU_ISP_SENSOR1, CLK_CON_DIV_CLKCMU_ISP_SENSOR1, 0, 6);
	DIV(CCORE_DIV_CLKCMU_ISP_SENSOR2, CCORE_DIV_CLKCMU_ISP_SENSOR2, CCORE_MUX_CLKCMU_ISP_SENSOR2, CLK_CON_DIV_CLKCMU_ISP_SENSOR2, 0, 6);
	DIV(CPUCL0_DIV_CLK_CPUCL0_1, CPUCL0_DIV_CLK_CPUCL0_1, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_1, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_2, CPUCL0_DIV_CLK_CPUCL0_2, CPUCL0_DIV_CLK_CPUCL0_1, CLK_CON_DIV_CLK_CPUCL0_2, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_ACLK, CPUCL0_DIV_CLK_CPUCL0_ACLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_ACLK, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_PCLK, CPUCL0_DIV_CLK_CPUCL0_PCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_PCLK, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_ATCLK, CPUCL0_DIV_CLK_CPUCL0_ATCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_ATCLK, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_PCLKDBG, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_PCLKDBG, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_CNTCLK, CPUCL0_DIV_CLK_CPUCL0_CNTCLK, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_CNTCLK, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR, CPUCL0_DIV_CLK_CPUCL0_RUN_MONITOR, CPUCL0_DIV_CLK_CPUCL0_2, CLK_CON_DIV_CLK_CPUCL0_RUN_MONITOR, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_HPM, CPUCL0_DIV_CLK_CPUCL0_HPM, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_HPM, 0, 3);
	DIV(CPUCL0_DIV_CLK_CPUCL0_PLL, CPUCL0_DIV_CLK_CPUCL0_PLL, CPUCL0_MUX_CLK_CPUCL0, CLK_CON_DIV_CLK_CPUCL0_PLL, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_1, CPUCL1_DIV_CLK_CPUCL1_1, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_1, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_2, CPUCL1_DIV_CLK_CPUCL1_2, CPUCL1_DIV_CLK_CPUCL1_1, CLK_CON_DIV_CLK_CPUCL1_2, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_ACLK, CPUCL1_DIV_CLK_CPUCL1_ACLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_ACLK, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_PCLK, CPUCL1_DIV_CLK_CPUCL1_PCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_PCLK, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_ATCLK, CPUCL1_DIV_CLK_CPUCL1_ATCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_ATCLK, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CPUCL1_DIV_CLK_CPUCL1_PCLKDBG, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_PCLKDBG, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_CNTCLK, CPUCL1_DIV_CLK_CPUCL1_CNTCLK, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_CNTCLK, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR, CPUCL1_DIV_CLK_CPUCL1_RUN_MONITOR, CPUCL1_DIV_CLK_CPUCL1_2, CLK_CON_DIV_CLK_CPUCL1_RUN_MONITOR, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_HPM, CPUCL1_DIV_CLK_CPUCL1_HPM, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_HPM, 0, 3);
	DIV(CPUCL1_DIV_CLK_CPUCL1_PLL, CPUCL1_DIV_CLK_CPUCL1_PLL, CPUCL1_MUX_CLK_CPUCL1, CLK_CON_DIV_CLK_CPUCL1_PLL, 0, 3);
	DIV(DISPAUD_DIV_CLK_DISPAUD_APB, DISPAUD_DIV_CLK_DISPAUD_APB, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, CLK_CON_DIV_CLK_DISPAUD_APB, 0, 2);
	DIV(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_VCLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_VCLK, 0, 3);
	DIV(DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK, DISPAUD_DIV_CLK_DISPAUD_DECON_INT_ECLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK, CLK_CON_DIV_CLK_DISPAUD_DECON_INT_ECLK, 0, 3);
	DIV(DISPAUD_DIV_CLK_DISPAUD_MI2S, DISPAUD_DIV_CLK_DISPAUD_MI2S, DISPAUD_MUX_CLK_DISPAUD_MI2S, CLK_CON_DIV_CLK_DISPAUD_MI2S, 0, 4);
	DIV(DISPAUD_DIV_CLK_DISPAUD_MIXER, DISPAUD_DIV_CLK_DISPAUD_MIXER, DISPAUD_MUX_AUD_PLL, CLK_CON_DIV_CLK_DISPAUD_MIXER, 0, 4);
	DIV(G3D_DIV_CLK_G3D_BUS, G3D_DIV_CLK_G3D_BUS, G3D_MUX_CLK_G3D, CLK_CON_DIV_CLK_G3D_BUS, 0, 3);
	DIV(G3D_DIV_CLK_G3D_APB, G3D_DIV_CLK_G3D_APB, G3D_DIV_CLK_G3D_BUS, CLK_CON_DIV_CLK_G3D_APB, 0, 3);
	DIV(ISP_DIV_CLK_ISP_APB, ISP_DIV_CLK_ISP_APB, ISP_MUX_CLK_ISP_VRA, CLK_CON_DIV_CLK_ISP_APB, 0, 2);
	DIV(ISP_DIV_CLK_ISP_CAM_HALF, ISP_DIV_CLK_ISP_CAM_HALF, ISP_MUX_CLK_ISP_CAM, CLK_CON_DIV_CLK_ISP_CAM_HALF, 0, 2);
	DIV(MFCMSCL_DIV_CLK_MFCMSCL_APB, MFCMSCL_DIV_CLK_MFCMSCL_APB, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, CLK_CON_DIV_CLK_MFCMSCL_APB, 0, 2);
	DIV(MIF0_DIV_PCLK_MIF0, MIF0_DIV_PCLK_MIF0, MIF0_MUX_PCLK_MIF, CLK_CON_DIV_PCLK_MIF0, 0, 3);
	DIV(MIF1_DIV_PCLK_MIF1, MIF1_DIV_PCLK_MIF1, MIF1_MUX_PCLK_MIF, CLK_CON_DIV_PCLK_MIF1, 0, 3);
}

static const struct samsung_mux_clock top_mux_clks[] __initconst = {
	MUX(CCORE_MUX_MEDIA_PLL, CCORE_MUX_MEDIA_PLL , ccore_mux_media_pll_p, CLK_CON_MUX_MEDIA_PLL, 12, 1);
    MUX(CCORE_MUX_BUS_PLL, CCORE_MUX_BUS_PLL , ccore_mux_bus_pll_p, CLK_CON_MUX_BUS_PLL, 12, 1);
    MUX(CCORE_MUX_CLKCMU_MIF_SWITCH, CCORE_MUX_CLKCMU_MIF_SWITCH , ccore_mux_clkcmu_mif_switch_p, CLK_CON_MUX_CLKCMU_MIF_SWITCH, 12, 1);
    MUX(CCORE_MUX_CLK_CCORE_BUSD, CCORE_MUX_CLK_CCORE_BUSD , ccore_mux_clk_ccore_busd_p, CLK_CON_MUX_CLK_CCORE_BUSD, 12, 1);
    MUX(CCORE_MUX_CLK_CCORE_CCI, CCORE_MUX_CLK_CCORE_CCI , ccore_mux_clk_ccore_cci_p, CLK_CON_MUX_CLK_CCORE_CCI, 12, 2);
    MUX(CCORE_MUX_CLKCMU_ISP_VRA, CCORE_MUX_CLKCMU_ISP_VRA , ccore_mux_clkcmu_isp_vra_p, CLK_CON_MUX_CLKCMU_ISP_VRA, 12, 2);
    MUX(CCORE_MUX_CLKCMU_ISP_CAM, CCORE_MUX_CLKCMU_ISP_CAM , ccore_mux_clkcmu_isp_cam_p, CLK_CON_MUX_CLKCMU_ISP_CAM, 12, 1);
    MUX(CCORE_MUX_CLKCMU_ISP_ISP, CCORE_MUX_CLKCMU_ISP_ISP , ccore_mux_clkcmu_isp_isp_p, CLK_CON_MUX_CLKCMU_ISP_ISP, 12, 1);
    MUX(CCORE_MUX_CLKCMU_DISPAUD_BUS, CCORE_MUX_CLKCMU_DISPAUD_BUS , ccore_mux_clkcmu_dispaud_bus_p, CLK_CON_MUX_CLKCMU_DISPAUD_BUS, 12, 1);
    MUX(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK , ccore_mux_clkcmu_dispaud_decon_int_vclk_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK, 12, 1);
    MUX(CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, CCORE_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK , ccore_mux_clkcmu_dispaud_decon_int_eclk_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK, 12, 1);
    MUX(CCORE_MUX_CLKCMU_MFCMSCL_MSCL, CCORE_MUX_CLKCMU_MFCMSCL_MSCL , ccore_mux_clkcmu_mfcmscl_mscl_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL, 12, 2);
    MUX(CCORE_MUX_CLKCMU_MFCMSCL_MFC, CCORE_MUX_CLKCMU_MFCMSCL_MFC, ccore_mux_clkcmu_mfcmscl_mfc_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC, 12, 2);
    MUX(CCORE_MUX_CLKCMU_FSYS_BUS, CCORE_MUX_CLKCMU_FSYS_BUS , ccore_mux_clkcmu_fsys_bus_p, CLK_CON_MUX_CLKCMU_FSYS_BUS, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_MMC0, CCORE_MUX_CLKCMU_FSYS_MMC0 , ccore_mux_clkcmu_fsys_mmc0_p, CLK_CON_MUX_CLKCMU_FSYS_MMC0, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_MMC1, CCORE_MUX_CLKCMU_FSYS_MMC1 , ccore_mux_clkcmu_fsys_mmc1_p, CLK_CON_MUX_CLKCMU_FSYS_MMC1, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_MMC2, CCORE_MUX_CLKCMU_FSYS_MMC2 , ccore_mux_clkcmu_fsys_mmc2_p, CLK_CON_MUX_CLKCMU_FSYS_MMC2, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO , ccore_mux_clkcmu_fsys_ufsunipro_p, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, CCORE_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG , ccore_mux_clkcmu_fsys_ufsunipro_cfg_p, CLK_CON_MUX_CLKCMU_FSYS_UFSUNIPRO_CFG, 12, 1);
    MUX(CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, CCORE_MUX_CLKCMU_FSYS_USB20DRD_REFCLK , ccore_mux_clkcmu_fsys_usb20drd_refclk_p, CLK_CON_MUX_CLKCMU_FSYS_USB20DRD_REFCLK, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_BUS, CCORE_MUX_CLKCMU_PERI_BUS , ccore_mux_clkcmu_peri_bus_p, CLK_CON_MUX_CLKCMU_PERI_BUS, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM, CCORE_MUX_CLKCMU_PERI_UART_BTWIFIFM , ccore_mux_clkcmu_peri_uart_btwififm_p, CLK_CON_MUX_CLKCMU_PERI_UART_BTWIFIFM, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_UART_DEBUG, CCORE_MUX_CLKCMU_PERI_UART_DEBUG , ccore_mux_clkcmu_peri_uart_debug_p, CLK_CON_MUX_CLKCMU_PERI_UART_DEBUG, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_UART_SENSOR, CCORE_MUX_CLKCMU_PERI_UART_SENSOR , ccore_mux_clkcmu_peri_uart_sensor_p, CLK_CON_MUX_CLKCMU_PERI_UART_SENSOR, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM, CCORE_MUX_CLKCMU_PERI_SPI_FRONTFROM , ccore_mux_clkcmu_peri_spi_frontfrom_p, CLK_CON_MUX_CLKCMU_PERI_SPI_FRONTFROM, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_SPI_REARFROM, CCORE_MUX_CLKCMU_PERI_SPI_REARFROM , ccore_mux_clkcmu_peri_spi_rearfrom_p, CLK_CON_MUX_CLKCMU_PERI_SPI_REARFROM, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_SPI_ESE, CCORE_MUX_CLKCMU_PERI_SPI_ESE , ccore_mux_clkcmu_peri_spi_ese_p, CLK_CON_MUX_CLKCMU_PERI_SPI_ESE, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, CCORE_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR , ccore_mux_clkcmu_peri_spi_voiceprocessor_p, CLK_CON_MUX_CLKCMU_PERI_SPI_VOICEPROCESSOR, 12, 1);
    MUX(CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB, CCORE_MUX_CLKCMU_PERI_SPI_SENSORHUB , ccore_mux_clkcmu_peri_spi_sensorhub_p, CLK_CON_MUX_CLKCMU_PERI_SPI_SENSORHUB, 12, 1);
    MUX(CCORE_MUX_CLKCMU_ISP_SENSOR0, CCORE_MUX_CLKCMU_ISP_SENSOR0 , ccore_mux_clkcmu_isp_sensor0_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR0, 12, 1);
    MUX(CCORE_MUX_CLKCMU_ISP_SENSOR1, CCORE_MUX_CLKCMU_ISP_SENSOR1 , ccore_mux_clkcmu_isp_sensor1_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR1, 12, 1);
    MUX(CCORE_MUX_CLKCMU_ISP_SENSOR2, CCORE_MUX_CLKCMU_ISP_SENSOR2 , ccore_mux_clkcmu_isp_sensor2_p, CLK_CON_MUX_CLKCMU_ISP_SENSOR2, 12, 1);
    MUX(CPUCL0_MUX_CPUCL0_PLL, CPUCL0_MUX_CPUCL0_PLL, cpucl0_mux_cpucl0_pll_p, CLK_CON_MUX_CPUCL0_PLL, 12, 1);
    MUX(CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER, CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER, cpucl0_mux_clkcmu_cpucl0_switch_user_p, CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH_USER, 12, 1);
    MUX(CPUCL0_MUX_CLK_CPUCL0, CPUCL0_MUX_CLK_CPUCL0, cpucl0_mux_clk_cpucl0_p, CLK_CON_MUX_CLK_CPUCL0, 12, 1);
    MUX(CPUCL1_MUX_CPUCL1_PLL, CPUCL1_MUX_CPUCL1_PLL, cpucl1_mux_cpucl1_pll_p, CLK_CON_MUX_CPUCL1_PLL, 12, 1);
    MUX(CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER, CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER, cpucl1_mux_clkcmu_cpucl1_switch_user_p, CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH_USER, 12, 1);
    MUX(CPUCL1_MUX_CLK_CPUCL1, CPUCL1_MUX_CLK_CPUCL1, cpucl1_mux_clk_cpucl1_p, CLK_CON_MUX_CLK_CPUCL1, 12, 1);
    MUX(DISPAUD_MUX_DISP_PLL, DISPAUD_MUX_DISP_PLL, dispaud_mux_disp_pll_p, CLK_CON_MUX_DISP_PLL, 12, 1);
    MUX(DISPAUD_MUX_AUD_PLL, DISPAUD_MUX_AUD_PLL, dispaud_mux_aud_pll_p, CLK_CON_MUX_AUD_PLL, 12, 1);
    MUX(DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, DISPAUD_MUX_CLKCMU_DISPAUD_BUS_USER, dispaud_mux_clkcmu_dispaud_bus_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_BUS_USER, 12, 1);
    MUX(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, dispaud_mux_clkcmu_dispaud_decon_int_vclk_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_VCLK_USER, 12, 1);
    MUX(DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, DISPAUD_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, dispaud_mux_clkcmu_dispaud_decon_int_eclk_user_p, CLK_CON_MUX_CLKCMU_DISPAUD_DECON_INT_ECLK_USER, 12, 1);
    MUX(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_VCLK, dispaud_mux_clk_dispaud_decon_int_vclk_p, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_VCLK, 12, 1);
    MUX(DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK, DISPAUD_MUX_CLK_DISPAUD_DECON_INT_ECLK, dispaud_mux_clk_dispaud_decon_int_eclk_p, CLK_CON_MUX_CLK_DISPAUD_DECON_INT_ECLK, 12, 1);
    MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_0_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_0_USER, 12, 1);
    MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_0_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_0_USER, 12, 1);
    MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, dispaud_mux_clkphy_dispaud_mipiphy_txbyteclkhs_1_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_TXBYTECLKHS_1_USER, 12, 1);
    MUX(DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, DISPAUD_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, dispaud_mux_clkphy_dispaud_mipiphy_rxclkesc0_1_user_p, CLK_CON_MUX_CLKPHY_DISPAUD_MIPIPHY_RXCLKESC0_1_USER, 12, 1);
    MUX(DISPAUD_MUX_CLK_DISPAUD_MI2S, DISPAUD_MUX_CLK_DISPAUD_MI2S, dispaud_mux_clk_dispaud_mi2s_p, CLK_CON_MUX_CLK_DISPAUD_MI2S, 12, 1);
    MUX(FSYS_MUX_USB_PLL, FSYS_MUX_USB_PLL, fsys_mux_usb_pll_p, CLK_CON_MUX_USB_PLL, 12, 1);
    MUX(FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, FSYS_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, fsys_mux_clkphy_fsys_usb20drd_phyclock_user_p, CLK_CON_MUX_CLKPHY_FSYS_USB20DRD_PHYCLOCK_USER, 12, 1);
    MUX(FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, FSYS_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, fsys_mux_clkphy_fsys_ufs_tx0_symbol_user_p, CLK_CON_MUX_CLKPHY_FSYS_UFS_TX0_SYMBOL_USER, 12, 1);
    MUX(FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, FSYS_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, fsys_mux_clkphy_fsys_ufs_rx0_symbol_user_p, CLK_CON_MUX_CLKPHY_FSYS_UFS_RX0_SYMBOL_USER, 12, 1);
    MUX(G3D_MUX_G3D_PLL, G3D_MUX_G3D_PLL, g3d_mux_g3d_pll_p, CLK_CON_MUX_G3D_PLL, 12, 1);
    MUX(G3D_MUX_CLKCMU_G3D_SWITCH_USER, G3D_MUX_CLKCMU_G3D_SWITCH_USER, g3d_mux_clkcmu_g3d_switch_user_p, CLK_CON_MUX_CLKCMU_G3D_SWITCH_USER, 12, 1);
    MUX(G3D_MUX_CLK_G3D, G3D_MUX_CLK_G3D, g3d_mux_clk_g3d_p, CLK_CON_MUX_CLK_G3D, 12, 1);
    MUX(ISP_MUX_ISP_PLL, ISP_MUX_ISP_PLL, isp_mux_isp_pll_p, CLK_CON_MUX_ISP_PLL, 12, 1);
    MUX(ISP_MUX_CLKCMU_ISP_VRA_USER, ISP_MUX_CLKCMU_ISP_VRA_USER, isp_mux_clkcmu_isp_vra_user_p, CLK_CON_MUX_CLKCMU_ISP_VRA_USER, 12, 1);
    MUX(ISP_MUX_CLKCMU_ISP_CAM_USER, ISP_MUX_CLKCMU_ISP_CAM_USER, isp_mux_clkcmu_isp_cam_user_p, CLK_CON_MUX_CLKCMU_ISP_CAM_USER, 12, 1);
    MUX(ISP_MUX_CLKCMU_ISP_ISP_USER, ISP_MUX_CLKCMU_ISP_ISP_USER, isp_mux_clkcmu_isp_isp_user_p, CLK_CON_MUX_CLKCMU_ISP_ISP_USER, 12, 1);
    MUX(ISP_MUX_CLK_ISP_VRA, ISP_MUX_CLK_ISP_VRA, isp_mux_clk_isp_vra_p, CLK_CON_MUX_CLK_ISP_VRA, 12, 1);
    MUX(ISP_MUX_CLK_ISP_CAM, ISP_MUX_CLK_ISP_CAM, isp_mux_clk_isp_cam_p, CLK_CON_MUX_CLK_ISP_CAM, 12, 1);
    MUX(ISP_MUX_CLK_ISP_ISP, ISP_MUX_CLK_ISP_ISP, isp_mux_clk_isp_isp_p, CLK_CON_MUX_CLK_ISP_ISP, 12, 1);
    MUX(ISP_MUX_CLK_ISP_ISPD, ISP_MUX_CLK_ISP_ISPD, isp_mux_clk_isp_ispd_p, CLK_CON_MUX_CLK_ISP_ISPD, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs0_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs1_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs2_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, isp_mux_clkphy_isp_s_rxbyteclkhs3_s4_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs0_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS0_S4S_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs1_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS1_S4S_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs2_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS2_S4S_USER, 12, 1);
    MUX(ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, ISP_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, isp_mux_clkphy_isp_s_rxbyteclkhs3_s4s_user_p, CLK_CON_MUX_CLKPHY_ISP_S_RXBYTECLKHS3_S4S_USER, 12, 1);
    MUX(MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, MFCMSCL_MUX_CLKCMU_MFCMSCL_MSCL_USER, mfcmscl_mux_clkcmu_mfcmscl_mscl_user_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MSCL_USER, 12, 1);
    MUX(MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, MFCMSCL_MUX_CLKCMU_MFCMSCL_MFC_USER, mfcmscl_mux_clkcmu_mfcmscl_mfc_user_p, CLK_CON_MUX_CLKCMU_MFCMSCL_MFC_USER, 12, 1);
    MUX(MIF0_MUX_MIF_PLL, MIF0_MUX_MIF_PLL, mif0_mux_mif_pll_p, CLK_CON_MUX_MIF0_PLL, 12, 1);
    MUX(MIF0_MUX_BUS_PLL_USER, MIF0_MUX_BUS_PLL_USER, mif0_mux_bus_pll_user_p, CLK_CON_MUX_BUS_PLL_USER_MIF0, 12, 1);
    MUX(MIF0_MUX_ACLK_MIF_PLL, MIF0_MUX_ACLK_MIF_PLL, mif0_mux_aclk_mif_pll_p, CLK_CON_MUX_ACLK_MIF0_PLL, 12, 1);
    MUX(MIF0_MUX_PCLK_MIF, MIF0_MUX_PCLK_MIF, mif0_mux_pclk_mif_p, CLK_CON_MUX_PCLK_MIF0, 12, 2);
    MUX(MIF1_MUX_MIF_PLL, MIF1_MUX_MIF_PLL, mif1_mux_mif_pll_p, CLK_CON_MUX_MIF1_PLL, 12, 1);
    MUX(MIF1_MUX_BUS_PLL_USER, MIF1_MUX_BUS_PLL_USER, mif1_mux_bus_pll_user_p, CLK_CON_MUX_BUS_PLL_USER_MIF1, 12, 1);
    MUX(MIF1_MUX_ACLK_MIF_PLL, MIF1_MUX_ACLK_MIF_PLL, mif1_mux_aclk_mif_pll_p, CLK_CON_MUX_ACLK_MIF1_PLL, 12, 1);
    MUX(MIF1_MUX_PCLK_MIF, MIF1_MUX_PCLK_MIF, mif1_mux_pclk_mif_p, CLK_CON_MUX_PCLK_MIF1, 12, 2);
    MUX(CCORE_MUX_MIF_PLL, CCORE_MUX_MIF_PLL,	ccore_mux_mif_pll_p,	MIF_CLK_CTRL2,	12,	1);
    MUX(CCORE_MUX_BUS_PLL_MIF, CCORE_MUX_BUS_PLL_MIF,	ccore_mux_bus_pll_mif_p,	MIF_CLK_CTRL3,	12,	1);
    MUX(CCORE_MUX_ACLK_MIF_PLL, CCORE_MUX_ACLK_MIF_PLL,	ccore_mux_aclk_mif_pll_p,	MIF_CLK_CTRL4,	12,	1);
}

static struct init_vclk exynos7880_mfcmscl_vclks[] __initdata = {
	/* MFC & MSCL ACLK */
	VCLK(mscl_sysmmu, gate_mfcmscl_sysmmu_mscl, "gate_mfcmscl_sysmmu_mscl", 0, 0, NULL),
	VCLK(mfc_sysmmu, gate_mfcmscl_sysmmu_mfc, "gate_mfcmscl_sysmmu_mfc", 0, 0, NULL),
	VCLK(mfcmscl_ppmu, gate_mfcmscl_ppmu, "gate_mfcmscl_ppmu", 0, 0, NULL),
	VCLK(mfcmscl_bts, gate_mfcmscl_bts, "gate_mfcmscl_bts", 0, 0, "gate_mfcmscl_bts_alias"),
	VCLK(gate_mscl_bi, gate_mfcmscl_mscl_bi, "gate_mfcmscl_mscl_bi", 0, 0, NULL),
	VCLK(gate_mscl_poly, gate_mfcmscl_mscl_poly, "gate_mfcmscl_mscl_poly", 0, 0, NULL),
	VCLK(gate_jpeg, gate_mfcmscl_jpeg, "gate_mfcmscl_jpeg", 0, 0, NULL),
	VCLK(gate_mfc, gate_mfcmscl_mfc, "gate_mfcmscl_mfc", 0, 0, NULL),
};

static struct init_vclk exynos7880_g3d_vclks[] __initdata = {
	/* G3D ACLK */
	VCLK(g3d_sysmmu, gate_g3d_sysmmu, "gate_g3d_sysmmu", 0, 0, NULL),
	VCLK(g3d_ppmu, gate_g3d_ppmu, "gate_g3d_ppmu", 0, 0, NULL),
	VCLK(g3d_bts, gate_g3d_bts, "gate_g3d_bts", 0, 0, NULL),
	VCLK(gate_g3d, gate_g3d_g3d, "gate_g3d_g3d", 0, 0, "vclk_g3d"),
};

static struct init_vclk exynos7880_peri_vclks[] __initdata = {
	/* PERI PWM ACLK & SCLK */
	VCLK(peri_pwm_motor, gate_peri_pwm_motor, "gate_peri_pwm_motor", 0, 0, NULL),
	VCLK(peri_sclk_pwm_motor, gate_peri_sclk_pwm_motor, "gate_peri_sclk_pwm_motor", 0, 0, NULL),
	/* PERI MCT ACLK */
	VCLK(peri_mct, gate_peri_mct, "gate_peri_mct", 0, 0, NULL),
	/* PERI I2C ACLK */
	VCLK(i2c_sensor1, gate_peri_i2c_sensor1, "gate_peri_i2c_sensor1", 0, 0, NULL),
	VCLK(i2c_sensor2, gate_peri_i2c_sensor2, "gate_peri_i2c_sensor2", 0, 0, NULL),
	VCLK(i2c_tsp, gate_peri_i2c_tsp, "gate_peri_i2c_tsp", 0, 0, NULL),
	VCLK(i2c_touchkey, gate_peri_i2c_touchkey, "gate_peri_i2c_touchkey", 0, 0, NULL),
	VCLK(i2c_fuelgauge, gate_peri_i2c_fuelgauge, "gate_peri_i2c_fuelgauge", 0, 0, NULL),
	VCLK(i2c_spkamp, gate_peri_i2c_spkamp, "gate_peri_i2c_spkamp", 0, 0, NULL),
	VCLK(i2c_nfc, gate_peri_i2c_nfc, "gate_peri_i2c_nfc", 0, 0, "i2c2_pclk"),
	VCLK(i2c_muic, gate_peri_i2c_muic, "gate_peri_i2c_muic", 0, 0, NULL),
	VCLK(i2c_ifpmic, gate_peri_i2c_ifpmic, "gate_peri_i2c_ifpmic", 0, 0, NULL),
	/* PERI HSI2C ACLK */
	VCLK(hsi2c_frontcam, gate_peri_hsi2c_frontcam, "gate_peri_hsi2c_frontcam", 0, 0, NULL),
	VCLK(hsi2c_maincam, gate_peri_hsi2c_maincam, "gate_peri_hsi2c_maincam", 0, 0, NULL),
	VCLK(hsi2c_depthcam, gate_peri_hsi2c_depthcam, "gate_peri_hsi2c_depthcam", 0, 0, NULL),
	VCLK(hsi2c_frontsensor, gate_peri_hsi2c_frontsensor, "gate_peri_hsi2c_frontsensor", 0, 0, NULL),
	VCLK(hsi2c_rearaf,gate_peri_hsi2c_rearaf, "gate_peri_hsi2c_rearaf", 0, 0, NULL),
	VCLK(hsi2c_rearsensor, gate_peri_hsi2c_rearsensor, "gate_peri_hsi2c_rearsensor", 0, 0, NULL),
	/* PERI GPIO ACLK */
	VCLK(gpio_touch, gate_peri_gpio_touch, "gate_peri_gpio_touch", 0, 0, NULL),
	VCLK(gpio_top, gate_peri_gpio_top, "gate_peri_gpio_top", 0, 0, NULL),
	VCLK(gpio_nfc, gate_peri_gpio_nfc, "gate_peri_gpio_nfc", 0, 0, NULL),
	VCLK(gpio_ese, gate_peri_gpio_ese, "gate_peri_gpio_ese", 0, 0, NULL),
	VCLK(gpio_alive, gate_peri_gpio_alive, "gate_peri_gpio_alive", 0, 0, NULL),
	/* PERI WDT ACLK */
	VCLK(wdt_cpucl0, gate_peri_wdt_cpucl0, "gate_peri_wdt_cpucl0", 0, 0, NULL),
	VCLK(wdt_cpucl1, gate_peri_wdt_cpucl1, "gate_peri_wdt_cpucl1", 0, 0, NULL),
	/* PERI UART ACLK */
	VCLK(uart_debug, gate_peri_uart_debug, "gate_peri_uart_debug", 0, 0, "console-pclk2"),
	VCLK(uart_btwififm, gate_peri_uart_btwififm, "gate_peri_uart_btwififm", 0, 0, NULL),
	VCLK(uart_sensor, gate_peri_uart_sensor, "gate_peri_uart_sensor", 0, 0, NULL),
	/* PERI TMU ACLK */
	VCLK(peri_tmu_g3d, gate_peri_tmu_g3d, "gate_peri_tmu_g3d", 0, 0, NULL),
	VCLK(peri_tmu_cpucl1, gate_peri_tmu_cpucl1, "gate_peri_tmu_cpucl1", 0, 0, NULL),
	VCLK(peri_tmu_cpucl0, gate_peri_tmu_cpucl0, "gate_peri_tmu_cpucl0", 0, 0, NULL),
	/* PERI SPI ACLK */
	VCLK(peri_spi_sensorhub, gate_peri_spi_sensorhub, "gate_peri_spi_sensorhub", 0, 0, NULL),
	VCLK(peri_spi_voiceprocessor, gate_peri_spi_voiceprocessor, "gate_peri_spi_voiceprocessor", 0, 0, NULL),
#ifdef CONFIG_SENSORS_FINGERPRINT
	VCLK(peri_spi_ese, gate_peri_spi_ese, "gate_peri_spi_ese", 0, 0, "fp-spi-pclk"),
#else
	VCLK(peri_spi_ese, gate_peri_spi_ese, "gate_peri_spi_ese", 0, 0, NULL),
#endif
	VCLK(peri_spi_rearfrom, gate_peri_spi_rearfrom, "gate_peri_spi_rearfrom", 0, 0, NULL),
	VCLK(peri_spi_frontfrom, gate_peri_spi_frontfrom, "gate_peri_spi_frontfrom", 0, 0, NULL),
	/* PERI RTC ACLK */
	VCLK(peri_rtc_alive, gate_peri_rtc_alive, "gate_peri_rtc_alive", 0, 0, NULL),
	VCLK(peri_rtc_top, gate_peri_rtc_top, "gate_peri_rtc_top", 0, 0, NULL),
	/* PERI ETC ACLK */
	VCLK(peri_chipid, gate_peri_chipid, "gate_peri_chipid", 0, 0, NULL),
	VCLK(peri_otp_con_top, gate_peri_otp_con_top, "gate_peri_otp_con_top", 0, 0, NULL),
};

static struct init_vclk exynos7880_fsys_vclks[] __initdata = {
	/* FSYS COMMON*/
	VCLK(fsys_sysmmu, gate_fsys_sysmmu, "gate_fsys_sysmmu", 0, 0, NULL),
	VCLK(fsys_ppmu, gate_fsys_ppmu, "gate_fsys_ppmu", 0, 0, NULL),
	VCLK(fsys_bts, gate_fsys_bts, "gate_fsys_bts", 0, 0, NULL),
	VCLK(fsys_mmc0, gate_fsys_mmc0, "gate_fsys_mmc0", 0, 0, NULL),
	VCLK(fsys_mmc1, gate_fsys_mmc1, "gate_fsys_mmc1", 0, 0, NULL),
	VCLK(fsys_mmc2, gate_fsys_mmc2, "gate_fsys_mmc2", 0, 0, NULL),
	VCLK(fsys_sclk_mmc0, gate_fsys_sclk_mmc0, "gate_fsys_sclk_mmc0", 0, 0, NULL),
	VCLK(fsys_sclk_mmc1, gate_fsys_sclk_mmc1, "gate_fsys_sclk_mmc1", 0, 0, NULL),
	VCLK(fsys_sclk_mmc2, gate_fsys_sclk_mmc2, "gate_fsys_sclk_mmc2", 0, 0, NULL),
	VCLK(fsys_sss, gate_fsys_sss, "gate_fsys_sss", 0, 0, NULL),
	VCLK(fsys_rtic, gate_fsys_rtic, "gate_fsys_rtic", 0, 0, NULL),
	VCLK(fsys_pdma0, gate_fsys_pdma0, "gate_fsys_pdma0", 0, 0, NULL),
#ifdef CONFIG_SENSORS_FINGERPRINT
	VCLK(fsys_pdma1, gate_fsys_pdma1, "gate_fsys_pdma1", 0, 0, "apb_pclk"),
#else
	VCLK(fsys_pdma1, gate_fsys_pdma1, "gate_fsys_pdma1", 0, 0, NULL),
#endif
	VCLK(fsys_sromc, gate_fsys_sromc, "gate_fsys_sromc", 0, 0, NULL),
	VCLK(fsys_ufs, gate_fsys_ufs, "gate_fsys_ufs", 0, 0, NULL),
	VCLK(fsys_intmem, gate_fsys_intmem, "gate_fsys_intmem", 0, 0, NULL),
	VCLK(fsys_usb20drd, gate_fsys_usb20drd, "gate_fsys_usb20drd", 0, 0, NULL),
	VCLK(fsys_usb20drd_phyclock, umux_fsys_clkphy_fsys_usb20drd_phyclock_user, "umux_fsys_clkphy_fsys_usb20drd_phyclock_user", 0, 0, NULL),
	VCLK(fsys_ufs_tx0_symbol_user, umux_fsys_clkphy_fsys_ufs_tx0_symbol_user, "umux_fsys_clkphy_fsys_ufs_tx0_symbol_user", 0, 0, NULL),
	VCLK(fsys_ufs_rx0_symbol_user, umux_fsys_clkphy_fsys_ufs_rx0_symbol_user, "umux_fsys_clkphy_fsys_ufs_rx0_symbol_user", 0, 0, NULL),

	VCLK(usb_pll, p1_usb_pll, "p1_usb_pll", 0, 0, NULL),
};

static struct init_vclk exynos7880_dispaud_vclks[] __initdata = {
	/* DISPAUD ACLK */
	VCLK(dispaud_sysmmu, gate_dispaud_sysmmu, "gate_dispaud_sysmmu", 0, 0, NULL),
	VCLK(dispaud_ppmu, gate_dispaud_ppmu, "gate_dispaud_ppmu", 0, 0, NULL),
	VCLK(dispaud_bts, gate_dispaud_bts, "gate_dispaud_bts", 0, 0, "gate_dispaud_bts_alias"),
	VCLK(dispaud_decon, gate_dispaud_decon, "gate_dispaud_decon", 0, 0, NULL),
	VCLK(dispaud_dsim0, gate_dispaud_dsim0, "gate_dispaud_dsim0", 0, 0, NULL),
	VCLK(dispaud_dsim1, gate_dispaud_dsim1, "gate_dispaud_dsim1", 0, 0, NULL),
	VCLK(dispaud_mixer, gate_dispaud_mixer, "gate_dispaud_mixer", 0, 0, NULL),
	VCLK(dispaud_mi2s_aud, gate_dispaud_mi2s_aud, "gate_dispaud_mi2s_aud", 0, 0, NULL),
	VCLK(dispaud_mi2s_amp, gate_dispaud_mi2s_amp, "gate_dispaud_mi2s_amp", 0, 0, NULL),
	VCLK(dispaud_common_dsim0, gate_dispaud_common_dsim0, "gate_dispaud_common_dsim0", 0, 0, NULL),
	VCLK(dispaud_common_dsim1, gate_dispaud_common_dsim1, "gate_dispaud_common_dsim1", 0, 0, NULL),
	VCLK(dispaud_mipiphy_txbyteclkhs0, umux_dispaud_clkphy_dispaud_mipiphy_txbyteclkhs_0_user, "umux_dispaud_clkphy_dispaud_mipiphy_txbyteclkhs_0_user", 0, 0, NULL),
	VCLK(dispaud_mipiphy_rxclkesc0_0, umux_dispaud_clkphy_dispaud_mipiphy_rxclkesc0_0_user, "umux_dispaud_clkphy_dispaud_mipiphy_rxclkesc0_0_user", 0, 0, NULL),

	VCLK(dispaud_mipiphy_txbyteclkhs1, umux_dispaud_clkphy_dispaud_mipiphy_txbyteclkhs_1_user, "umux_dispaud_clkphy_dispaud_mipiphy_txbyteclkhs_1_user", 0, 0, NULL),
	VCLK(dispaud_mipiphy_rxclkesc0_1, umux_dispaud_clkphy_dispaud_mipiphy_rxclkesc0_1_user, "umux_dispaud_clkphy_dispaud_mipiphy_rxclkesc0_1_user", 0, 0, NULL),

	/* DISPAUD SCLK */
	VCLK(decon_vclk, sclk_decon_vclk, "sclk_decon_vclk", 0, 0, NULL),
	VCLK(decon_vclk_local, sclk_decon_vclk_local, "sclk_decon_vclk_local", 0, 0, NULL),

	/* DISPAUD PLL */
	VCLK(disp_pll, p1_disp_pll, "p1_disp_pll", 0, 0, NULL),
	VCLK(aud_pll, p1_aud_pll, "p1_aud_pll", 0, 0, NULL),

	VCLK(d1_i2s, d1_dispaud_mi2s, "d1_dispaud_mi2s", 0, 0, NULL),
	VCLK(d1_mixer, d1_dispaud_mixer, "d1_dispaud_mixer", 0, 0, NULL),
};
static struct init_vclk exynos7880_isp_vclks[] __initdata = {
	VCLK(isp_sysmmu, gate_isp_sysmmu, "gate_isp_sysmmu", 0, 0, NULL),
	VCLK(isp_ppmu, gate_isp_ppmu, "gate_isp_ppmu", 0, 0, NULL),
	VCLK(isp_bts, gate_isp_bts, "gate_isp_bts", 0, 0, "gate_isp_bts_alias"),
	VCLK(isp_cam, gate_isp_cam, "gate_isp_cam", 0, 0, NULL),
	VCLK(isp_isp, gate_isp_isp, "gate_isp_isp", 0, 0, NULL),
	VCLK(isp_vra, gate_isp_vra, "gate_isp_vra", 0, 0, NULL),

	VCLK(pxmxdx_vra, pxmxdx_isp_vra, "pxmxdx_isp_vra", 0, 0, NULL),
	VCLK(pxmxdx_cam, pxmxdx_isp_cam, "pxmxdx_isp_cam", 0, 0, NULL),
	VCLK(pxmxdx_isp, pxmxdx_isp_isp, "pxmxdx_isp_isp", 0, 0, NULL),

	VCLK(isp_s_rxbyteclkhs0_s4, umux_isp_clkphy_isp_s_rxbyteclkhs0_s4_user, "umux_isp_clkphy_isp_s_rxbyteclkhs0_s4_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs1_s4, umux_isp_clkphy_isp_s_rxbyteclkhs1_s4_user, "umux_isp_clkphy_isp_s_rxbyteclkhs1_s4_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs2_s4, umux_isp_clkphy_isp_s_rxbyteclkhs2_s4_user, "umux_isp_clkphy_isp_s_rxbyteclkhs2_s4_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs3_s4, umux_isp_clkphy_isp_s_rxbyteclkhs3_s4_user, "umux_isp_clkphy_isp_s_rxbyteclkhs3_s4_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs0_s4s, umux_isp_clkphy_isp_s_rxbyteclkhs0_s4s_user, "umux_isp_clkphy_isp_s_rxbyteclkhs0_s4s_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs1_s4s, umux_isp_clkphy_isp_s_rxbyteclkhs1_s4s_user, "umux_isp_clkphy_isp_s_rxbyteclkhs1_s4s_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs2_s4s, umux_isp_clkphy_isp_s_rxbyteclkhs2_s4s_user, "umux_isp_clkphy_isp_s_rxbyteclkhs2_s4s_user", 0, 0, NULL),
	VCLK(isp_s_rxbyteclkhs3_s4s, umux_isp_clkphy_isp_s_rxbyteclkhs3_s4s_user, "umux_isp_clkphy_isp_s_rxbyteclkhs3_s4s_user", 0, 0, NULL),


	VCLK(isp_pll, p1_isp_pll, "p1_isp_pll", 0, 0, NULL),
};

static struct init_vclk exynos7880_ccore_vclks[] __initdata = {
	VCLK(ccore_qch_lh_cp, gate_ccore_qch_lh_cp, "gate_ccore_qch_lh_cp", 0, 0, NULL),
	VCLK(ccore_qch_lh_gnss, gate_ccore_qch_lh_gnss, "gate_ccore_qch_lh_gnss", 0, 0, NULL),
	VCLK(ccore_adcif, gate_ccore_adcif, "gate_ccore_adcif", 0, 0, NULL),
	VCLK(ccore_hsi2c_mif, gate_ccore_hsi2c_mif, "gate_ccore_hsi2c_mif", 0, 0, NULL),

	VCLK(mmc0_sclk, sclk_mmc0, "sclk_mmc0", 0, 0, NULL),
	VCLK(mmc1_sclk, sclk_mmc1, "sclk_mmc1", 0, 0, NULL),
	VCLK(mmc2_sclk, sclk_mmc2, "sclk_mmc2", 0, 0, NULL),
	VCLK(ufsunipro_sclk, sclk_ufsunipro, "sclk_ufsunipro", 0, 0, NULL),
	VCLK(ufsunipro_cfg_sclk, sclk_ufsunipro_cfg, "sclk_ufsunipro_cfg", 0, 0, NULL),
	VCLK(usb20drd_sclk, sclk_usb20drd_refclk, "sclk_usb20drd" , 0, 0, NULL),
	VCLK(uart_sensor_sclk, sclk_uart_sensor, "sclk_uart_sensor", 0, 0, NULL),
	VCLK(uart_btwififm_sclk, sclk_uart_btwififm, "sclk_uart_btwififm", 0, 0, NULL),
	VCLK(uart_debug_sclk, sclk_uart_debug, "sclk_uart_debug", 0, 0, "console-sclk2"),
	VCLK(spi_frontfrom_sclk, sclk_spi_frontfrom, "sclk_spi_frontfrom", 0, 0, NULL),
	VCLK(spi_rearfrom_sclk, sclk_spi_rearfrom, "sclk_spi_rearfrom", 0, 0, NULL),
#ifdef CONFIG_SENSORS_FINGERPRINT
	VCLK(spi_ese_sclk, sclk_spi_ese, "sclk_spi_ese", 0, 0, "fp-spi-sclk"),
#else
	VCLK(spi_ese_sclk, sclk_spi_ese, "sclk_spi_ese", 0, 0, NULL),
#endif
	VCLK(spi_voiceprocessor_sclk, sclk_spi_voiceprocessor, "sclk_spi_voiceprocessor", 0, 0, NULL),
	VCLK(spi_sensorhub_sclk, sclk_spi_sensorhub, "sclk_spi_sensorhub", 0, 0, NULL),
	VCLK(isp_sensor0_sclk, sclk_isp_sensor0, "sclk_isp_sensor0", 0, 0, NULL),
	VCLK(isp_sensor1_sclk, sclk_isp_sensor1, "sclk_isp_sensor1", 0, 0, NULL),
	VCLK(isp_sensor2_sclk, sclk_isp_sensor2, "sclk_isp_sensor2", 0, 0, NULL),
};

static struct init_vclk exynos7880_dfs_vclks[] __initdata = {
	/* DFS */
	VCLK(dfs_mif, dvfs_mif, "dvfs_mif", 0, VCLK_DFS, NULL),
	VCLK(dfs_mif_sw, dvfs_mif, "dvfs_mif_sw", 0, VCLK_DFS_SWITCH, NULL),
	VCLK(dfs_int, dvfs_int, "dvfs_int", 0, VCLK_DFS, NULL),
	VCLK(dfs_cam, dvfs_cam, "dvfs_cam", 0, VCLK_DFS, NULL),
	VCLK(dfs_disp, dvfs_disp, "dvfs_disp", 0, VCLK_DFS, NULL),
};

/* register exynos7880 clocks */
void __init exynos7880_clk_init(struct device_node *np)
{
	struct samsung_clk_provider *ctx;
	void __iomem *reg_base;
	int ret;

	if (np) {
		reg_base = of_iomap(np, 0);
		if (!reg_base)
			panic("%s: failed to map registers\n", __func__);
	} else {
		panic("%s: unable to determine soc\n", __func__);
	}

#if defined(CONFIG_ECT)
	ect_parse_binary_header();
#endif

	ctx = samsung_clk_init(np, reg_base, nr_clks);
	if (!ctx)
		panic("%s: unable to allocate context.\n", __func__);

	samsung_register_of_fixed_ext(ctx, exynos7880_fixed_rate_ext_clks,
			ARRAY_SIZE(exynos7880_fixed_rate_ext_clks), ext_clk_match);

	/* Regist clock local IP */
	samsung_register_vclk(ctx, exynos7880_mfcmscl_vclks, ARRAY_SIZE(exynos7880_mfcmscl_vclks));
	samsung_register_vclk(ctx, exynos7880_g3d_vclks, ARRAY_SIZE(exynos7880_g3d_vclks));
	samsung_register_vclk(ctx, exynos7880_peri_vclks, ARRAY_SIZE(exynos7880_peri_vclks));
	samsung_register_vclk(ctx, exynos7880_fsys_vclks, ARRAY_SIZE(exynos7880_fsys_vclks));
	samsung_register_vclk(ctx, exynos7880_dispaud_vclks, ARRAY_SIZE(exynos7880_dispaud_vclks));
	samsung_register_vclk(ctx, exynos7880_isp_vclks, ARRAY_SIZE(exynos7880_isp_vclks));
	samsung_register_vclk(ctx, exynos7880_ccore_vclks, ARRAY_SIZE(exynos7880_ccore_vclks));
	samsung_register_vclk(ctx, exynos7880_dfs_vclks, ARRAY_SIZE(exynos7880_dfs_vclks));

	samsung_clk_of_add_provider(np, ctx);

	clk_register_fixed_factor(NULL, "pwm-clock", "gate_peri_sclk_pwm_motor",CLK_SET_RATE_PARENT, 1, 1);

	pr_info("EXYNOS7880: Clock setup completed\n");
}
CLK_OF_DECLARE(exynos7880_clks, "samsung,exynos7880-clock", exynos7880_clk_init);
