// Seed: 20328133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign module_1.id_9 = 0;
  logic id_15;
  ;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd59,
    parameter id_5 = 32'd63
) (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input wor _id_4,
    input uwire _id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    output supply0 id_12
);
  wire [id_5 : id_4] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign id_12 = id_2;
endmodule
