
*** Running vivado
    with args -log top_fl_vadd_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fl_vadd_top_0_1.tcl


****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Mon Feb 10 13:44:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_fl_vadd_top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/omar/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top top_fl_vadd_top_0_1 -part xcvc1902-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-86] Your Synthesis license expires in 7 day(s)
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80146
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2658.109 ; gain = 184.859 ; free physical = 6502 ; free virtual = 15236
---------------------------------------------------------------------------------
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/basic_sync_fifo/basic_sync_fifo.sv:69]
INFO: [Synth 8-6157] synthesizing module 'top_fl_vadd_top_0_1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_fl_vadd_top_0_1/synth/top_fl_vadd_top_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'fl_vadd_top' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/fl_vadd/fl_vadd_top.v:3]
	Parameter AXI_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_PS_DEPTH bound to: 4 - type: integer 
	Parameter AXI_PS_DATAWIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_DATAWIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_DEPTH bound to: 32 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AXI_PS_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_stream_if' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_stream_if.sv:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_if' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_stream_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_if' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_lite_if.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_if' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_lite_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_if' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_lite_if.sv:2]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_if' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/axi_lite_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ps_if' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/ps_if.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ps_if' (0#1) [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/interfaces/ps_if.sv:2]
ERROR: [Synth 8-685] variable 'waddr' should not be used in output port connection [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/fl_vadd/fl_vadd_top.v:121]
ERROR: [Synth 8-6156] failed synthesizing module 'fl_vadd_top' [/home/omar/Documents/year-4/FYP/mudkip/hw/rtl/fl_vadd/fl_vadd_top.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_fl_vadd_top_0_1' [/home/omar/Documents/year-4/FYP/mudkip/vivado/mudkip.gen/sources_1/bd/top/ip/top_fl_vadd_top_0_1/synth/top_fl_vadd_top_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2739.078 ; gain = 265.828 ; free physical = 6419 ; free virtual = 15153
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 13:44:57 2025...
