# Tiny Tapeout project information
project:
  title:        "RISC-V DAY Sample Project"      # Project title
  author:       "Issei Takeuchi"      # Your name
  discord:      "issaimaru"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "RISC-V DAYのISHI会体験"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc 
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable) 
  # 安牌は10MHzだが，0でもいいとのこと

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  # トップモジュールの名前
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  # verilogファイルを一個ずつ全部記述
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "IN1"
  ui[1]: "IN2"
  ui[2]: "IN3"
  ui[3]: "IN4"
  ui[4]: "IN5"
  ui[5]: "IN6"
  ui[6]: "IN7"
  ui[7]: "IN8"

  # Outputs
  uo[0]: "OUT1"
  uo[1]: "OUT2"
  uo[2]: "OUT3"
  uo[3]: "OUT4"
  uo[4]: "OUT5"
  uo[5]: "OUT6"
  uo[6]: "OUT7"
  uo[7]: "OUT8"

  # Bidirectional pins
  uio[0]: "IO1"
  uio[1]: "IO2"
  uio[2]: "IO3"
  uio[3]: "IO4"
  uio[4]: "IO5"
  uio[5]: "IO6"
  uio[6]: "IO7"
  uio[7]: "IO8"

# Do not change!
yaml_version: 6
