Loading plugins phase: Elapsed time ==> 0s.305ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.650ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.237ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 19 16:27:02 2023


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 19 16:27:02 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 19 16:27:05 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 19 16:27:09 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Wheels:PWMUDB:km_run\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Wheels:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Wheels:PWMUDB:capt_rising\
	\PWM_Wheels:PWMUDB:capt_falling\
	\PWM_Wheels:PWMUDB:trig_rise\
	\PWM_Wheels:PWMUDB:trig_fall\
	\PWM_Wheels:PWMUDB:sc_kill\
	\PWM_Wheels:PWMUDB:min_kill\
	\PWM_Wheels:PWMUDB:km_tc\
	\PWM_Wheels:PWMUDB:db_tc\
	\PWM_Wheels:PWMUDB:dith_sel\
	\PWM_Wheels:Net_101\
	\PWM_Wheels:Net_96\
	\PWM_Wheels:PWMUDB:MODULE_1:b_31\
	\PWM_Wheels:PWMUDB:MODULE_1:b_30\
	\PWM_Wheels:PWMUDB:MODULE_1:b_29\
	\PWM_Wheels:PWMUDB:MODULE_1:b_28\
	\PWM_Wheels:PWMUDB:MODULE_1:b_27\
	\PWM_Wheels:PWMUDB:MODULE_1:b_26\
	\PWM_Wheels:PWMUDB:MODULE_1:b_25\
	\PWM_Wheels:PWMUDB:MODULE_1:b_24\
	\PWM_Wheels:PWMUDB:MODULE_1:b_23\
	\PWM_Wheels:PWMUDB:MODULE_1:b_22\
	\PWM_Wheels:PWMUDB:MODULE_1:b_21\
	\PWM_Wheels:PWMUDB:MODULE_1:b_20\
	\PWM_Wheels:PWMUDB:MODULE_1:b_19\
	\PWM_Wheels:PWMUDB:MODULE_1:b_18\
	\PWM_Wheels:PWMUDB:MODULE_1:b_17\
	\PWM_Wheels:PWMUDB:MODULE_1:b_16\
	\PWM_Wheels:PWMUDB:MODULE_1:b_15\
	\PWM_Wheels:PWMUDB:MODULE_1:b_14\
	\PWM_Wheels:PWMUDB:MODULE_1:b_13\
	\PWM_Wheels:PWMUDB:MODULE_1:b_12\
	\PWM_Wheels:PWMUDB:MODULE_1:b_11\
	\PWM_Wheels:PWMUDB:MODULE_1:b_10\
	\PWM_Wheels:PWMUDB:MODULE_1:b_9\
	\PWM_Wheels:PWMUDB:MODULE_1:b_8\
	\PWM_Wheels:PWMUDB:MODULE_1:b_7\
	\PWM_Wheels:PWMUDB:MODULE_1:b_6\
	\PWM_Wheels:PWMUDB:MODULE_1:b_5\
	\PWM_Wheels:PWMUDB:MODULE_1:b_4\
	\PWM_Wheels:PWMUDB:MODULE_1:b_3\
	\PWM_Wheels:PWMUDB:MODULE_1:b_2\
	\PWM_Wheels:PWMUDB:MODULE_1:b_1\
	\PWM_Wheels:PWMUDB:MODULE_1:b_0\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_673
	Net_21
	Net_29
	\PWM_Wheels:Net_113\
	\PWM_Wheels:Net_107\
	\PWM_Wheels:Net_114\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_2:Net_1129\
	\QuadDec_2:Cnt16:Net_82\
	\QuadDec_2:Cnt16:Net_95\
	\QuadDec_2:Cnt16:Net_91\
	\QuadDec_2:Cnt16:Net_102\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\
	\Timer_1:Net_260\
	Net_219
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_155
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\I2C_1:udb_clk\
	Net_682
	\I2C_1:Net_973\
	Net_684
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_685
	\I2C_1:Net_975\
	Net_688
	Net_690
	\Timer_3:Net_260\
	Net_628
	\Timer_3:Net_53\
	\Timer_3:TimerUDB:ctrl_ten\
	\Timer_3:TimerUDB:ctrl_tmode_1\
	\Timer_3:TimerUDB:ctrl_tmode_0\
	Net_625
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:lt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:gt\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:gte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:lte\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_2:neq\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\Timer_3:TimerUDB:zeros_3\
	\Timer_3:TimerUDB:zeros_2\
	\Timer_3:Net_102\
	\Timer_3:Net_266\
	\Control_Reg_2:control_bus_7\
	\Control_Reg_2:control_bus_6\
	\Control_Reg_2:control_bus_5\
	\Control_Reg_2:control_bus_4\
	\Control_Reg_2:control_bus_3\
	\Control_Reg_2:control_bus_2\
	\PWM_ColorSensor:PWMUDB:km_run\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_ColorSensor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_ColorSensor:PWMUDB:capt_rising\
	\PWM_ColorSensor:PWMUDB:capt_falling\
	\PWM_ColorSensor:PWMUDB:trig_rise\
	\PWM_ColorSensor:PWMUDB:trig_fall\
	\PWM_ColorSensor:PWMUDB:sc_kill\
	\PWM_ColorSensor:PWMUDB:min_kill\
	\PWM_ColorSensor:PWMUDB:km_tc\
	\PWM_ColorSensor:PWMUDB:db_tc\
	\PWM_ColorSensor:PWMUDB:dith_sel\
	\PWM_ColorSensor:PWMUDB:compare2\
	\PWM_ColorSensor:Net_101\
	Net_451
	Net_452
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_31\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_30\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_29\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_28\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_27\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_26\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_25\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_24\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_23\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_22\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_21\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_20\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_19\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_18\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_17\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_16\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_15\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_14\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_13\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_12\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_11\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_10\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_9\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_8\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_7\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_6\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_5\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_4\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_3\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_2\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_1\
	\PWM_ColorSensor:PWMUDB:MODULE_4:b_0\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_453
	\PWM_ColorSensor:Net_113\
	\PWM_ColorSensor:Net_107\
	\PWM_ColorSensor:Net_114\
	Net_298
	Net_299
	\Counter_ColorSensor:Net_49\
	\Counter_ColorSensor:Net_82\
	\Counter_ColorSensor:Net_95\
	\Counter_ColorSensor:Net_91\
	\Counter_ColorSensor:Net_102\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_2\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_1\
	\Counter_ColorSensor:CounterUDB:ctrl_cmod_0\
	Net_294
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_310
	Net_311
	Net_1088
	Net_1093
	\PWM_SmallServo:Net_114\
	Net_1098
	Net_1103
	\PWM_BigServo:Net_114\
	\UART_1:BUART:reset_sr\
	Net_620
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_611
	\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_9:lt\
	\UART_1:BUART:sRX:MODULE_9:eq\
	\UART_1:BUART:sRX:MODULE_9:gt\
	\UART_1:BUART:sRX:MODULE_9:gte\
	\UART_1:BUART:sRX:MODULE_9:lte\
	Net_698
	\PWM_Flicker:PWMUDB:km_run\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Flicker:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Flicker:PWMUDB:capt_rising\
	\PWM_Flicker:PWMUDB:capt_falling\
	\PWM_Flicker:PWMUDB:trig_rise\
	\PWM_Flicker:PWMUDB:trig_fall\
	\PWM_Flicker:PWMUDB:sc_kill\
	\PWM_Flicker:PWMUDB:min_kill\
	\PWM_Flicker:PWMUDB:km_tc\
	\PWM_Flicker:PWMUDB:db_tc\
	\PWM_Flicker:PWMUDB:dith_sel\
	\PWM_Flicker:PWMUDB:compare2\
	\PWM_Flicker:Net_101\
	Net_786
	Net_787
	\PWM_Flicker:PWMUDB:MODULE_10:b_31\
	\PWM_Flicker:PWMUDB:MODULE_10:b_30\
	\PWM_Flicker:PWMUDB:MODULE_10:b_29\
	\PWM_Flicker:PWMUDB:MODULE_10:b_28\
	\PWM_Flicker:PWMUDB:MODULE_10:b_27\
	\PWM_Flicker:PWMUDB:MODULE_10:b_26\
	\PWM_Flicker:PWMUDB:MODULE_10:b_25\
	\PWM_Flicker:PWMUDB:MODULE_10:b_24\
	\PWM_Flicker:PWMUDB:MODULE_10:b_23\
	\PWM_Flicker:PWMUDB:MODULE_10:b_22\
	\PWM_Flicker:PWMUDB:MODULE_10:b_21\
	\PWM_Flicker:PWMUDB:MODULE_10:b_20\
	\PWM_Flicker:PWMUDB:MODULE_10:b_19\
	\PWM_Flicker:PWMUDB:MODULE_10:b_18\
	\PWM_Flicker:PWMUDB:MODULE_10:b_17\
	\PWM_Flicker:PWMUDB:MODULE_10:b_16\
	\PWM_Flicker:PWMUDB:MODULE_10:b_15\
	\PWM_Flicker:PWMUDB:MODULE_10:b_14\
	\PWM_Flicker:PWMUDB:MODULE_10:b_13\
	\PWM_Flicker:PWMUDB:MODULE_10:b_12\
	\PWM_Flicker:PWMUDB:MODULE_10:b_11\
	\PWM_Flicker:PWMUDB:MODULE_10:b_10\
	\PWM_Flicker:PWMUDB:MODULE_10:b_9\
	\PWM_Flicker:PWMUDB:MODULE_10:b_8\
	\PWM_Flicker:PWMUDB:MODULE_10:b_7\
	\PWM_Flicker:PWMUDB:MODULE_10:b_6\
	\PWM_Flicker:PWMUDB:MODULE_10:b_5\
	\PWM_Flicker:PWMUDB:MODULE_10:b_4\
	\PWM_Flicker:PWMUDB:MODULE_10:b_3\
	\PWM_Flicker:PWMUDB:MODULE_10:b_2\
	\PWM_Flicker:PWMUDB:MODULE_10:b_1\
	\PWM_Flicker:PWMUDB:MODULE_10:b_0\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_782
	Net_788
	\PWM_Flicker:Net_113\
	\PWM_Flicker:Net_107\
	\PWM_Flicker:Net_114\

    Synthesized names
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 528 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_IN_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Wheels:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Wheels:PWMUDB:trig_out\ to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_22 to zero
Aliasing \PWM_Wheels:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:ltch_kill_reg\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:min_kill_reg\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:final_kill\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Wheels:PWMUDB:dith_count_1\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:dith_count_0\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:status_6\ to zero
Aliasing \PWM_Wheels:PWMUDB:status_4\ to zero
Aliasing \PWM_Wheels:PWMUDB:cmp1_status_reg\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:cmp2_status_reg\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:final_kill_reg\\R\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Wheels:PWMUDB:cs_addr_0\ to \PWM_Wheels:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Wheels:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_ENA_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_1:Net_1229\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_A_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_B_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_IN_3_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_IN_4_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_ENB_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:underflow\ to \QuadDec_2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_2:Cnt16:CounterUDB:tc_i\ to \QuadDec_2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_2:Net_1229\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_A_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_B_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \I2C_1:Net_969\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Front_Echo_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Trigger_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__led_green_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Right_Echo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:ctrl_cmode_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_3:TimerUDB:trigger_enable\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODIN4_1\ to \Timer_3:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODIN4_0\ to \Timer_3:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Timer_3:TimerUDB:status_6\ to zero
Aliasing \Timer_3:TimerUDB:status_5\ to zero
Aliasing \Timer_3:TimerUDB:status_4\ to zero
Aliasing \Timer_3:TimerUDB:status_0\ to \Timer_3:TimerUDB:tc_i\
Aliasing tmpOE__IR_input_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Left_Echo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__led_red_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__Front_Echo_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_out\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_disable\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_1\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_0\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:status_6\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:status_4\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp2\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\R\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:cs_addr_0\ to \PWM_ColorSensor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_ColorSensor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:Net_89\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:ctrl_capmode_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \Counter_ColorSensor:CounterUDB:tc_i\ to \Counter_ColorSensor:CounterUDB:reload_tc\
Aliasing tmpOE__led_blue_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__S1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__CS_LED_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__CS_out_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_SmallServo:Net_113\ to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_463 to zero
Aliasing \PWM_BigServo:Net_113\ to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_567 to zero
Aliasing tmpOE__small_servo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__big_servo_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN7_1\ to \UART_1:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN7_0\ to \UART_1:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN8_1\ to \UART_1:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN8_0\ to \UART_1:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_2\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_1\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Rx_BT_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Tx_BT_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_693 to zero
Aliasing \Timer_2:Net_260\ to zero
Aliasing \Timer_2:Net_102\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Sharp_IR_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__Motor_Flicker_IN_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Motor_Flicker_IN_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing Net_754 to zero
Aliasing tmpOE__Motor_Flicker_ENA_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Flicker:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Flicker:PWMUDB:trig_out\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Flicker:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:ltch_kill_reg\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:min_kill_reg\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:final_kill\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Flicker:PWMUDB:dith_count_1\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:dith_count_0\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:status_6\ to zero
Aliasing \PWM_Flicker:PWMUDB:status_4\ to zero
Aliasing \PWM_Flicker:PWMUDB:cmp2\ to zero
Aliasing \PWM_Flicker:PWMUDB:cmp1_status_reg\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:cmp2_status_reg\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:final_kill_reg\\R\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Flicker:PWMUDB:cs_addr_0\ to \PWM_Flicker:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Flicker:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Flicker:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Limit_2_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing tmpOE__Limit_1_net_0 to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Wheels:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Wheels:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Wheels:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Wheels:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Wheels:PWMUDB:tc_i_reg\\D\ to \PWM_Wheels:PWMUDB:status_2\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_ColorSensor:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_ColorSensor:PWMUDB:prevCompare1\\D\ to \PWM_ColorSensor:PWMUDB:pwm_temp\
Aliasing \PWM_ColorSensor:PWMUDB:tc_i_reg\\D\ to \PWM_ColorSensor:PWMUDB:status_2\
Aliasing \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\\D\ to \Counter_ColorSensor:CounterUDB:prevCompare\\D\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_Flicker:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Flicker:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Flicker:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Flicker:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_1_IN_1_net_0
Aliasing \PWM_Flicker:PWMUDB:prevCompare1\\D\ to \PWM_Flicker:PWMUDB:pwm_temp\
Aliasing \PWM_Flicker:PWMUDB:tc_i_reg\\D\ to \PWM_Flicker:PWMUDB:status_2\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_883_0
Aliasing Net_827_0D to zero
Aliasing Net_826_0D to zero
Aliasing Net_825_0D to zero
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Net_883_1
Aliasing Net_827_1D to zero
Aliasing Net_826_1D to zero
Aliasing Net_825_1D to zero
Removing Lhs of wire one[6] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_IN_2_net_0[9] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:ctrl_enable\[28] = \PWM_Wheels:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Wheels:PWMUDB:hwCapture\[38] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:hwEnable\[39] = \PWM_Wheels:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Wheels:PWMUDB:trig_out\[43] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:runmode_enable\\R\[45] = zero[2]
Removing Lhs of wire Net_22[46] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:runmode_enable\\S\[47] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_enable\[48] = \PWM_Wheels:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWM_Wheels:PWMUDB:ltch_kill_reg\\R\[52] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:ltch_kill_reg\\S\[53] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:min_kill_reg\\R\[54] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:min_kill_reg\\S\[55] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_kill\[58] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_1\[62] = \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_1\[350]
Removing Lhs of wire \PWM_Wheels:PWMUDB:add_vi_vv_MODGEN_1_0\[64] = \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_0\[351]
Removing Lhs of wire \PWM_Wheels:PWMUDB:dith_count_1\\R\[65] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:dith_count_1\\S\[66] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:dith_count_0\\R\[67] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:dith_count_0\\S\[68] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:status_6\[71] = zero[2]
Removing Rhs of wire \PWM_Wheels:PWMUDB:status_5\[72] = \PWM_Wheels:PWMUDB:final_kill_reg\[87]
Removing Lhs of wire \PWM_Wheels:PWMUDB:status_4\[73] = zero[2]
Removing Rhs of wire \PWM_Wheels:PWMUDB:status_3\[74] = \PWM_Wheels:PWMUDB:fifo_full\[94]
Removing Rhs of wire \PWM_Wheels:PWMUDB:status_1\[76] = \PWM_Wheels:PWMUDB:cmp2_status_reg\[86]
Removing Rhs of wire \PWM_Wheels:PWMUDB:status_0\[77] = \PWM_Wheels:PWMUDB:cmp1_status_reg\[85]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp1_status_reg\\R\[88] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp1_status_reg\\S\[89] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp2_status_reg\\R\[90] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp2_status_reg\\S\[91] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_kill_reg\\R\[92] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_kill_reg\\S\[93] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cs_addr_2\[95] = \PWM_Wheels:PWMUDB:tc_i\[50]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cs_addr_1\[96] = \PWM_Wheels:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cs_addr_0\[97] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:compare1\[178] = \PWM_Wheels:PWMUDB:cmp1_less\[149]
Removing Lhs of wire \PWM_Wheels:PWMUDB:compare2\[179] = \PWM_Wheels:PWMUDB:cmp2_less\[152]
Removing Rhs of wire Net_33[189] = \PWM_Wheels:PWMUDB:pwm1_i_reg\[182]
Removing Rhs of wire Net_27[190] = \PWM_Wheels:PWMUDB:pwm2_i_reg\[184]
Removing Lhs of wire \PWM_Wheels:PWMUDB:pwm_temp\[191] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_23\[232] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_22\[233] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_21\[234] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_20\[235] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_19\[236] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_18\[237] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_17\[238] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_16\[239] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_15\[240] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_14\[241] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_13\[242] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_12\[243] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_11\[244] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_10\[245] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_9\[246] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_8\[247] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_7\[248] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_6\[249] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_5\[250] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_4\[251] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_3\[252] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_2\[253] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_1\[254] = \PWM_Wheels:PWMUDB:MODIN1_1\[255]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODIN1_1\[255] = \PWM_Wheels:PWMUDB:dith_count_1\[61]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:a_0\[256] = \PWM_Wheels:PWMUDB:MODIN1_0\[257]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODIN1_0\[257] = \PWM_Wheels:PWMUDB:dith_count_0\[63]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[389] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[390] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_ENA_net_0[399] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_1:Net_1275\[406] = \QuadDec_1:Cnt16:Net_49\[407]
Removing Rhs of wire \QuadDec_1:Net_1275\[406] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[463]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[409] = \QuadDec_1:Net_1251\[410]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[419] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[420] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[432] = \QuadDec_1:Cnt16:CounterUDB:control_7\[424]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[434] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[435] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[433]
Removing Rhs of wire \QuadDec_1:Net_1260\[439] = \QuadDec_1:bQuadDec:state_2\[577]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[441] = \QuadDec_1:Cnt16:CounterUDB:control_7\[424]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[442] = \QuadDec_1:Cnt16:CounterUDB:control_7\[424]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[443] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[444]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[445] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[446]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[447] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[448]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[449] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[450]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[451] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[437]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[452] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[453]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[454] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[455]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[457] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[458]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[459] = \QuadDec_1:Cnt16:CounterUDB:status_1\[445]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[462] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[440]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[464] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[465]
Removing Rhs of wire \QuadDec_1:Net_1264\[468] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[467]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[472] = \QuadDec_1:Net_1251\[410]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[473] = \QuadDec_1:Net_1251\[410]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[474] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[471]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[475] = \QuadDec_1:Cnt16:CounterUDB:reload\[438]
Removing Lhs of wire \QuadDec_1:Net_1290\[552] = \QuadDec_1:Net_1275\[406]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[575] = \QuadDec_1:Net_1232\[576]
Removing Lhs of wire \QuadDec_1:Net_1232\[576] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[578] = \QuadDec_1:bQuadDec:state_3\[579]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[582] = \QuadDec_1:Net_530\[583]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[584] = \QuadDec_1:Net_611\[585]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[586] = \QuadDec_1:Net_1260\[439]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[587] = \QuadDec_1:bQuadDec:error\[578]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[588] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[589] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[590] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_1229\[595] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_1:Net_1272\[596] = \QuadDec_1:Net_1264\[468]
Removing Lhs of wire tmpOE__Motor_1_Phase_A_net_0[599] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_Phase_B_net_0[604] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_IN_3_net_0[609] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_IN_4_net_0[615] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_ENB_net_0[621] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_2:Net_1275\[628] = \QuadDec_2:Cnt16:Net_49\[629]
Removing Rhs of wire \QuadDec_2:Net_1275\[628] = \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\[685]
Removing Lhs of wire \QuadDec_2:Cnt16:Net_89\[631] = \QuadDec_2:Net_1251\[632]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\[641] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\[642] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\[654] = \QuadDec_2:Cnt16:CounterUDB:control_7\[646]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_rising\[656] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_falling\[657] = \QuadDec_2:Cnt16:CounterUDB:prevCapture\[655]
Removing Rhs of wire \QuadDec_2:Net_1260\[661] = \QuadDec_2:bQuadDec:state_2\[799]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:final_enable\[663] = \QuadDec_2:Cnt16:CounterUDB:control_7\[646]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:counter_enable\[664] = \QuadDec_2:Cnt16:CounterUDB:control_7\[646]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_0\[665] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\[666]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_1\[667] = \QuadDec_2:Cnt16:CounterUDB:per_zero\[668]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_2\[669] = \QuadDec_2:Cnt16:CounterUDB:overflow_status\[670]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_3\[671] = \QuadDec_2:Cnt16:CounterUDB:underflow_status\[672]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:status_4\[673] = \QuadDec_2:Cnt16:CounterUDB:hwCapture\[659]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_5\[674] = \QuadDec_2:Cnt16:CounterUDB:fifo_full\[675]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_6\[676] = \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\[677]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow\[679] = \QuadDec_2:Cnt16:CounterUDB:per_FF\[680]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow\[681] = \QuadDec_2:Cnt16:CounterUDB:status_1\[667]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_i\[684] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[662]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[686] = \QuadDec_2:Cnt16:CounterUDB:cmp_equal\[687]
Removing Rhs of wire \QuadDec_2:Net_1264\[690] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\[689]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:dp_dir\[694] = \QuadDec_2:Net_1251\[632]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\[695] = \QuadDec_2:Net_1251\[632]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\[696] = \QuadDec_2:Cnt16:CounterUDB:count_enable\[693]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\[697] = \QuadDec_2:Cnt16:CounterUDB:reload\[660]
Removing Lhs of wire \QuadDec_2:Net_1290\[774] = \QuadDec_2:Net_1275\[628]
Removing Lhs of wire \QuadDec_2:bQuadDec:index_filt\[797] = \QuadDec_2:Net_1232\[798]
Removing Lhs of wire \QuadDec_2:Net_1232\[798] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_2:bQuadDec:error\[800] = \QuadDec_2:bQuadDec:state_3\[801]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_0\[804] = \QuadDec_2:Net_530\[805]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_1\[806] = \QuadDec_2:Net_611\[807]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_2\[808] = \QuadDec_2:Net_1260\[661]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_3\[809] = \QuadDec_2:bQuadDec:error\[800]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_4\[810] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_5\[811] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_6\[812] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_1229\[817] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_2:Net_1272\[818] = \QuadDec_2:Net_1264\[690]
Removing Lhs of wire tmpOE__Motor_2_Phase_A_net_0[821] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_Phase_B_net_0[826] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_12[832] = zero[2]
Removing Rhs of wire Net_158[836] = \Timer_1:Net_53\[837]
Removing Rhs of wire Net_158[836] = \Timer_1:TimerUDB:tc_reg_i\[869]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[851] = \Timer_1:TimerUDB:control_7\[843]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[853] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[862] = \Timer_1:TimerUDB:runmode_enable\[874]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[863] = \Timer_1:TimerUDB:hwEnable\[864]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[863] = \Timer_1:TimerUDB:control_7\[843]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[866] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[868] = \Timer_1:TimerUDB:status_tc\[865]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[873] = \Timer_1:TimerUDB:capt_fifo_load\[861]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[876] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[877] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[878] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[879] = \Timer_1:TimerUDB:status_tc\[865]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[880] = \Timer_1:TimerUDB:capt_fifo_load\[861]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[881] = \Timer_1:TimerUDB:fifo_full\[882]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[883] = \Timer_1:TimerUDB:fifo_nempty\[884]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[886] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[887] = \Timer_1:TimerUDB:trig_reg\[875]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[888] = \Timer_1:TimerUDB:per_zero\[867]
Removing Rhs of wire \I2C_1:sda_x_wire\[1019] = \I2C_1:Net_643_1\[1020]
Removing Rhs of wire \I2C_1:Net_697\[1022] = \I2C_1:Net_643_2\[1028]
Removing Rhs of wire \I2C_1:Net_1109_0\[1025] = \I2C_1:scl_yfb\[1038]
Removing Rhs of wire \I2C_1:Net_1109_1\[1026] = \I2C_1:sda_yfb\[1039]
Removing Lhs of wire \I2C_1:scl_x_wire\[1029] = \I2C_1:Net_643_0\[1027]
Removing Lhs of wire \I2C_1:Net_969\[1030] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[1031] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1041] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1044] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Front_Echo_1_net_0[1052] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[1058] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__SDA_1_net_0[1063] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Trigger_net_0[1070] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__led_green_net_0[1076] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Right_Echo_net_0[1082] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_679_1[1088] = \Control_Reg_2:control_out_1\[1327]
Removing Rhs of wire Net_679_1[1088] = \Control_Reg_2:control_1\[1336]
Removing Rhs of wire Net_679_0[1089] = \Control_Reg_2:control_out_0\[1328]
Removing Rhs of wire Net_679_0[1089] = \Control_Reg_2:control_0\[1337]
Removing Rhs of wire Net_624[1092] = \mux_1:tmp__mux_1_reg\[1087]
Removing Rhs of wire Net_626[1094] = \Timer_3:Net_55\[1095]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_enable\[1112] = \Timer_3:TimerUDB:control_7\[1104]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_cmode_1\[1114] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_cmode_0\[1115] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_ic_1\[1118] = \Timer_3:TimerUDB:control_1\[1110]
Removing Lhs of wire \Timer_3:TimerUDB:ctrl_ic_0\[1119] = \Timer_3:TimerUDB:control_0\[1111]
Removing Rhs of wire \Timer_3:TimerUDB:timer_enable\[1123] = \Timer_3:TimerUDB:runmode_enable\[1196]
Removing Rhs of wire \Timer_3:TimerUDB:run_mode\[1124] = \Timer_3:TimerUDB:hwEnable_reg\[1125]
Removing Lhs of wire \Timer_3:TimerUDB:trigger_enable\[1127] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:tc_i\[1129] = \Timer_3:TimerUDB:status_tc\[1126]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[1135] = \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[1174]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[1136] = \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[1191]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[1138] = \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[1192]
Removing Lhs of wire \Timer_3:TimerUDB:capt_fifo_load_int\[1140] = \Timer_3:TimerUDB:capt_int_temp\[1139]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[1141] = \Timer_3:TimerUDB:sIntCapCount:MODIN2_1\[1142]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN2_1\[1142] = \Timer_3:TimerUDB:int_capt_count_1\[1134]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[1143] = \Timer_3:TimerUDB:sIntCapCount:MODIN2_0\[1144]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN2_0\[1144] = \Timer_3:TimerUDB:int_capt_count_0\[1137]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[1145] = \Timer_3:TimerUDB:sIntCapCount:MODIN3_1\[1146]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN3_1\[1146] = \Timer_3:TimerUDB:control_1\[1110]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[1147] = \Timer_3:TimerUDB:sIntCapCount:MODIN3_0\[1148]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN3_0\[1148] = \Timer_3:TimerUDB:control_0\[1111]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[1149] = \Timer_3:TimerUDB:int_capt_count_1\[1134]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[1150] = \Timer_3:TimerUDB:int_capt_count_0\[1137]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[1151] = \Timer_3:TimerUDB:control_1\[1110]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[1152] = \Timer_3:TimerUDB:control_0\[1111]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[1153] = \Timer_3:TimerUDB:int_capt_count_1\[1134]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[1154] = \Timer_3:TimerUDB:int_capt_count_0\[1137]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[1155] = \Timer_3:TimerUDB:control_1\[1110]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[1156] = \Timer_3:TimerUDB:control_0\[1111]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[1159] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[1160] = \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[1158]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[1162] = \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[1161]
Removing Rhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[1174] = \Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[1163]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[1185] = \Timer_3:TimerUDB:int_capt_count_1\[1134]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN4_1\[1186] = \Timer_3:TimerUDB:int_capt_count_1\[1134]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[1187] = \Timer_3:TimerUDB:int_capt_count_0\[1137]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODIN4_0\[1188] = \Timer_3:TimerUDB:int_capt_count_0\[1137]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1194] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1195] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Timer_3:TimerUDB:status_6\[1199] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_5\[1200] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_4\[1201] = zero[2]
Removing Lhs of wire \Timer_3:TimerUDB:status_0\[1202] = \Timer_3:TimerUDB:status_tc\[1126]
Removing Lhs of wire \Timer_3:TimerUDB:status_1\[1203] = \Timer_3:TimerUDB:capt_int_temp\[1139]
Removing Rhs of wire \Timer_3:TimerUDB:status_2\[1204] = \Timer_3:TimerUDB:fifo_full\[1205]
Removing Rhs of wire \Timer_3:TimerUDB:status_3\[1206] = \Timer_3:TimerUDB:fifo_nempty\[1207]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_2\[1209] = Net_627[1071]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_1\[1210] = \Timer_3:TimerUDB:trig_reg\[1198]
Removing Lhs of wire \Timer_3:TimerUDB:cs_addr_0\[1211] = \Timer_3:TimerUDB:per_zero\[1128]
Removing Lhs of wire tmpOE__IR_input_net_0[1295] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Left_Echo_net_0[1302] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__led_red_net_0[1308] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_2:clk\[1313] = zero[2]
Removing Lhs of wire \Control_Reg_2:rst\[1314] = zero[2]
Removing Lhs of wire tmpOE__Front_Echo_2_net_0[1339] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ctrl_enable\[1357] = \PWM_ColorSensor:PWMUDB:control_7\[1349]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:hwCapture\[1367] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:hwEnable\[1368] = \PWM_ColorSensor:PWMUDB:control_7\[1349]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_out\[1372] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:runmode_enable\\R\[1376] = Net_108[1377]
Removing Rhs of wire Net_108[1377] = \Control_Reg_1:control_out_0\[1981]
Removing Rhs of wire Net_108[1377] = \Control_Reg_1:control_0\[2004]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:runmode_enable\\S\[1378] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_disable\\R\[1379] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_disable\\S\[1380] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_enable\[1381] = \PWM_ColorSensor:PWMUDB:runmode_enable\[1373]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\R\[1384] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\S\[1385] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\R\[1386] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\S\[1387] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill\[1390] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_1\[1394] = \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_1\[1681]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:add_vi_vv_MODGEN_4_0\[1396] = \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_0\[1682]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_1\\R\[1397] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_1\\S\[1398] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_0\\R\[1399] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:dith_count_0\\S\[1400] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:status_6\[1403] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_5\[1404] = \PWM_ColorSensor:PWMUDB:final_kill_reg\[1418]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:status_4\[1405] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_3\[1406] = \PWM_ColorSensor:PWMUDB:fifo_full\[1425]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_1\[1408] = \PWM_ColorSensor:PWMUDB:cmp2_status_reg\[1417]
Removing Rhs of wire \PWM_ColorSensor:PWMUDB:status_0\[1409] = \PWM_ColorSensor:PWMUDB:cmp1_status_reg\[1416]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status\[1414] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2\[1415] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\R\[1419] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\S\[1420] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\R\[1421] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\S\[1422] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\R\[1423] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\S\[1424] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_2\[1426] = \PWM_ColorSensor:PWMUDB:tc_i\[1374]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_1\[1427] = \PWM_ColorSensor:PWMUDB:runmode_enable\[1373]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cs_addr_0\[1428] = Net_108[1377]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:compare1\[1509] = \PWM_ColorSensor:PWMUDB:cmp1_less\[1480]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm1_i\[1514] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm2_i\[1516] = zero[2]
Removing Rhs of wire \PWM_ColorSensor:Net_96\[1519] = \PWM_ColorSensor:PWMUDB:pwm_i_reg\[1511]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm_temp\[1522] = \PWM_ColorSensor:PWMUDB:cmp1\[1412]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_23\[1563] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_22\[1564] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_21\[1565] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_20\[1566] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_19\[1567] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_18\[1568] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_17\[1569] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_16\[1570] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_15\[1571] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_14\[1572] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_13\[1573] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_12\[1574] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_11\[1575] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_10\[1576] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_9\[1577] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_8\[1578] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_7\[1579] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_6\[1580] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_5\[1581] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_4\[1582] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_3\[1583] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_2\[1584] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_1\[1585] = \PWM_ColorSensor:PWMUDB:MODIN5_1\[1586]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODIN5_1\[1586] = \PWM_ColorSensor:PWMUDB:dith_count_1\[1393]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:a_0\[1587] = \PWM_ColorSensor:PWMUDB:MODIN5_0\[1588]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODIN5_0\[1588] = \PWM_ColorSensor:PWMUDB:dith_count_0\[1395]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1720] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1721] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_288[1722] = \PWM_ColorSensor:Net_96\[1519]
Removing Rhs of wire Net_101[1723] = \PWM_ColorSensor:Net_55\[1410]
Removing Lhs of wire \Counter_ColorSensor:Net_89\[1733] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_capmode_1\[1742] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_capmode_0\[1743] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:ctrl_enable\[1755] = \Counter_ColorSensor:CounterUDB:control_7\[1747]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:final_enable\[1763] = \Counter_ColorSensor:CounterUDB:control_7\[1747]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_0\[1768] = \Counter_ColorSensor:CounterUDB:cmp_out_status\[1769]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_1\[1770] = \Counter_ColorSensor:CounterUDB:per_zero\[1771]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_2\[1772] = \Counter_ColorSensor:CounterUDB:overflow_status\[1765]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_3\[1773] = \Counter_ColorSensor:CounterUDB:underflow_status\[1766]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:status_4\[1774] = \Counter_ColorSensor:CounterUDB:hwCapture\[1760]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_5\[1775] = \Counter_ColorSensor:CounterUDB:fifo_full\[1776]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:status_6\[1777] = \Counter_ColorSensor:CounterUDB:fifo_nempty\[1778]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:dp_dir\[1781] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:tc_i\[1786] = \Counter_ColorSensor:CounterUDB:reload_tc\[1762]
Removing Rhs of wire \Counter_ColorSensor:CounterUDB:cmp_out_i\[1788] = \Counter_ColorSensor:CounterUDB:cmp_less\[1789]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_2\[1796] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_1\[1797] = \Counter_ColorSensor:CounterUDB:count_enable\[1795]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cs_addr_0\[1798] = \Counter_ColorSensor:CounterUDB:reload\[1761]
Removing Lhs of wire tmpOE__led_blue_net_0[1973] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[1979] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[1980] = zero[2]
Removing Lhs of wire tmpOE__S1_net_0[2006] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[2012] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[2018] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[2024] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__CS_LED_net_0[2030] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__CS_out_net_0[2036] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_SmallServo:Net_107\[2042] = zero[2]
Removing Lhs of wire \PWM_SmallServo:Net_113\[2043] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_463[2044] = zero[2]
Removing Rhs of wire Net_851[2048] = \PWM_SmallServo:Net_57\[2046]
Removing Lhs of wire \PWM_BigServo:Net_107\[2054] = zero[2]
Removing Lhs of wire \PWM_BigServo:Net_113\[2055] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_567[2056] = zero[2]
Removing Rhs of wire Net_840[2060] = \PWM_BigServo:Net_57\[2058]
Removing Lhs of wire tmpOE__small_servo_net_0[2065] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__big_servo_net_0[2071] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[2078] = \UART_1:Net_9\[2077]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[2082] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[2083] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[2084] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[2085] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[2086] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[2087] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[2088] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[2089] = zero[2]
Removing Rhs of wire Net_615[2096] = \UART_1:BUART:rx_interrupt_out\[2097]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[2101] = \UART_1:BUART:tx_bitclk_dp\[2137]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[2147] = \UART_1:BUART:tx_counter_dp\[2138]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[2148] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[2149] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[2150] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[2152] = \UART_1:BUART:tx_fifo_empty\[2115]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[2154] = \UART_1:BUART:tx_fifo_notfull\[2114]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[2214] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[2222] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[2233]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[2224] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[2234]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[2225] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[2250]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[2226] = \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[2264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[2227] = \UART_1:BUART:sRX:s23Poll:MODIN6_1\[2228]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_1\[2228] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[2229] = \UART_1:BUART:sRX:s23Poll:MODIN6_0\[2230]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_0\[2230] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2236] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2237] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[2238] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN7_1\[2239] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[2240] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN7_0\[2241] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[2242] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[2243] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[2244] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[2245] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[2246] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[2247] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[2252] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN8_1\[2253] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[2254] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN8_0\[2255] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[2256] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[2257] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[2258] = \UART_1:BUART:pollcount_1\[2220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[2259] = \UART_1:BUART:pollcount_0\[2223]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[2260] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[2261] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[2268] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[2269] = \UART_1:BUART:rx_parity_error_status\[2270]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[2271] = \UART_1:BUART:rx_stop_bit_error\[2272]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_8\[2282] = \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\[2331]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_9\[2286] = \UART_1:BUART:sRX:MODULE_9:g1:a0:xneq\[2353]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_6\[2287] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_5\[2288] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_4\[2289] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_3\[2290] = \UART_1:BUART:sRX:MODIN9_6\[2291]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN9_6\[2291] = \UART_1:BUART:rx_count_6\[2209]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_2\[2292] = \UART_1:BUART:sRX:MODIN9_5\[2293]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN9_5\[2293] = \UART_1:BUART:rx_count_5\[2210]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_1\[2294] = \UART_1:BUART:sRX:MODIN9_4\[2295]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN9_4\[2295] = \UART_1:BUART:rx_count_4\[2211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_0\[2296] = \UART_1:BUART:sRX:MODIN9_3\[2297]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN9_3\[2297] = \UART_1:BUART:rx_count_3\[2212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_6\[2298] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_5\[2299] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_4\[2300] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_3\[2301] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_2\[2302] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_1\[2303] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_0\[2304] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_6\[2305] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_5\[2306] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_4\[2307] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_3\[2308] = \UART_1:BUART:rx_count_6\[2209]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_2\[2309] = \UART_1:BUART:rx_count_5\[2210]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_1\[2310] = \UART_1:BUART:rx_count_4\[2211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_0\[2311] = \UART_1:BUART:rx_count_3\[2212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_6\[2312] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_5\[2313] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_4\[2314] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_3\[2315] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_2\[2316] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_1\[2317] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_0\[2318] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:newa_0\[2333] = \UART_1:BUART:rx_postpoll\[2168]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:newb_0\[2334] = \UART_1:BUART:rx_parity_bit\[2285]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:dataa_0\[2335] = \UART_1:BUART:rx_postpoll\[2168]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:datab_0\[2336] = \UART_1:BUART:rx_parity_bit\[2285]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[2337] = \UART_1:BUART:rx_postpoll\[2168]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[2338] = \UART_1:BUART:rx_parity_bit\[2285]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[2340] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[2341] = \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[2339]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[2342] = \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[2339]
Removing Lhs of wire tmpOE__Rx_BT_net_0[2364] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_BT_net_0[2369] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_693[2375] = zero[2]
Removing Lhs of wire \Timer_2:Net_260\[2377] = zero[2]
Removing Lhs of wire \Timer_2:Net_266\[2378] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_697[2382] = \Timer_2:Net_57\[2381]
Removing Lhs of wire \Timer_2:Net_102\[2384] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Sharp_IR_net_0[2387] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[2398] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[2399] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[2400] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[2401] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[2402] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[2403] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[2404] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[2405] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[2409] = \ADC_SAR_1:Net_221\[2410]
Removing Lhs of wire \ADC_SAR_1:soc\[2415] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_383\[2441] = zero[2]
Removing Lhs of wire tmpOE__Motor_Flicker_IN_1_net_0[2443] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_Flicker_IN_2_net_0[2449] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire Net_754[2456] = zero[2]
Removing Lhs of wire tmpOE__Motor_Flicker_ENA_1_net_0[2458] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_755[2459] = \PWM_Flicker:Net_96\[2635]
Removing Rhs of wire Net_755[2459] = \PWM_Flicker:PWMUDB:pwm_i_reg\[2627]
Removing Lhs of wire \PWM_Flicker:PWMUDB:ctrl_enable\[2477] = \PWM_Flicker:PWMUDB:control_7\[2469]
Removing Lhs of wire \PWM_Flicker:PWMUDB:hwCapture\[2487] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:hwEnable\[2488] = \PWM_Flicker:PWMUDB:control_7\[2469]
Removing Lhs of wire \PWM_Flicker:PWMUDB:trig_out\[2492] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Flicker:PWMUDB:runmode_enable\\R\[2494] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:runmode_enable\\S\[2495] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_enable\[2496] = \PWM_Flicker:PWMUDB:runmode_enable\[2493]
Removing Lhs of wire \PWM_Flicker:PWMUDB:ltch_kill_reg\\R\[2500] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:ltch_kill_reg\\S\[2501] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:min_kill_reg\\R\[2502] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:min_kill_reg\\S\[2503] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_kill\[2506] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_1\[2510] = \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_1\[2797]
Removing Lhs of wire \PWM_Flicker:PWMUDB:add_vi_vv_MODGEN_10_0\[2512] = \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_0\[2798]
Removing Lhs of wire \PWM_Flicker:PWMUDB:dith_count_1\\R\[2513] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:dith_count_1\\S\[2514] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:dith_count_0\\R\[2515] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:dith_count_0\\S\[2516] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:status_6\[2519] = zero[2]
Removing Rhs of wire \PWM_Flicker:PWMUDB:status_5\[2520] = \PWM_Flicker:PWMUDB:final_kill_reg\[2534]
Removing Lhs of wire \PWM_Flicker:PWMUDB:status_4\[2521] = zero[2]
Removing Rhs of wire \PWM_Flicker:PWMUDB:status_3\[2522] = \PWM_Flicker:PWMUDB:fifo_full\[2541]
Removing Rhs of wire \PWM_Flicker:PWMUDB:status_1\[2524] = \PWM_Flicker:PWMUDB:cmp2_status_reg\[2533]
Removing Rhs of wire \PWM_Flicker:PWMUDB:status_0\[2525] = \PWM_Flicker:PWMUDB:cmp1_status_reg\[2532]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp2_status\[2530] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp2\[2531] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp1_status_reg\\R\[2535] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp1_status_reg\\S\[2536] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp2_status_reg\\R\[2537] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp2_status_reg\\S\[2538] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_kill_reg\\R\[2539] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_kill_reg\\S\[2540] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cs_addr_2\[2542] = \PWM_Flicker:PWMUDB:tc_i\[2498]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cs_addr_1\[2543] = \PWM_Flicker:PWMUDB:runmode_enable\[2493]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cs_addr_0\[2544] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:compare1\[2625] = \PWM_Flicker:PWMUDB:cmp1_less\[2596]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm1_i\[2630] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm2_i\[2632] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm_temp\[2638] = \PWM_Flicker:PWMUDB:cmp1\[2528]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_23\[2679] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_22\[2680] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_21\[2681] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_20\[2682] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_19\[2683] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_18\[2684] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_17\[2685] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_16\[2686] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_15\[2687] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_14\[2688] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_13\[2689] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_12\[2690] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_11\[2691] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_10\[2692] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_9\[2693] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_8\[2694] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_7\[2695] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_6\[2696] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_5\[2697] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_4\[2698] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_3\[2699] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_2\[2700] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_1\[2701] = \PWM_Flicker:PWMUDB:MODIN10_1\[2702]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODIN10_1\[2702] = \PWM_Flicker:PWMUDB:dith_count_1\[2509]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:a_0\[2703] = \PWM_Flicker:PWMUDB:MODIN10_0\[2704]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODIN10_0\[2704] = \PWM_Flicker:PWMUDB:dith_count_0\[2511]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2836] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2837] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Rhs of wire Net_883_0[2848] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[2845]
Removing Rhs of wire Net_883_1[2855] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[2852]
Removing Lhs of wire tmpOE__Limit_2_net_0[2860] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Limit_1_net_0[2865] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:min_kill_reg\\D\[2871] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:prevCapture\\D\[2872] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:trig_last\\D\[2873] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:ltch_kill_reg\\D\[2876] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Wheels:PWMUDB:prevCompare1\\D\[2879] = \PWM_Wheels:PWMUDB:cmp1\[80]
Removing Lhs of wire \PWM_Wheels:PWMUDB:prevCompare2\\D\[2880] = \PWM_Wheels:PWMUDB:cmp2\[83]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp1_status_reg\\D\[2881] = \PWM_Wheels:PWMUDB:cmp1_status\[81]
Removing Lhs of wire \PWM_Wheels:PWMUDB:cmp2_status_reg\\D\[2882] = \PWM_Wheels:PWMUDB:cmp2_status\[84]
Removing Lhs of wire \PWM_Wheels:PWMUDB:pwm_i_reg\\D\[2884] = \PWM_Wheels:PWMUDB:pwm_i\[181]
Removing Lhs of wire \PWM_Wheels:PWMUDB:pwm1_i_reg\\D\[2885] = \PWM_Wheels:PWMUDB:pwm1_i\[183]
Removing Lhs of wire \PWM_Wheels:PWMUDB:pwm2_i_reg\\D\[2886] = \PWM_Wheels:PWMUDB:pwm2_i\[185]
Removing Lhs of wire \PWM_Wheels:PWMUDB:tc_i_reg\\D\[2887] = \PWM_Wheels:PWMUDB:status_2\[75]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[2889] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2890] = \QuadDec_1:Cnt16:CounterUDB:overflow\[457]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2891] = \QuadDec_1:Cnt16:CounterUDB:status_1\[445]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[2892] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[440]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[2893] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[464]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2894] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[464]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[2895] = \QuadDec_1:Net_1203\[470]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\[2904] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\[2905] = \QuadDec_2:Cnt16:CounterUDB:overflow\[679]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\[2906] = \QuadDec_2:Cnt16:CounterUDB:status_1\[667]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\[2907] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[662]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\[2908] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[686]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2909] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[686]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\[2910] = \QuadDec_2:Net_1203\[692]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2918] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2919] = \Timer_1:TimerUDB:status_tc\[865]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2920] = \Timer_1:TimerUDB:control_7\[843]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2921] = \Timer_1:TimerUDB:capt_fifo_load\[861]
Removing Lhs of wire \Timer_3:TimerUDB:capture_last\\D\[2922] = Net_624[1092]
Removing Lhs of wire \Timer_3:TimerUDB:hwEnable_reg\\D\[2923] = \Timer_3:TimerUDB:hwEnable\[1131]
Removing Lhs of wire \Timer_3:TimerUDB:tc_reg_i\\D\[2924] = \Timer_3:TimerUDB:status_tc\[1126]
Removing Lhs of wire \Timer_3:TimerUDB:capture_out_reg_i\\D\[2925] = \Timer_3:TimerUDB:capt_fifo_load\[1122]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:min_kill_reg\\D\[2931] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:prevCapture\\D\[2932] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:trig_last\\D\[2933] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:ltch_kill_reg\\D\[2937] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:prevCompare1\\D\[2940] = \PWM_ColorSensor:PWMUDB:cmp1\[1412]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp1_status_reg\\D\[2941] = \PWM_ColorSensor:PWMUDB:cmp1_status\[1413]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:cmp2_status_reg\\D\[2942] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm_i_reg\\D\[2944] = \PWM_ColorSensor:PWMUDB:pwm_i\[1512]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm1_i_reg\\D\[2945] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:pwm2_i_reg\\D\[2946] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:tc_i_reg\\D\[2947] = \PWM_ColorSensor:PWMUDB:status_2\[1407]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:prevCapture\\D\[2948] = Net_288[1722]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:overflow_reg_i\\D\[2950] = \Counter_ColorSensor:CounterUDB:overflow\[1780]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow_reg_i\\D\[2951] = \Counter_ColorSensor:CounterUDB:underflow\[1783]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:tc_reg_i\\D\[2952] = \Counter_ColorSensor:CounterUDB:reload_tc\[1762]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:prevCompare\\D\[2953] = \Counter_ColorSensor:CounterUDB:cmp_out_i\[1788]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:cmp_out_reg_i\\D\[2954] = \Counter_ColorSensor:CounterUDB:cmp_out_i\[1788]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:count_stored_i\\D\[2955] = Net_295[1794]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2956] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2971] = \UART_1:BUART:rx_bitclk_pre\[2203]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2980] = \UART_1:BUART:rx_parity_error_pre\[2280]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2981] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:min_kill_reg\\D\[2985] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Flicker:PWMUDB:prevCapture\\D\[2986] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:trig_last\\D\[2987] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:ltch_kill_reg\\D\[2990] = tmpOE__Motor_1_IN_1_net_0[1]
Removing Lhs of wire \PWM_Flicker:PWMUDB:prevCompare1\\D\[2993] = \PWM_Flicker:PWMUDB:cmp1\[2528]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp1_status_reg\\D\[2994] = \PWM_Flicker:PWMUDB:cmp1_status\[2529]
Removing Lhs of wire \PWM_Flicker:PWMUDB:cmp2_status_reg\\D\[2995] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm_i_reg\\D\[2997] = \PWM_Flicker:PWMUDB:pwm_i\[2628]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm1_i_reg\\D\[2998] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:pwm2_i_reg\\D\[2999] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:tc_i_reg\\D\[3000] = \PWM_Flicker:PWMUDB:status_2\[2523]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[3001] = Net_813_0[2846]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[3002] = Net_883_0[2848]
Removing Lhs of wire Net_827_0D[3003] = zero[2]
Removing Lhs of wire Net_826_0D[3004] = zero[2]
Removing Lhs of wire Net_825_0D[3005] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[3006] = Net_813_1[2853]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[3007] = Net_883_1[2855]
Removing Lhs of wire Net_827_1D[3008] = zero[2]
Removing Lhs of wire Net_826_1D[3009] = zero[2]
Removing Lhs of wire Net_825_1D[3010] = zero[2]

------------------------------------------------------
Aliased 0 equations, 632 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Motor_1_IN_1_net_0' (cost = 0):
tmpOE__Motor_1_IN_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:cmp1\' (cost = 0):
\PWM_Wheels:PWMUDB:cmp1\ <= (\PWM_Wheels:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:cmp2\' (cost = 0):
\PWM_Wheels:PWMUDB:cmp2\ <= (\PWM_Wheels:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Wheels:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Wheels:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Wheels:PWMUDB:dith_count_1\ and \PWM_Wheels:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_2:bQuadDec:A_j\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_2:bQuadDec:A_k\ <= ((not \QuadDec_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_2:bQuadDec:B_j\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_2:bQuadDec:B_k\ <= ((not \QuadDec_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1151\' (cost = 0):
\QuadDec_2:Net_1151\ <= (not \QuadDec_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1287\' (cost = 0):
\QuadDec_2:Net_1287\ <= (not \QuadDec_2:Net_1264\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_624' (cost = 8):
Net_624 <= ((not Net_679_0 and Net_679_1 and Net_657)
	OR (not Net_679_1 and Net_679_0 and Net_630)
	OR (not Net_679_1 and not Net_679_0 and Net_654)
	OR (Net_655 and Net_679_1 and Net_679_0));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:fifo_load_polarized\' (cost = 4):
\Timer_3:TimerUDB:fifo_load_polarized\ <= ((not Net_655 and Net_679_1 and Net_679_0 and \Timer_3:TimerUDB:capture_last\)
	OR (not Net_679_0 and not Net_657 and Net_679_1 and \Timer_3:TimerUDB:capture_last\)
	OR (not Net_679_1 and not Net_630 and Net_679_0 and \Timer_3:TimerUDB:capture_last\)
	OR (not Net_654 and not Net_679_1 and not Net_679_0 and \Timer_3:TimerUDB:capture_last\));

Note:  Virtual signal \Timer_3:TimerUDB:capt_fifo_load\ with ( cost: 216 or cost_inv: 12)  > 90 or with size: 4 > 102 has been made a (soft) node.
\Timer_3:TimerUDB:capt_fifo_load\ <= ((not Net_655 and Net_679_1 and Net_679_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\)
	OR (not Net_679_0 and not Net_657 and Net_679_1 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\)
	OR (not Net_679_1 and not Net_630 and Net_679_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\)
	OR (not Net_654 and not Net_679_1 and not Net_679_0 and \Timer_3:TimerUDB:capture_last\ and \Timer_3:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:hwEnable\' (cost = 8):
\Timer_3:TimerUDB:hwEnable\ <= ((not Net_679_0 and Net_679_1 and Net_657 and \Timer_3:TimerUDB:control_7\)
	OR (not Net_679_1 and Net_679_0 and Net_630 and \Timer_3:TimerUDB:control_7\)
	OR (not Net_679_1 and not Net_679_0 and Net_654 and \Timer_3:TimerUDB:control_7\)
	OR (Net_655 and Net_679_1 and Net_679_0 and \Timer_3:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:status_tc\' (cost = 9):
\Timer_3:TimerUDB:status_tc\ <= ((\Timer_3:TimerUDB:run_mode\ and \Timer_3:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_3:TimerUDB:control_1\ and not \Timer_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_3:TimerUDB:control_1\ and \Timer_3:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_3:TimerUDB:control_0\ and not \Timer_3:TimerUDB:int_capt_count_0\)
	OR (\Timer_3:TimerUDB:control_0\ and \Timer_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \Timer_3:TimerUDB:control_1\ and not \Timer_3:TimerUDB:control_0\ and not \Timer_3:TimerUDB:int_capt_count_1\ and not \Timer_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_3:TimerUDB:control_1\ and not \Timer_3:TimerUDB:int_capt_count_1\ and \Timer_3:TimerUDB:control_0\ and \Timer_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_3:TimerUDB:control_0\ and not \Timer_3:TimerUDB:int_capt_count_0\ and \Timer_3:TimerUDB:control_1\ and \Timer_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_3:TimerUDB:control_1\ and \Timer_3:TimerUDB:control_0\ and \Timer_3:TimerUDB:int_capt_count_1\ and \Timer_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\Timer_3:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \Timer_3:TimerUDB:control_1\ and not \Timer_3:TimerUDB:control_0\ and not \Timer_3:TimerUDB:int_capt_count_1\ and not \Timer_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_3:TimerUDB:control_1\ and not \Timer_3:TimerUDB:int_capt_count_1\ and \Timer_3:TimerUDB:control_0\ and \Timer_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_3:TimerUDB:control_0\ and not \Timer_3:TimerUDB:int_capt_count_0\ and \Timer_3:TimerUDB:control_1\ and \Timer_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_3:TimerUDB:control_1\ and \Timer_3:TimerUDB:control_0\ and \Timer_3:TimerUDB:int_capt_count_1\ and \Timer_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_3:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \Timer_3:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:cmp1\' (cost = 0):
\PWM_ColorSensor:PWMUDB:cmp1\ <= (\PWM_ColorSensor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_ColorSensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_ColorSensor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_ColorSensor:PWMUDB:dith_count_1\ and \PWM_ColorSensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_rising\' (cost = 2):
\Counter_ColorSensor:CounterUDB:capt_rising\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_falling\' (cost = 1):
\Counter_ColorSensor:CounterUDB:capt_falling\ <= ((not Net_288 and \Counter_ColorSensor:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_ColorSensor:CounterUDB:capt_either_edge\ <= ((not Net_288 and \Counter_ColorSensor:CounterUDB:prevCapture\)
	OR (not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:hwCapture\' (cost = 1):
\Counter_ColorSensor:CounterUDB:hwCapture\ <= ((not \Counter_ColorSensor:CounterUDB:prevCapture\ and Net_288));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:overflow\' (cost = 0):
\Counter_ColorSensor:CounterUDB:overflow\ <= (\Counter_ColorSensor:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:underflow\' (cost = 0):
\Counter_ColorSensor:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:overflow_status\' (cost = 1):
\Counter_ColorSensor:CounterUDB:overflow_status\ <= ((not \Counter_ColorSensor:CounterUDB:overflow_reg_i\ and \Counter_ColorSensor:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:underflow_status\' (cost = 0):
\Counter_ColorSensor:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:counter_enable\' (cost = 1):
\Counter_ColorSensor:CounterUDB:counter_enable\ <= ((not \Counter_ColorSensor:CounterUDB:disable_run_i\ and \Counter_ColorSensor:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:cmp1\' (cost = 0):
\PWM_Flicker:PWMUDB:cmp1\ <= (\PWM_Flicker:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Flicker:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_Flicker:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Flicker:PWMUDB:dith_count_1\ and \PWM_Flicker:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Wheels:PWMUDB:dith_count_0\ and \PWM_Wheels:PWMUDB:dith_count_1\)
	OR (not \PWM_Wheels:PWMUDB:dith_count_1\ and \PWM_Wheels:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1248\' (cost = 2):
\QuadDec_2:Net_1248\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));

Note:  Expanding virtual equation for '\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\Timer_3:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \Timer_3:TimerUDB:int_capt_count_0\ and \Timer_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_3:TimerUDB:int_capt_count_1\ and \Timer_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_ColorSensor:PWMUDB:dith_count_0\ and \PWM_ColorSensor:PWMUDB:dith_count_1\)
	OR (not \PWM_ColorSensor:PWMUDB:dith_count_1\ and \PWM_ColorSensor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_ColorSensor:CounterUDB:reload_tc\' (cost = 0):
\Counter_ColorSensor:CounterUDB:reload_tc\ <= (\Counter_ColorSensor:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_Flicker:PWMUDB:dith_count_0\ and \PWM_Flicker:PWMUDB:dith_count_1\)
	OR (not \PWM_Flicker:PWMUDB:dith_count_1\ and \PWM_Flicker:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_612 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_612 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_612 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_612 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_612 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 147 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Wheels:PWMUDB:final_capture\ to zero
Aliasing \PWM_Wheels:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_capture\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:underflow_status\ to zero
Aliasing \Counter_ColorSensor:CounterUDB:underflow\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_Flicker:PWMUDB:final_capture\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Wheels:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_ColorSensor:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Flicker:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_capture\[99] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:pwm_i\[181] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[360] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[370] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[380] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[437] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:hwCapture\[659] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[861] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[875] = \Timer_1:TimerUDB:control_7\[843]
Removing Lhs of wire \Timer_3:TimerUDB:trig_reg\[1198] = \Timer_3:TimerUDB:timer_enable\[1123]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_capture\[1430] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1691] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1701] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1711] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow_status\[1766] = zero[2]
Removing Lhs of wire \Counter_ColorSensor:CounterUDB:underflow\[1783] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[2167] = \UART_1:BUART:rx_bitclk\[2215]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[2266] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[2275] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[2409] = \ADC_SAR_1:Net_385\[2407]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_capture\[2546] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2807] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2817] = zero[2]
Removing Lhs of wire \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2827] = zero[2]
Removing Lhs of wire \PWM_Wheels:PWMUDB:runmode_enable\\D\[2874] = \PWM_Wheels:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Wheels:PWMUDB:final_kill_reg\\D\[2883] = zero[2]
Removing Lhs of wire \PWM_ColorSensor:PWMUDB:final_kill_reg\\D\[2943] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2963] = \UART_1:BUART:tx_ctrl_mark_last\[2158]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2975] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2976] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2978] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2979] = \UART_1:BUART:rx_markspace_pre\[2279]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2984] = \UART_1:BUART:rx_parity_bit\[2285]
Removing Lhs of wire \PWM_Flicker:PWMUDB:runmode_enable\\D\[2988] = \PWM_Flicker:PWMUDB:control_7\[2469]
Removing Lhs of wire \PWM_Flicker:PWMUDB:final_kill_reg\\D\[2996] = zero[2]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_612 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_612 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 10s.200ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 19 October 2023 16:27:11
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\weiro\code repository for ece4191\ece4191\DC_Motor_1\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Wheels:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_ColorSensor:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Flicker:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Wheels:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Wheels:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Wheels:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Wheels:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ColorSensor:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_ColorSensor:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Flicker:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_827_0 from registered to combinatorial
    Converted constant MacroCell: Net_826_0 from registered to combinatorial
    Converted constant MacroCell: Net_825_0 from registered to combinatorial
    Converted constant MacroCell: Net_827_1 from registered to combinatorial
    Converted constant MacroCell: Net_826_1 from registered to combinatorial
    Converted constant MacroCell: Net_825_1 from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=7, Signal=Net_18
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_622
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_752
    Digital Clock 3: Automatic-assigning  clock 'Clock_7'. Fanout=3, Signal=Net_56
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_4'. Fanout=3, Signal=Net_566
    Digital Clock 6: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_691
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Wheels:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_ColorSensor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Counter_ColorSensor:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Counter_ColorSensor:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Flicker:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Motor_1_Phase_A(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_2:Net_1264\, Duplicate of \QuadDec_2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Net_1264\ (fanout=2)

    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_1_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN_1(0)__PA ,
            pad => Motor_1_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN_2(0)__PA ,
            pad => Motor_1_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_ENA(0)__PA ,
            pin_input => Net_33 ,
            pad => Motor_1_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_A(0)__PA ,
            fb => Net_34 ,
            pad => Motor_1_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_B(0)__PA ,
            fb => Net_35 ,
            pad => Motor_1_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN_3(0)__PA ,
            pad => Motor_2_IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN_4(0)__PA ,
            pad => Motor_2_IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_ENB(0)__PA ,
            pin_input => Net_27 ,
            pad => Motor_2_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_A(0)__PA ,
            fb => Net_87 ,
            pad => Motor_2_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_B(0)__PA ,
            fb => Net_88 ,
            pad => Motor_2_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_1(0)__PA ,
            fb => Net_654 ,
            pad => Front_Echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            fb => Net_627 ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_green(0)__PA ,
            pad => led_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Echo(0)__PA ,
            fb => Net_655 ,
            pad => Right_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_input(0)__PA ,
            pad => IR_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Echo(0)__PA ,
            fb => Net_657 ,
            pad => Left_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_red(0)__PA ,
            pad => led_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Front_Echo_2(0)__PA ,
            fb => Net_630 ,
            pad => Front_Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_blue(0)__PA ,
            pad => led_blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_LED(0)__PA ,
            pad => CS_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_out(0)__PA ,
            fb => Net_295 ,
            pad => CS_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = small_servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => small_servo(0)__PA ,
            pin_input => Net_851 ,
            pad => small_servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = big_servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => big_servo(0)__PA ,
            pin_input => Net_840 ,
            pad => big_servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_BT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_BT(0)__PA ,
            fb => Net_612 ,
            pad => Rx_BT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_BT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_BT(0)__PA ,
            pin_input => Net_616 ,
            pad => Tx_BT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sharp_IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sharp_IR(0)__PA ,
            analog_term => Net_714 ,
            pad => Sharp_IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Flicker_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Flicker_IN_1(0)__PA ,
            pad => Motor_Flicker_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Flicker_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Flicker_IN_2(0)__PA ,
            pad => Motor_Flicker_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Flicker_ENA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Flicker_ENA_1(0)__PA ,
            pin_input => Net_755 ,
            pad => Motor_Flicker_ENA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Limit_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Limit_2(0)__PA ,
            fb => Net_813_1 ,
            pad => Limit_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Limit_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Limit_1(0)__PA ,
            fb => Net_813_0 ,
            pad => Limit_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Wheels:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * \PWM_Wheels:PWMUDB:tc_i\
        );
        Output = \PWM_Wheels:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_654 * !Net_679_1 * !Net_679_0 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + !Net_655 * Net_679_1 * Net_679_0 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + !Net_679_1 * Net_679_0 * !Net_630 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + Net_679_1 * !Net_679_0 * !Net_657 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
        );
        Output = \Timer_3:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
        );
        Output = \Timer_3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288 * !\Counter_ColorSensor:CounterUDB:prevCapture\
        );
        Output = \Counter_ColorSensor:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_108 * !Net_288 * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:prevCapture\ * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\ * 
              !\Counter_ColorSensor:CounterUDB:prevCompare\
        );
        Output = \Counter_ColorSensor:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:control_7\ * 
              !\Counter_ColorSensor:CounterUDB:disable_run_i\ * 
              !\Counter_ColorSensor:CounterUDB:count_stored_i\ * Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_616, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_616 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_612 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Flicker:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:runmode_enable\ * \PWM_Flicker:PWMUDB:tc_i\
        );
        Output = \PWM_Flicker:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_Wheels:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:control_7\
        );
        Output = \PWM_Wheels:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_Wheels:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = \PWM_Wheels:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Wheels:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = \PWM_Wheels:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Wheels:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Wheels:PWMUDB:prevCompare1\ * 
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = \PWM_Wheels:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Wheels:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Wheels:PWMUDB:prevCompare2\ * 
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = \PWM_Wheels:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_33, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * 
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = Net_33 (fanout=1)

    MacroCell: Name=Net_27, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * 
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=Net_158, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_158 (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_654 * !Net_679_1 * !Net_679_0
            + Net_655 * Net_679_1 * Net_679_0
            + !Net_679_1 * Net_679_0 * Net_630
            + Net_679_1 * !Net_679_0 * Net_657
        );
        Output = \Timer_3:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_654 * !Net_679_1 * !Net_679_0 * 
              \Timer_3:TimerUDB:control_7\
            + Net_655 * Net_679_1 * Net_679_0 * \Timer_3:TimerUDB:control_7\
            + !Net_679_1 * Net_679_0 * Net_630 * \Timer_3:TimerUDB:control_7\
            + Net_679_1 * !Net_679_0 * Net_657 * \Timer_3:TimerUDB:control_7\
        );
        Output = \Timer_3:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_3:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_3:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_3:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_3:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_3:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_3:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_3:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_654 * !Net_679_1 * !Net_679_0
            + Net_627
            + !Net_655 * Net_679_1 * Net_679_0
            + !Net_679_1 * Net_679_0 * !Net_630
            + Net_679_1 * !Net_679_0 * !Net_657
            + !\Timer_3:TimerUDB:control_7\
            + \Timer_3:TimerUDB:timer_enable\ * \Timer_3:TimerUDB:run_mode\ * 
              \Timer_3:TimerUDB:per_zero\
            + \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_3:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_627 * \Timer_3:TimerUDB:timer_enable\ * 
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
            + !Net_627 * \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              !\PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
            + \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
        );
        Output = \PWM_ColorSensor:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ColorSensor:PWMUDB:prevCompare1\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_288, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = Net_288 (fanout=3)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_108 * \Counter_ColorSensor:CounterUDB:disable_run_i\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_612
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_612 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_612 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_612
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_612 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_612 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_612
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Flicker:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:control_7\
        );
        Output = \PWM_Flicker:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Flicker:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = \PWM_Flicker:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Flicker:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Flicker:PWMUDB:prevCompare1\ * 
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = \PWM_Flicker:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_755, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:runmode_enable\ * 
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = Net_755 (fanout=1)

    MacroCell: Name=Net_883_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_813_0
        );
        Output = Net_883_0 (fanout=1)

    MacroCell: Name=Net_883_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_813_1
        );
        Output = Net_883_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Wheels:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Wheels:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Wheels:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Wheels:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Wheels:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Wheels:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Wheels:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Wheels:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Wheels:PWMUDB:status_3\ ,
            chain_in => \PWM_Wheels:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_622 ,
            cs_addr_2 => Net_627 ,
            cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_3:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_622 ,
            cs_addr_2 => Net_627 ,
            cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_3:TimerUDB:status_2\ ,
            chain_in => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_3:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_108 ,
            chain_out => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_108 ,
            cl0_comb => \PWM_ColorSensor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_ColorSensor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_ColorSensor:PWMUDB:status_3\ ,
            chain_in => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_56 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
            f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_ColorSensor:CounterUDB:per_equal\ ,
            z0_comb => \Counter_ColorSensor:CounterUDB:status_1\ ,
            cl1_comb => \Counter_ColorSensor:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_ColorSensor:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_ColorSensor:CounterUDB:status_5\ ,
            chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Flicker:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_752 ,
            cs_addr_2 => \PWM_Flicker:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Flicker:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Flicker:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Flicker:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Flicker:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_752 ,
            cs_addr_2 => \PWM_Flicker:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Flicker:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Flicker:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Flicker:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Flicker:PWMUDB:status_3\ ,
            chain_in => \PWM_Flicker:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Flicker:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Wheels:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \PWM_Wheels:PWMUDB:status_3\ ,
            status_2 => \PWM_Wheels:PWMUDB:status_2\ ,
            status_1 => \PWM_Wheels:PWMUDB:status_1\ ,
            status_0 => \PWM_Wheels:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_2:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_2:bQuadDec:error\ ,
            status_2 => \QuadDec_2:Net_1260\ ,
            status_1 => \QuadDec_2:Net_611\ ,
            status_0 => \QuadDec_2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_627 ,
            clock => Net_622 ,
            status_3 => \Timer_3:TimerUDB:status_3\ ,
            status_2 => \Timer_3:TimerUDB:status_2\ ,
            status_1 => \Timer_3:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_3:TimerUDB:status_tc\ ,
            interrupt => Net_626 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_ColorSensor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_108 ,
            clock => Net_56 ,
            status_3 => \PWM_ColorSensor:PWMUDB:status_3\ ,
            status_2 => \PWM_ColorSensor:PWMUDB:status_2\ ,
            status_0 => \PWM_ColorSensor:PWMUDB:status_0\ ,
            interrupt => Net_101 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_108 ,
            clock => Net_56 ,
            status_6 => \Counter_ColorSensor:CounterUDB:status_6\ ,
            status_5 => \Counter_ColorSensor:CounterUDB:status_5\ ,
            status_4 => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
            status_2 => \Counter_ColorSensor:CounterUDB:overflow_status\ ,
            status_1 => \Counter_ColorSensor:CounterUDB:status_1\ ,
            status_0 => \Counter_ColorSensor:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_615 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Flicker:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_752 ,
            status_3 => \PWM_Flicker:PWMUDB:status_3\ ,
            status_2 => \PWM_Flicker:PWMUDB:status_2\ ,
            status_0 => \PWM_Flicker:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Wheels:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \PWM_Wheels:PWMUDB:control_7\ ,
            control_6 => \PWM_Wheels:PWMUDB:control_6\ ,
            control_5 => \PWM_Wheels:PWMUDB:control_5\ ,
            control_4 => \PWM_Wheels:PWMUDB:control_4\ ,
            control_3 => \PWM_Wheels:PWMUDB:control_3\ ,
            control_2 => \PWM_Wheels:PWMUDB:control_2\ ,
            control_1 => \PWM_Wheels:PWMUDB:control_1\ ,
            control_0 => \PWM_Wheels:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_622 ,
            control_7 => \Timer_3:TimerUDB:control_7\ ,
            control_6 => \Timer_3:TimerUDB:control_6\ ,
            control_5 => \Timer_3:TimerUDB:control_5\ ,
            control_4 => \Timer_3:TimerUDB:control_4\ ,
            control_3 => \Timer_3:TimerUDB:control_3\ ,
            control_2 => \Timer_3:TimerUDB:control_2\ ,
            control_1 => \Timer_3:TimerUDB:control_1\ ,
            control_0 => \Timer_3:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => Net_679_1 ,
            control_0 => Net_679_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_56 ,
            control_7 => \PWM_ColorSensor:PWMUDB:control_7\ ,
            control_6 => \PWM_ColorSensor:PWMUDB:control_6\ ,
            control_5 => \PWM_ColorSensor:PWMUDB:control_5\ ,
            control_4 => \PWM_ColorSensor:PWMUDB:control_4\ ,
            control_3 => \PWM_ColorSensor:PWMUDB:control_3\ ,
            control_2 => \PWM_ColorSensor:PWMUDB:control_2\ ,
            control_1 => \PWM_ColorSensor:PWMUDB:control_1\ ,
            control_0 => \PWM_ColorSensor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_ColorSensor:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_56 ,
            control_7 => \Counter_ColorSensor:CounterUDB:control_7\ ,
            control_6 => \Counter_ColorSensor:CounterUDB:control_6\ ,
            control_5 => \Counter_ColorSensor:CounterUDB:control_5\ ,
            control_4 => \Counter_ColorSensor:CounterUDB:control_4\ ,
            control_3 => \Counter_ColorSensor:CounterUDB:control_3\ ,
            control_2 => \Counter_ColorSensor:CounterUDB:control_2\ ,
            control_1 => \Counter_ColorSensor:CounterUDB:control_1\ ,
            control_0 => \Counter_ColorSensor:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_108 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Flicker:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_752 ,
            control_7 => \PWM_Flicker:PWMUDB:control_7\ ,
            control_6 => \PWM_Flicker:PWMUDB:control_6\ ,
            control_5 => \PWM_Flicker:PWMUDB:control_5\ ,
            control_4 => \PWM_Flicker:PWMUDB:control_4\ ,
            control_3 => \PWM_Flicker:PWMUDB:control_3\ ,
            control_2 => \PWM_Flicker:PWMUDB:control_2\ ,
            control_1 => \PWM_Flicker:PWMUDB:control_1\ ,
            control_0 => \PWM_Flicker:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_626 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_101 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_7
        PORT MAP (
            interrupt => Net_615 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_697 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_717 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_limit_2
        PORT MAP (
            interrupt => Net_883_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_limit_1
        PORT MAP (
            interrupt => Net_883_0 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   40 :    8 :   48 : 83.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  121 :   71 :  192 : 63.02 %
  Unique P-terms              :  215 :  169 :  384 : 55.99 %
  Total P-terms               :  229 :      :      :        
  Datapath Cells              :   22 :    2 :   24 : 91.67 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    StatusI Registers         :   12 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.912ms
Tech Mapping phase: Elapsed time ==> 1s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : CS_LED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CS_out(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Front_Echo_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Front_Echo_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : IR_input(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_Echo(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Limit_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Limit_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Motor_1_ENA(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Motor_1_IN_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Motor_1_IN_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Motor_1_Phase_A(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Motor_1_Phase_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Motor_2_ENB(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Motor_2_IN_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Motor_2_IN_4(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_2_Phase_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_2_Phase_B(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Motor_Flicker_ENA_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_Flicker_IN_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_Flicker_IN_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Right_Echo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_BT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : S0(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : S1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : S2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : S3(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Sharp_IR(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_BT(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : big_servo(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : led_blue(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : led_green(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : led_red(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : small_servo(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : CS_LED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CS_out(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Front_Echo_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Front_Echo_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : IR_input(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_Echo(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Limit_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Limit_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Motor_1_ENA(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Motor_1_IN_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Motor_1_IN_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Motor_1_Phase_A(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Motor_1_Phase_B(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Motor_2_ENB(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Motor_2_IN_3(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Motor_2_IN_4(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_2_Phase_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_2_Phase_B(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Motor_Flicker_ENA_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_Flicker_IN_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_Flicker_IN_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Right_Echo(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_BT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : S0(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : S1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : S2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : S3(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Sharp_IR(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_BT(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : big_servo(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : led_blue(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : led_green(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : led_red(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : small_servo(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.552ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_714 {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_714
  agl6_x_sar_0_vplus                               -> Net_714
  agl6                                             -> Net_714
  agl6_x_p0_6                                      -> Net_714
  p0_6                                             -> Net_714
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.13
                   Pterms :            4.65
               Macrocells :            2.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.632ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.83 :       5.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_612 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_612 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_612
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_612 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_612 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_612 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_615 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_612
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_612
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_883_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_813_1
        );
        Output = Net_883_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_3:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_654 * !Net_679_1 * !Net_679_0
            + Net_627
            + !Net_655 * Net_679_1 * Net_679_0
            + !Net_679_1 * Net_679_0 * !Net_630
            + Net_679_1 * !Net_679_0 * !Net_657
            + !\Timer_3:TimerUDB:control_7\
            + \Timer_3:TimerUDB:timer_enable\ * \Timer_3:TimerUDB:run_mode\ * 
              \Timer_3:TimerUDB:per_zero\
            + \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
        );
        Output = \Timer_3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_3:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_627 * \Timer_3:TimerUDB:timer_enable\ * 
              \Timer_3:TimerUDB:run_mode\ * \Timer_3:TimerUDB:per_zero\
            + !Net_627 * \Timer_3:TimerUDB:trig_disable\
        );
        Output = \Timer_3:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_3:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_654 * !Net_679_1 * !Net_679_0 * 
              \Timer_3:TimerUDB:control_7\
            + Net_655 * Net_679_1 * Net_679_0 * \Timer_3:TimerUDB:control_7\
            + !Net_679_1 * Net_679_0 * Net_630 * \Timer_3:TimerUDB:control_7\
            + Net_679_1 * !Net_679_0 * Net_657 * \Timer_3:TimerUDB:control_7\
        );
        Output = \Timer_3:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_622 ,
        cs_addr_2 => Net_627 ,
        cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_3:TimerUDB:status_2\ ,
        chain_in => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_3:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_627 ,
        clock => Net_622 ,
        status_3 => \Timer_3:TimerUDB:status_3\ ,
        status_2 => \Timer_3:TimerUDB:status_2\ ,
        status_1 => \Timer_3:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_3:TimerUDB:status_tc\ ,
        interrupt => Net_626 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_654 * !Net_679_1 * !Net_679_0 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + !Net_655 * Net_679_1 * Net_679_0 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + !Net_679_1 * Net_679_0 * !Net_630 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
            + Net_679_1 * !Net_679_0 * !Net_657 * 
              \Timer_3:TimerUDB:capture_last\ * 
              \Timer_3:TimerUDB:timer_enable\
        );
        Output = \Timer_3:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_3:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_654 * !Net_679_1 * !Net_679_0
            + Net_655 * Net_679_1 * Net_679_0
            + !Net_679_1 * Net_679_0 * Net_630
            + Net_679_1 * !Net_679_0 * Net_657
        );
        Output = \Timer_3:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Flicker:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:runmode_enable\ * \PWM_Flicker:PWMUDB:tc_i\
        );
        Output = \PWM_Flicker:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Flicker:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_752 ,
        cs_addr_2 => \PWM_Flicker:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Flicker:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Flicker:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Flicker:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Flicker:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_752 ,
        status_3 => \PWM_Flicker:PWMUDB:status_3\ ,
        status_2 => \PWM_Flicker:PWMUDB:status_2\ ,
        status_0 => \PWM_Flicker:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => Net_679_1 ,
        control_0 => Net_679_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_883_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_813_0
        );
        Output = Net_883_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_ColorSensor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_56 ,
        control_7 => \PWM_ColorSensor:PWMUDB:control_7\ ,
        control_6 => \PWM_ColorSensor:PWMUDB:control_6\ ,
        control_5 => \PWM_ColorSensor:PWMUDB:control_5\ ,
        control_4 => \PWM_ColorSensor:PWMUDB:control_4\ ,
        control_3 => \PWM_ColorSensor:PWMUDB:control_3\ ,
        control_2 => \PWM_ColorSensor:PWMUDB:control_2\ ,
        control_1 => \PWM_ColorSensor:PWMUDB:control_1\ ,
        control_0 => \PWM_ColorSensor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_88
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Wheels:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:control_7\
        );
        Output = \PWM_Wheels:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\PWM_Wheels:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \PWM_Wheels:PWMUDB:control_7\ ,
        control_6 => \PWM_Wheels:PWMUDB:control_6\ ,
        control_5 => \PWM_Wheels:PWMUDB:control_5\ ,
        control_4 => \PWM_Wheels:PWMUDB:control_4\ ,
        control_3 => \PWM_Wheels:PWMUDB:control_3\ ,
        control_2 => \PWM_Wheels:PWMUDB:control_2\ ,
        control_1 => \PWM_Wheels:PWMUDB:control_1\ ,
        control_0 => \PWM_Wheels:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_616, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_616 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_158, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_158 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_3:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_3:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Flicker:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:control_7\
        );
        Output = \PWM_Flicker:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_755, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:runmode_enable\ * 
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = Net_755 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Flicker:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = \PWM_Flicker:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Flicker:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_752) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Flicker:PWMUDB:prevCompare1\ * 
              \PWM_Flicker:PWMUDB:cmp1_less\
        );
        Output = \PWM_Flicker:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_3:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_622 ,
        cs_addr_2 => Net_627 ,
        cs_addr_1 => \Timer_3:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_3:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_3:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_622 ,
        control_7 => \Timer_3:TimerUDB:control_7\ ,
        control_6 => \Timer_3:TimerUDB:control_6\ ,
        control_5 => \Timer_3:TimerUDB:control_5\ ,
        control_4 => \Timer_3:TimerUDB:control_4\ ,
        control_3 => \Timer_3:TimerUDB:control_3\ ,
        control_2 => \Timer_3:TimerUDB:control_2\ ,
        control_1 => \Timer_3:TimerUDB:control_1\ ,
        control_0 => \Timer_3:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_3:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              !\Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_3:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_3:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_622) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_627 * !\Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_1\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * \Timer_3:TimerUDB:control_0\ * 
              \Timer_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_3:TimerUDB:int_capt_count_0\
            + !Net_627 * !\Timer_3:TimerUDB:capt_fifo_load\ * 
              \Timer_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_3:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Flicker:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_752 ,
        cs_addr_2 => \PWM_Flicker:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Flicker:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Flicker:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Flicker:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Flicker:PWMUDB:status_3\ ,
        chain_in => \PWM_Flicker:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Flicker:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              !\PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
            + \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              !\PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:control_7\ * 
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\ * 
              !\PWM_ColorSensor:PWMUDB:trig_disable\
        );
        Output = \PWM_ColorSensor:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_108 * \Counter_ColorSensor:CounterUDB:disable_run_i\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:per_equal\ * 
              !\Counter_ColorSensor:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\Counter_ColorSensor:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_108 ,
        clock => Net_56 ,
        status_6 => \Counter_ColorSensor:CounterUDB:status_6\ ,
        status_5 => \Counter_ColorSensor:CounterUDB:status_5\ ,
        status_4 => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        status_2 => \Counter_ColorSensor:CounterUDB:overflow_status\ ,
        status_1 => \Counter_ColorSensor:CounterUDB:status_1\ ,
        status_0 => \Counter_ColorSensor:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_108 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:control_7\ * 
              !\Counter_ColorSensor:CounterUDB:disable_run_i\ * 
              !\Counter_ColorSensor:CounterUDB:count_stored_i\ * Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Counter_ColorSensor:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_ColorSensor:CounterUDB:cmp_out_i\ * 
              !\Counter_ColorSensor:CounterUDB:prevCompare\
        );
        Output = \Counter_ColorSensor:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:tc_i\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_ColorSensor:CounterUDB:per_equal\ ,
        z0_comb => \Counter_ColorSensor:CounterUDB:status_1\ ,
        cl1_comb => \Counter_ColorSensor:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_ColorSensor:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_ColorSensor:CounterUDB:status_5\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\PWM_ColorSensor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_108 ,
        clock => Net_56 ,
        status_3 => \PWM_ColorSensor:PWMUDB:status_3\ ,
        status_2 => \PWM_ColorSensor:PWMUDB:status_2\ ,
        status_0 => \PWM_ColorSensor:PWMUDB:status_0\ ,
        interrupt => Net_101 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_ColorSensor:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_56 ,
        control_7 => \Counter_ColorSensor:CounterUDB:control_7\ ,
        control_6 => \Counter_ColorSensor:CounterUDB:control_6\ ,
        control_5 => \Counter_ColorSensor:CounterUDB:control_5\ ,
        control_4 => \Counter_ColorSensor:CounterUDB:control_4\ ,
        control_3 => \Counter_ColorSensor:CounterUDB:control_3\ ,
        control_2 => \Counter_ColorSensor:CounterUDB:control_2\ ,
        control_1 => \Counter_ColorSensor:CounterUDB:control_1\ ,
        control_0 => \Counter_ColorSensor:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_108 ,
        cl0_comb => \PWM_ColorSensor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_ColorSensor:PWMUDB:status_3\ ,
        chain_in => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_2:bQuadDec:error\ ,
        status_2 => \QuadDec_2:Net_1260\ ,
        status_1 => \QuadDec_2:Net_611\ ,
        status_0 => \QuadDec_2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Wheels:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Wheels:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Wheels:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Wheels:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Wheels:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_2:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288
        );
        Output = \Counter_ColorSensor:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_108 * !Net_288 * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
            + !Net_108 * \Counter_ColorSensor:CounterUDB:prevCapture\ * 
              !\Counter_ColorSensor:CounterUDB:per_equal\
        );
        Output = \Counter_ColorSensor:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_ColorSensor:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_288 * !\Counter_ColorSensor:CounterUDB:prevCapture\
        );
        Output = \Counter_ColorSensor:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Reset  = (Net_108)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ColorSensor:PWMUDB:prevCompare1\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_288, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:runmode_enable\ * 
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = Net_288 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_27, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * 
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Wheels:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Wheels:PWMUDB:prevCompare2\ * 
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = \PWM_Wheels:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ColorSensor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_56) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ColorSensor:PWMUDB:cmp1_less\
        );
        Output = \PWM_ColorSensor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Wheels:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * \PWM_Wheels:PWMUDB:tc_i\
        );
        Output = \PWM_Wheels:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_ColorSensor:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_ColorSensor:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_ColorSensor:CounterUDB:reload\ ,
        f0_load => \Counter_ColorSensor:CounterUDB:hwCapture\ ,
        chain_in => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_ColorSensor:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_ColorSensor:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Wheels:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = \PWM_Wheels:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Wheels:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Wheels:PWMUDB:prevCompare1\ * 
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = \PWM_Wheels:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_33, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:runmode_enable\ * 
              \PWM_Wheels:PWMUDB:cmp1_less\
        );
        Output = Net_33 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ColorSensor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_56 ,
        cs_addr_2 => \PWM_ColorSensor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ColorSensor:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_108 ,
        chain_out => \PWM_ColorSensor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_ColorSensor:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Wheels:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \PWM_Wheels:PWMUDB:status_3\ ,
        status_2 => \PWM_Wheels:PWMUDB:status_2\ ,
        status_1 => \PWM_Wheels:PWMUDB:status_1\ ,
        status_0 => \PWM_Wheels:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Wheels:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Wheels:PWMUDB:cmp2_less\
        );
        Output = \PWM_Wheels:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Wheels:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Wheels:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Wheels:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Wheels:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Wheels:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Wheels:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Wheels:PWMUDB:status_3\ ,
        chain_in => \PWM_Wheels:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Wheels:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_Flicker:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_752 ,
        control_7 => \PWM_Flicker:PWMUDB:control_7\ ,
        control_6 => \PWM_Flicker:PWMUDB:control_6\ ,
        control_5 => \PWM_Flicker:PWMUDB:control_5\ ,
        control_4 => \PWM_Flicker:PWMUDB:control_4\ ,
        control_3 => \PWM_Flicker:PWMUDB:control_3\ ,
        control_2 => \PWM_Flicker:PWMUDB:control_2\ ,
        control_1 => \PWM_Flicker:PWMUDB:control_1\ ,
        control_0 => \PWM_Flicker:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_717 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_158 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_626 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_101 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_7
        PORT MAP (
            interrupt => Net_615 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_limit_1
        PORT MAP (
            interrupt => Net_883_0 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_limit_2
        PORT MAP (
            interrupt => Net_883_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_697 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_1_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN_2(0)__PA ,
        pad => Motor_1_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_1_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN_1(0)__PA ,
        pad => Motor_1_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = led_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_red(0)__PA ,
        pad => led_red(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_green(0)__PA ,
        pad => led_green(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = led_blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_blue(0)__PA ,
        pad => led_blue(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_1_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_ENA(0)__PA ,
        pin_input => Net_33 ,
        pad => Motor_1_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sharp_IR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sharp_IR(0)__PA ,
        analog_term => Net_714 ,
        pad => Sharp_IR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        fb => Net_627 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = IR_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_input(0)__PA ,
        pad => IR_input(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Front_Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_1(0)__PA ,
        fb => Net_654 ,
        pad => Front_Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_2_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_A(0)__PA ,
        fb => Net_87 ,
        pad => Motor_2_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_2_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_B(0)__PA ,
        fb => Net_88 ,
        pad => Motor_2_Phase_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Echo(0)__PA ,
        fb => Net_657 ,
        pad => Left_Echo(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Right_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Echo(0)__PA ,
        fb => Net_655 ,
        pad => Right_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_Flicker_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Flicker_IN_2(0)__PA ,
        pad => Motor_Flicker_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Flicker_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Flicker_IN_1(0)__PA ,
        pad => Motor_Flicker_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_Flicker_ENA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Flicker_ENA_1(0)__PA ,
        pin_input => Net_755 ,
        pad => Motor_Flicker_ENA_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = small_servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => small_servo(0)__PA ,
        pin_input => Net_851 ,
        pad => small_servo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Limit_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Limit_1(0)__PA ,
        fb => Net_813_0 ,
        pad => Limit_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Limit_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Limit_2(0)__PA ,
        fb => Net_813_1 ,
        pad => Limit_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_LED(0)__PA ,
        pad => CS_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_out(0)__PA ,
        fb => Net_295 ,
        pad => CS_out(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Front_Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Front_Echo_2(0)__PA ,
        fb => Net_630 ,
        pad => Front_Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_1_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_B(0)__PA ,
        fb => Net_35 ,
        pad => Motor_1_Phase_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_1_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_A(0)__PA ,
        fb => Net_34 ,
        pad => Motor_1_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = big_servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => big_servo(0)__PA ,
        pin_input => Net_840 ,
        pad => big_servo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_BT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_BT(0)__PA ,
        fb => Net_612 ,
        pad => Rx_BT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_BT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_BT(0)__PA ,
        pin_input => Net_616 ,
        pad => Tx_BT(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_2_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_ENB(0)__PA ,
        pin_input => Net_27 ,
        pad => Motor_2_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_2_IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN_4(0)__PA ,
        pad => Motor_2_IN_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_2_IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN_3(0)__PA ,
        pad => Motor_2_IN_3(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => Net_18 ,
            dclk_0 => Net_18_local ,
            dclk_glb_1 => Net_622 ,
            dclk_1 => Net_622_local ,
            dclk_glb_2 => Net_752 ,
            dclk_2 => Net_752_local ,
            dclk_glb_3 => Net_56 ,
            dclk_3 => Net_56_local ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => Net_566 ,
            dclk_5 => Net_566_local ,
            dclk_glb_6 => Net_691 ,
            dclk_6 => Net_691_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_BigServo:PWMHW\
        PORT MAP (
            clock => Net_566 ,
            enable => __ONE__ ,
            tc => \PWM_BigServo:Net_63\ ,
            cmp => Net_840 ,
            irq => \PWM_BigServo:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_SmallServo:PWMHW\
        PORT MAP (
            clock => Net_566 ,
            enable => __ONE__ ,
            tc => \PWM_SmallServo:Net_63\ ,
            cmp => Net_851 ,
            irq => \PWM_SmallServo:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => Net_691 ,
            enable => __ONE__ ,
            tc => \Timer_2:Net_51\ ,
            cmp => \Timer_2:Net_261\ ,
            irq => Net_697 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_714 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_720 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_717 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        Motor_1_IN_2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        Motor_1_IN_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             led_red(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           led_green(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |            led_blue(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         Motor_1_ENA(0) | In(Net_33)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            Sharp_IR(0) | Analog(Net_714)
     |   7 |     * |      NONE |         CMOS_OUT |             Trigger(0) | FB(Net_627)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
   1 |   2 |     * |      NONE |      RES_PULL_UP |            IR_input(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        Front_Echo_1(0) | FB(Net_654)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     Motor_2_Phase_A(0) | FB(Net_87)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     Motor_2_Phase_B(0) | FB(Net_88)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           Left_Echo(0) | FB(Net_657)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Right_Echo(0) | FB(Net_655)
     |   4 |     * |      NONE |         CMOS_OUT |  Motor_Flicker_IN_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  Motor_Flicker_IN_1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | Motor_Flicker_ENA_1(0) | In(Net_755)
     |   7 |     * |      NONE |         CMOS_OUT |         small_servo(0) | In(Net_851)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |             Limit_1(0) | FB(Net_813_0)
     |   1 |     * |      NONE |      RES_PULL_UP |             Limit_2(0) | FB(Net_813_1)
     |   2 |     * |      NONE |         CMOS_OUT |              CS_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                  S0(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  S1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                  S2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  S3(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |              CS_out(0) | FB(Net_295)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |               SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |               SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        Front_Echo_2(0) | FB(Net_630)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     Motor_1_Phase_B(0) | FB(Net_35)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     Motor_1_Phase_A(0) | FB(Net_34)
     |   5 |     * |      NONE |         CMOS_OUT |           big_servo(0) | In(Net_840)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               Rx_BT(0) | FB(Net_612)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_BT(0) | In(Net_616)
-----+-----+-------+-----------+------------------+------------------------+-----------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |         Motor_2_ENB(0) | In(Net_27)
     |   1 |     * |      NONE |         CMOS_OUT |        Motor_2_IN_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        Motor_2_IN_3(0) | 
---------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.282ms
Digital Placement phase: Elapsed time ==> 7s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.779ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.663ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.626ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.647ms
API generation phase: Elapsed time ==> 9s.160ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.015ms
