{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648572299507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648572299507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 18:44:59 2022 " "Processing started: Tue Mar 29 18:44:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648572299507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572299507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_10bit_CLA_prj -c Adder_10bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_10bit_CLA_prj -c Adder_10bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572299507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648572299730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648572299730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-logic_equations " "Found design unit 1: MUX_4-logic_equations" {  } { { "mux_4.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/mux_4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "mux_4.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/mux_4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572306544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_4bit-hierarchical_carry_lookahead " "Found design unit 1: Adder_4bit-hierarchical_carry_lookahead" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4bit " "Found entity 1: Adder_4bit" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572306544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_1bit-hierarchical_structure " "Found design unit 1: Adder_1bit-hierarchical_structure" {  } { { "Adder_1bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_1bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_1bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572306544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_10bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_10bit_tb-behavior " "Found design unit 1: Adder_10bit_tb-behavior" {  } { { "Adder_10bit_tb.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_10bit_tb.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_10bit_tb " "Found entity 1: Adder_10bit_tb" {  } { { "Adder_10bit_tb.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_10bit_tb.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572306544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_10bit-hierarchical_structure " "Found design unit 1: Adder_10bit-hierarchical_structure" {  } { { "adder_10bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/adder_10bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_10bit " "Found entity 1: Adder_10bit" {  } { { "adder_10bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/adder_10bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572306544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_10bit " "Elaborating entity \"Adder_10bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648572306564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_4bit Adder_4bit:Chip1 " "Elaborating entity \"Adder_4bit\" for hierarchy \"Adder_4bit:Chip1\"" {  } { { "adder_10bit.vhd" "Chip1" { Text "C:/CSD/P4/Adder_10bit_CLA/adder_10bit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K1 Adder_4bit.vhd(51) " "Verilog HDL or VHDL warning at Adder_4bit.vhd(51): object \"K1\" assigned a value but never read" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 "|Adder_10bit|Adder_4bit:Chip1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K2 Adder_4bit.vhd(51) " "Verilog HDL or VHDL warning at Adder_4bit.vhd(51): object \"K2\" assigned a value but never read" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 "|Adder_10bit|Adder_4bit:Chip1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K3 Adder_4bit.vhd(51) " "Verilog HDL or VHDL warning at Adder_4bit.vhd(51): object \"K3\" assigned a value but never read" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 "|Adder_10bit|Adder_4bit:Chip1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K4 Adder_4bit.vhd(51) " "Verilog HDL or VHDL warning at Adder_4bit.vhd(51): object \"K4\" assigned a value but never read" {  } { { "Adder_4bit.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 "|Adder_10bit|Adder_4bit:Chip1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit Adder_4bit:Chip1\|Adder_1bit:chip_1 " "Elaborating entity \"Adder_1bit\" for hierarchy \"Adder_4bit:Chip1\|Adder_1bit:chip_1\"" {  } { { "Adder_4bit.vhd" "chip_1" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 Adder_4bit:Chip1\|Adder_1bit:chip_1\|MUX_4:Chip1 " "Elaborating entity \"MUX_4\" for hierarchy \"Adder_4bit:Chip1\|Adder_1bit:chip_1\|MUX_4:Chip1\"" {  } { { "Adder_1bit.vhd" "Chip1" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_1bit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648572306574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "carry_generator.vhd 2 1 " "Using design file carry_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Generator-logic_equation " "Found design unit 1: Carry_Generator-logic_equation" {  } { { "carry_generator.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/carry_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Generator " "Found entity 1: Carry_Generator" {  } { { "carry_generator.vhd" "" { Text "C:/CSD/P4/Adder_10bit_CLA/carry_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648572306584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648572306584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Generator Adder_4bit:Chip1\|Carry_Generator:chip_5 " "Elaborating entity \"Carry_Generator\" for hierarchy \"Adder_4bit:Chip1\|Carry_Generator:chip_5\"" {  } { { "Adder_4bit.vhd" "chip_5" { Text "C:/CSD/P4/Adder_10bit_CLA/Adder_4bit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648572306584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648572306990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648572307325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648572307325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648572307361 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648572307361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648572307361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648572307361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648572307381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 18:45:07 2022 " "Processing ended: Tue Mar 29 18:45:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648572307381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648572307381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648572307381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648572307381 ""}
