# //  ModelSim SE-64 10.3d Oct  6 2014 Linux 4.9.0-0.bpo.3-amd64
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project hdl_lab
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim  work.cpu_tb
# vsim 
# Start time: 11:19:18 on Aug 10,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu_tb(fast)
run -all
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:22:19 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:23:29 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
#                    0, 	1, 	1, 	0000, 	z, 	z, 	z
#                    1, 	0, 	0, 	0000, 	z, 	z, 	z
#                    2, 	1, 	0, 	b081, 	z, 	z, 	z
#                    3, 	0, 	0, 	b081, 	z, 	z, 	z
#                    4, 	1, 	0, 	b081, 	z, 	z, 	z
#                    5, 	0, 	0, 	b081, 	z, 	z, 	z
#                    6, 	1, 	0, 	b081, 	z, 	z, 	z
#                    7, 	0, 	0, 	b081, 	z, 	z, 	z
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(44)
#    Time: 8 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 44
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:26:49 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
# Break key hit
quit -sim
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Load canceled
vsim work.cpu_tb
# vsim 
# Start time: 11:28:41 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run
# Inside CPU
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:29:40 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Inside CPU xxxx 
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:30:50 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Inside CPU xxxx 
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:32:17 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Inside CPU xxxx x
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:33:48 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
# Break key hit
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:35:00 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
run -all
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Break key hit
# Break in file /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v
quit -sim
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:36:09 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# Inside CPU 0000 1
# inside pc xxxx
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# Inside CPU b081 1
# inside pc xxxx
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# Inside CPU b081 1
# inside pc xxxx
# Does WrReg: d Data: 1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU SUB inA: 1ffc  inB: 0004 out:1ff8
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# Inside CPU b081 1
# inside pc xxxx
# Does WrReg: d Data: 1ff8
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ff8  PC:  0000
# ALU SUB inA: 1ff8  inB: 0004 out:1ff4
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ff8  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 9 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
quit -sim
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:37:15 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# Inside CPU 0000 1
# inside pc xxxx
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# Inside CPU b081 1
# inside pc xxxx
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# Inside CPU af00 1
# inside pc xxxx
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# Inside CPU 1c3a 1
# inside pc xxxx
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# Inside CPU 2300 1
# inside pc xxxx
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# Inside CPU e004 1
# inside pc xxxx
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# inside Branch     x     8     x
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# Inside CPU ddf6 1
# inside pc xxxx
# Conditional Branching
# Inside Branch C
# inside Branch     x   236     x
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# Inside CPU ddf6 1
# inside pc xxxx
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# Inside CPU ddf6 1
# inside pc xxxx
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:44:06 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# inside pc xxxx
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc xxxx
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc xxxx
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# inside pc xxxx
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc xxxx
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc xxxx
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# inside Branch     x     8     x
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc xxxx
# Conditional Branching
# Inside Branch C
# inside Branch     x   236     x
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc xxxx
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc xxxx
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:44:59 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# PC Reset xxxx
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# inside pc 0000
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0000
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0000
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# inside Branch     0     8    10
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Conditional Branching
# Inside Branch C
# inside Branch     0   236   238
# inside Branch    10   236   248
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000a
# inside Branch   248   236   486
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 00f8
# inside Branch   486   236   724
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:48:58 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# PC Reset xxxx
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# inside pc 0000
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0000
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0000
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# inside Branch     0     8    10
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0000
# Conditional Branching
# Inside Branch C
# inside Branch     0   492   494
# inside Branch    10   492   504
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000a
# inside Branch   504   492   998
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 01f8
# inside Branch   998   492  1492
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim 
# Start time: 11:52:28 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# PC Reset xxxx
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# inside pc 0000
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0002
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0004
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# inside pc 0006
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0008
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000a
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# inside Branch    12     8    22
# inside Branch    14     8    24
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000c
# Conditional Branching
# Inside Branch C
# inside Branch    14   492   508
# inside Branch    26   492   520
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0018
# inside Branch   522   492  1016
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0208
# inside Branch  1018   492  1512
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v failed with 1 errors.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of alu.v was successful.
# Compile of apsr.v was successful.
# Compile of branch.v was successful.
# Compile of control_block.v was successful.
# Compile of control_block_tb.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of decode.v was successful.
# Compile of demux12.v was successful.
# Compile of fetch.v was successful.
# Compile of memory.sv was successful.
# Compile of mux21.v was successful.
# Compile of mux21_4bit.v was successful.
# Compile of mux21_tb.v was successful.
# Compile of pc.v was successful.
# Compile of pc_increment.v was successful.
# Compile of reg_control_tb.v was successful.
# Compile of register_file.v was successful.
# Compile of register_file_tb.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sign_extend_tb.v was successful.
# Compile of testbench.sv was successful.
# 22 compiles, 0 failed with no errors.
quit -sim
vsim work.cpu_tb
# vsim 
# Start time: 11:55:21 on Aug 10,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/vhdlp7/Desktop/HDL_Lab2017/demux12.v(6): (vopt-2569) Removing unused hanging process.
# Loading work.cpu_tb(fast)
run -all
# 	 time, 	 clk, 	 reset, 	 din, 	 addr_tb, 	 mem_en, 	 mem_read, 	 mem_write
# PC Reset xxxx
# Reset  x:
# Reset  0:
# PUSH
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
#                    0, 	0, 	1, 	0000, 	1, 	1, 	0
# inside pc 0000
# Push  0:
# PUSH
# R0:  0000  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0002
# Does WrReg: 0 Data: ffff
# Subtract offset from Static Pointer
# ALU SUB inA: 0000  inB: 0004 out:fffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# ALU SUB inA: 2000  inB: 0004 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  2000  PC:  0000
# inside pc 0004
# Does WrReg: d Data: 1ffc
# Load Address
# ALU SUB inA: 2000  inB: 0000 out:2000
# Add : 9
# ALU ADD inA: 2000  inB: 0000 out:2000
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  0000  SP:  1ffc  PC:  0000
# inside pc 0006
# Does WrReg: 7 Data: 1ffc
# Add with 3 operands
# ALU ADD inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  0000  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0008
# Does WrReg: 2 Data: 1ffc
# Move Immediate
# ALU MOVS inA: 1ffc  inB: 0000 out:1ffc
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000a
# Does WrReg: 3 Data: 1ffc
# Unconditional Branch
# ALU MOVS inA: 1ffc  inB: 0008 out:2004
# Inside Branch NC
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000c
# inside Branch    14     8    24
# Conditional Branching
# Inside Branch C
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 000c
# inside Branch    14   492   508
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# inside pc 0018
# inside Branch    26   492   520
# R0:  ffff  R1:  0000  R2  1ffc  R7:  1ffc  SP:  1ffc  PC:  0000
# ** Note: $finish    : /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v(45)
#    Time: 19 ns  Iteration: 0  Instance: /cpu_tb
# 1
# Break at /home/vhdlp7/Desktop/HDL_Lab2017/cpu_tb.v line 45
