<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4785.773 ; gain = 33.000 ; free physical = 67853 ; free virtual = 233987" projectName="resmlp" solutionName="solution1" date="2024-11-26T02:33:55.501-0600" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="resmlp" solutionName="solution1" date="2024-11-26T02:32:59.978-0600" type="Warning"/>
        <logs message="WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.&#xA;Post Restoration Checksum: NetGraph: 5f177427 | NumContArr: 41b5a84c | Constraints: 190a55ad | Timing: 0&#xA;Phase 1 Build RT Design | Checksum: b9d77220&#xA;&#xA;&#xA;Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 4263.691 ; gain = 0.000 ; free physical = 64914 ; free virtual = 231004&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Fix Topology Constraints&#xA;Phase 2.1 Fix Topology Constraints | Checksum: b9d77220&#xA;&#xA;&#xA;Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 4263.691 ; gain = 0.000 ; free physical = 64933 ; free virtual = 230947&#xA;&#xA;&#xA;Phase 2.2 Pre Route Cleanup&#xA;Phase 2.2 Pre Route Cleanup | Checksum: b9d77220&#xA;&#xA;&#xA;Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4263.691 ; gain = 0.000 ; free physical = 64828 ; free virtual = 230918&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.3 Update Timing&#xA;Phase 2.3 Update Timing | Checksum: 1235b0844&#xA;&#xA;&#xA;Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 4314.742 ; gain = 51.051 ; free physical = 64878 ; free virtual = 230969" projectName="resmlp" solutionName="solution1" date="2024-11-26T02:31:34.930-0600" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="resmlp" solutionName="solution1" date="2024-11-26T02:31:05.035-0600" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
