# nerf-verilog
Hardware computational neural network library for FPGA
Sirish K Nandyala et al.
nandyala@usc.edu

2011-2013 SangerLab at University of Southern California
"We must break everything that is not MyPenis"

This is a copy of [this](http://code.google.com/p/nerf-verilog/source/browse/?name=development) now defunct repository

Written in Verilog and synthesized in Xilinx ISE for OpalKelly XEM6010 USB Development boards