##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for cydff_9/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.3::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.4::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:F)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
		5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.10::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.11::Critical Path Report for (cydff_9/q:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (cydff_9/q:R vs. cydff_9/q:R)
		5.13::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                     | Frequency: 35.62 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 72.00 MHz   | 
Clock: CyXTAL                        | N/A                   | Target: 24.00 MHz   | 
Clock: PPS(0)_PAD                    | N/A                   | Target: 100.00 MHz  | 
Clock: UART_IntClock                 | Frequency: 38.90 MHz  | Target: 0.08 MHz    | 
Clock: \Boundary32bit:CounterHW\/tc  | N/A                   | Target: 36.00 MHz   | 
Clock: cydff_9/q                     | Frequency: 22.39 MHz  | Target: 18.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyBUS_CLK                     13888.9          -14189      6944.44          -1746       13888.9          -4015       6944.44          -2733       
CyBUS_CLK                     PPS(0)_PAD                    N/A              N/A         555.556          9703        N/A              N/A         N/A              N/A         
CyBUS_CLK                     UART_IntClock                 13888.9          -642        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     \Boundary32bit:CounterHW\/tc  13888.9          10852       13888.9          12764       N/A              N/A         N/A              N/A         
PPS(0)_PAD                    CyBUS_CLK                     N/A              N/A         N/A              N/A         N/A              N/A         555.556          -26671      
UART_IntClock                 UART_IntClock                 1.30278e+007     13002074    N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc  CyBUS_CLK                     N/A              N/A         6944.44          -18430      N/A              N/A         N/A              N/A         
cydff_9/q                     CyBUS_CLK                     13888.9          -55615      N/A              N/A         N/A              N/A         N/A              N/A         
cydff_9/q                     cydff_9/q                     55555.6          10884       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase                
---------------------  ------------  ------------------------------  
ClockEnc(0)_PAD        26967         CyBUS_CLK:R                     
ClockEncDelay(0)_PAD   31356         CyBUS_CLK:R                     
Clock_tiktak(0)_PAD    34770         cydff_9/q:R                     
Clock_tiktak(0)_PAD    34770         cydff_9/q:F                     
Clock_tiktak_1(0)_PAD  34943         \Boundary32bit:CounterHW\/tc:R  
Clock_tiktak_1(0)_PAD  34943         \Boundary32bit:CounterHW\/tc:F  
Clock_tiktak_2(0)_PAD  24156         CyBUS_CLK:R                     
Clock_tiktak_3(0)_PAD  24448         CyBUS_CLK:R                     
Clock_tiktak_4(0)_PAD  25865         CyBUS_CLK:R                     
Compare(0)_PAD         24013         CyBUS_CLK:R                     
DOut_CH1_N(0)_PAD      35602         CyBUS_CLK:R                     
DOut_CH1_P(0)_PAD      34656         CyBUS_CLK:R                     
DOut_CH2_N(0)_PAD      38121         CyBUS_CLK:R                     
DOut_CH2_P(0)_PAD      35456         CyBUS_CLK:R                     
DOut_CH3_N(0)_PAD      37150         CyBUS_CLK:R                     
DOut_CH3_P(0)_PAD      35695         CyBUS_CLK:R                     
DOut_CH4_N(0)_PAD      37257         CyBUS_CLK:R                     
DOut_CH4_P(0)_PAD      36340         CyBUS_CLK:R                     
EN1(0)_PAD             23820         CyBUS_CLK:R                     
LED(0)_PAD             25143         CyBUS_CLK:R                     
LOAD(0)_PAD            32908         CyBUS_CLK:R                     
LOAD_1(0)_PAD          26224         CyBUS_CLK:R                     
Out_TikTak(0)_PAD      55069         cydff_9/q:R                     
Out_TikTak(0)_PAD      36781         CyBUS_CLK:R                     
Out_TikTak_1(0)_PAD    70634         cydff_9/q:R                     
Out_TikTak_3(0)_PAD    44137         cydff_9/q:R                     
Sh_out(0)_PAD          27987         CyBUS_CLK:R                     
TC(0)_PAD              24511         CyBUS_CLK:R                     
TC_word(0)_PAD         25520         \Boundary32bit:CounterHW\/tc:R  
TC_word(0)_PAD         25520         \Boundary32bit:CounterHW\/tc:F  
Tx_1(0)_PAD            35829         UART_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.62 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -14189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23848
-------------------------------------   ----- 
End-of-path arrival time (ps)           23848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell108     1250   1250  -14189  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell30      2298   3548  -14189  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350   6898  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  12118  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  17248  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  17248  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  20548  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  20548  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  23848  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  23848  -14189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 38.90 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13002074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22194
-------------------------------------   ----- 
End-of-path arrival time (ps)           22194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:txn_split\/main_6  macrocell46   9961  11211  13002074  RISE       1
\UART:BUART:txn_split\/q       macrocell46   3350  14561  13002074  RISE       1
\UART:BUART:txn\/main_4        macrocell56   7633  22194  13002074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for cydff_9/q
***************************************
Clock: cydff_9/q
Frequency: 22.39 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 10884p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35946
-------------------------------------   ----- 
End-of-path arrival time (ps)           52448
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_7/main_0                         macrocell97   11295  52448  10884  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:count_stored_i\/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -14189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23848
-------------------------------------   ----- 
End-of-path arrival time (ps)           23848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:count_stored_i\/q             macrocell108     1250   1250  -14189  RISE       1
\sec_counter:CounterUDB:count_enable\/main_2          macrocell30      2298   3548  -14189  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350   6898  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  12118  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  17248  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  17248  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  20548  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  20548  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  23848  -14189  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  23848  -14189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -1746p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell82      1250   1250  -1746  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   3970   5220  -1746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1


5.3::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4015p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           18838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell84         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell84      1250   8194  -4015  RISE       1
\Period:bSR:status_0\/main_1                macrocell24      2297  10491  -4015  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  13841  -4015  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4997  18838  -4015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


5.4::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -2733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           13112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2733  RISE       1
Net_686/main_2                            macrocell80      3758  13112  -2733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -642p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell65   3728  11020   -642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 10852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     6861
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell54   1250   1250  10852  RISE       1
cydff_10/main_0  macrocell44   5138   6388  10852  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:F)
******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 12764p

Capture Clock Arrival Time                                            13889
+ Clock path delay                                                     6861
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary32bit:CounterHW\/tc:F#2)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250  12764  RISE       1
cydff_9/main_0  macrocell55   3225   4475  12764  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 9703p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    13495
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        14051

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   9703  RISE       1
cydff_14/ar_0                              macrocell85     2297   4347   9703  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1


5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13002074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22194
-------------------------------------   ----- 
End-of-path arrival time (ps)           22194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:txn_split\/main_6  macrocell46   9961  11211  13002074  RISE       1
\UART:BUART:txn_split\/q       macrocell46   3350  14561  13002074  RISE       1
\UART:BUART:txn\/main_4        macrocell56   7633  22194  13002074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1


5.10::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
*******************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -18430p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       12503
-------------------------------------   ----- 
End-of-path arrival time (ps)           19364
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  14367  -18430  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4997  19364  -18430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1


5.11::Critical Path Report for (cydff_9/q:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -55615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       48772
-------------------------------------   ----- 
End-of-path arrival time (ps)           65274
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  53544  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  61974  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  61974  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  65274  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  65274  -55615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1


5.12::Critical Path Report for (cydff_9/q:R vs. cydff_9/q:R)
************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 10884p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35946
-------------------------------------   ----- 
End-of-path arrival time (ps)           52448
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_7/main_0                         macrocell97   11295  52448  10884  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1


5.13::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK:R)
*************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -26671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           29097
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                          macrocell85      1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0           macrocell27      2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q                macrocell27      3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell17   3703  29097  -26671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -55615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       48772
-------------------------------------   ----- 
End-of-path arrival time (ps)           65274
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  53544  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  61974  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  61974  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell19   3300  65274  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell20      0  65274  -55615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -52315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       45472
-------------------------------------   ----- 
End-of-path arrival time (ps)           61974
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  53544  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell18   3300  61974  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell19      0  61974  -52315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -49408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       40605
-------------------------------------   ----- 
End-of-path arrival time (ps)           57107
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell20   8783  57107  -49408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -49015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9659

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       42172
-------------------------------------   ----- 
End-of-path arrival time (ps)           58674
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  53544  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell17   5130  58674  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell18      0  58674  -49015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -48397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       39594
-------------------------------------   ----- 
End-of-path arrival time (ps)           56096
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell19   7772  56096  -48397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -46791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       37988
-------------------------------------   ----- 
End-of-path arrival time (ps)           54490
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell18   6166  54490  -46791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -45845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       37042
-------------------------------------   ----- 
End-of-path arrival time (ps)           53544
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
HI_1/q                                                macrocell103     1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                    macrocell32      7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                         macrocell32      3350  28905  -55615  RISE       1
Net_12170/main_4                                      macrocell26      8899  37804  -55615  RISE       1
Net_12170/q                                           macrocell26      3350  41154  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/main_0          macrocell30      3820  44974  -55615  RISE       1
\sec_counter:CounterUDB:count_enable\/q               macrocell30      3350  48324  -55615  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell17   5220  53544  -45845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_4
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -27425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       21302
-------------------------------------   ----- 
End-of-path arrival time (ps)           37804
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                          macrocell103   1250  17752  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6              macrocell32    7803  25555  -55615  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                   macrocell32    3350  28905  -55615  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_4  macrocell108   8899  37804  -27425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -26671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           29097
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                          macrocell85      1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0           macrocell27      2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q                macrocell27      3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell17   3703  29097  -26671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -26657p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           29082
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                          macrocell85      1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0           macrocell27      2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q                macrocell27      3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell18   3688  29082  -26657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -25779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                        9710
-------------------------------------   ----- 
End-of-path arrival time (ps)           28205
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                          macrocell85      1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0           macrocell27      2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q                macrocell27      3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell20   2811  28205  -25779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -25764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3130
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2426

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                        9695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28190
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_14/q                                          macrocell85      1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0           macrocell27      2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q                macrocell27      3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell19   2796  28190  -25764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_5
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -25166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       21226
-------------------------------------   ----- 
End-of-path arrival time (ps)           35545
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_10/q                                         macrocell95    1250  15569  -53356  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/main_6             macrocell33   10059  25628  -53356  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_15\/q                  macrocell33    3350  28978  -53356  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_5  macrocell108   6567  35545  -25166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -23237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)   5556
- Setup time                                        -500
-------------------------------------------------   ---- 
End-of-path required time (ps)                      5056

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                        9798
-------------------------------------   ----- 
End-of-path arrival time (ps)           28293
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
cydff_14/q                                        macrocell85    1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/main_0         macrocell27    2299  22044  -26671  RISE       1
\sec_counter:CounterUDB:hwCapture\/q              macrocell27    3350  25394  -26671  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell7   2899  28293  -23237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : Net_10457/clk_en
Capture Clock  : Net_10457/clock_0
Path slack     : -20869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                       16951
-------------------------------------   ----- 
End-of-path arrival time (ps)           32658
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name             model name   delay     AT   slack  edge  Fanout
-------------------  -----------  -----  -----  ------  ----  ------
HI_9/q               macrocell83   1250  16957  -50604  RISE       1
StartOfFrame/main_0  macrocell23   7957  24914  -20869  RISE       1
StartOfFrame/q       macrocell23   3350  28264  -20869  RISE       1
Net_10457/clk_en     macrocell79   4394  32658  -20869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : \sec_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \sec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : -19998p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK:R#5)    5556
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2046

Launch Clock Arrival Time                    5000
+ Clock path delay                      13495
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           22044
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
cydff_14/q                                   macrocell85    1250  19745  -26671  RISE       1
\sec_counter:CounterUDB:prevCapture\/main_0  macrocell105   2299  22044  -19998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCapture\/clock_0                macrocell105        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -18430p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       12503
-------------------------------------   ----- 
End-of-path arrival time (ps)           19364
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  14367  -18430  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   4997  19364  -18430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -18047p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           18981
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  14367  -18430  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   4614  18981  -18047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_1
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -17294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        5357
-------------------------------------   ----- 
End-of-path arrival time (ps)           27672
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_18/q                                         macrocell87    1250  23565  -45484  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_1  macrocell108   4107  27672  -17294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -17287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        5351
-------------------------------------   ----- 
End-of-path arrival time (ps)           27666
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_19/q                                         macrocell86    1250  23565  -45477  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_0  macrocell108   4101  27666  -17287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_2
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -16902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4966
-------------------------------------   ----- 
End-of-path arrival time (ps)           27281
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_17/q                                         macrocell88    1250  23565  -45092  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_2  macrocell108   3716  27281  -16902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : \sec_counter:CounterUDB:count_stored_i\/main_3
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : -16612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4676
-------------------------------------   ----- 
End-of-path arrival time (ps)           26991
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_16/q                                         macrocell89    1250  23565  -44802  RISE       1
\sec_counter:CounterUDB:count_stored_i\/main_3  macrocell108   3426  26991  -16612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -16517p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           17451
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  14367  -18430  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   3084  17451  -16517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -16516p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           17450
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell44      1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  14367  -18430  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell16   3083  17450  -16516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_5
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -15303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        6376
-------------------------------------   ----- 
End-of-path arrival time (ps)           28691
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_19/q                           macrocell86   1250  23565  -45477  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_5  statuscell4   5126  28691  -15303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_4
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -15026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        6100
-------------------------------------   ----- 
End-of-path arrival time (ps)           28415
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_18/q                           macrocell87   1250  23565  -45484  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_4  statuscell4   4850  28415  -15026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_3
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -13916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4990
-------------------------------------   ----- 
End-of-path arrival time (ps)           27305
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_17/q                           macrocell88   1250  23565  -45092  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_3  statuscell4   3740  27305  -13916  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_2
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -13730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4804
-------------------------------------   ----- 
End-of-path arrival time (ps)           27119
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_16/q                           macrocell89   1250  23565  -44802  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_2  statuscell4   3554  27119  -13730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -13441p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                          -500
-------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                        6444

Launch Clock Arrival Time                       0
+ Clock path delay                       6861
+ Data path delay                       13025
-------------------------------------   ----- 
End-of-path arrival time (ps)           19886
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell44    1250   8111  -18430  RISE       1
\Period:bSR:status_0\/main_0  macrocell24    2906  11017  -18430  RISE       1
\Period:bSR:status_0\/q       macrocell24    3350  14367  -18430  RISE       1
\Period:bSR:StsReg\/status_0  statusicell6   5518  19886  -13441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : \CAPT_MID:sts:sts_reg\/status_4
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -13047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        7647
-------------------------------------   ----- 
End-of-path arrival time (ps)           26436
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_11/q                          macrocell94   1250  20039  -51883  RISE       1
\CAPT_MID:sts:sts_reg\/status_4  statuscell3   6397  26436  -13047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_0
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -12981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        9866
-------------------------------------   ----- 
End-of-path arrival time (ps)           26370
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_14/q                           macrocell91   1250  17754  -49583  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_0  statuscell4   8616  26370  -12981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_1
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -12546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        9431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25935
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
HI_15/q                           macrocell90   1250  17754  -47785  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_1  statuscell4   8181  25935  -12546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : \CAPT_MID:sts:sts_reg\/status_3
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -12509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       11579
-------------------------------------   ----- 
End-of-path arrival time (ps)           25898
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_10/q                          macrocell95   1250  15569  -53356  RISE       1
\CAPT_MID:sts:sts_reg\/status_3  statuscell3  10329  25898  -12509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : \CAPT_MID:sts:sts_reg\/status_5
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -11771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      18790
+ Data path delay                        6369
-------------------------------------   ----- 
End-of-path arrival time (ps)           25159
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_12/q                          macrocell93   1250  20040  -51545  RISE       1
\CAPT_MID:sts:sts_reg\/status_5  statuscell3   5119  25159  -11771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_0
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -11728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           25117
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_0/q                           macrocell104   1250  15569  -52196  RISE       1
\CAPT_LOW:sts:sts_reg\/status_0  statuscell2    9548  25117  -11728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : \CAPT_MID:sts:sts_reg\/status_2
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -11315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        8997
-------------------------------------   ----- 
End-of-path arrival time (ps)           24704
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_9/q                           macrocell83   1250  16957  -50604  RISE       1
\CAPT_MID:sts:sts_reg\/status_2  statuscell3   7747  24704  -11315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_1
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -11092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        7979
-------------------------------------   ----- 
End-of-path arrival time (ps)           24481
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                           macrocell103   1250  17752  -55615  RISE       1
\CAPT_LOW:sts:sts_reg\/status_1  statuscell2    6729  24481  -11092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \CAPT_MID:sts:sts_reg\/status_1
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -9758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        6098
-------------------------------------   ----- 
End-of-path arrival time (ps)           23147
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_8/q                           macrocell96   1250  18298  -51818  RISE       1
\CAPT_MID:sts:sts_reg\/status_1  statuscell3   4848  23147   -9758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb
Path End       : \CAPT_LOW:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -8879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20667
-------------------------------------   ----- 
End-of-path arrival time (ps)           20667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/busclk           datapathcell20      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb  datapathcell20   3110   3110  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_6             statusicell7     5856   8966  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460  11426  -8879  RISE       1
\CAPT_LOW:sts:sts_reg\/clk_en                                statuscell2      9241  20667  -8879  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : \CAPT_MID:sts:sts_reg\/status_0
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -8614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           22003
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_7/q                           macrocell97   1250  12537  -44844  RISE       1
\CAPT_MID:sts:sts_reg\/status_0  statuscell3   9465  22003   -8614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : \CAPT_MID:sts:sts_reg\/status_6
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -7791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        4677
-------------------------------------   ----- 
End-of-path arrival time (ps)           21180
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_13/q                          macrocell92   1250  17754  -48104  RISE       1
\CAPT_MID:sts:sts_reg\/status_6  statuscell3   3427  21180   -7791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_6
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -7589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        9690
-------------------------------------   ----- 
End-of-path arrival time (ps)           20978
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_6/q                           macrocell98   1250  12537  -47405  RISE       1
\CAPT_LOW:sts:sts_reg\/status_6  statuscell2   8440  20978   -7589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -7583p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         3434

Launch Clock Arrival Time                      0
+ Clock path delay                      6861
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           11017
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell44   1250   8111  -18430  RISE       1
\Period:bSR:load_reg\/main_0  macrocell84   2906  11017   -7583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell84         0   6944  FALL       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -7283p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15162
-------------------------------------   ----- 
End-of-path arrival time (ps)           15162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3571   4821  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8171  -7283  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell3   6991  15162  -7283  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -6743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14622
-------------------------------------   ----- 
End-of-path arrival time (ps)           14622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3571   4821  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8171  -7283  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6451  14622  -6743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb
Path End       : \CAPT_MID:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -6664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18453
-------------------------------------   ----- 
End-of-path arrival time (ps)           18453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/busclk           datapathcell20      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb  datapathcell20   3110   3110  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_6             statusicell7     5856   8966  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460  11426  -8879  RISE       1
\CAPT_MID:sts:sts_reg\/clk_en                                statuscell3      7027  18453  -6664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_4
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -6322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        8424
-------------------------------------   ----- 
End-of-path arrival time (ps)           19711
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_4/q                           macrocell100   1250  12537  -47285  RISE       1
\CAPT_LOW:sts:sts_reg\/status_4  statuscell2    7174  19711   -6322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -5937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                            macrocell53     1250   1250  -5937  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_0         macrocell6      6732   7982  -5937  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350  11332  -5937  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2304  13636  -5937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb
Path End       : \CAPT_HIGH:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -5935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17724
-------------------------------------   ----- 
End-of-path arrival time (ps)           17724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/busclk           datapathcell20      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u3\/f0_bus_stat_comb  datapathcell20   3110   3110  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_6             statusicell7     5856   8966  -8879  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/interrupt            statusicell7     2460  11426  -8879  RISE       1
\CAPT_HIGH:sts:sts_reg\/clk_en                               statuscell4      6298  17724  -5935  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell4         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -5885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13764
-------------------------------------   ----- 
End-of-path arrival time (ps)           13764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3571   4821  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8171  -7283  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell2   5593  13764  -5885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -5316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10457/q                                           macrocell79     1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      3571   4821  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350   8171  -7283  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell1   5024  13195  -5316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -3783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17172
-------------------------------------   ----- 
End-of-path arrival time (ps)           17172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:status_2\/main_0             macrocell29      4970  10900   -3783  RISE       1
\sec_counter:CounterUDB:status_2\/q                  macrocell29      3350  14250   -3783  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2922  17172   -3783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_5
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -3501p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        5603
-------------------------------------   ----- 
End-of-path arrival time (ps)           16890
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
HI_5/q                           macrocell99   1250  12537  -45612  RISE       1
\CAPT_LOW:sts:sts_reg\/status_5  statuscell2   4353  16890   -3501  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -3474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16863
-------------------------------------   ----- 
End-of-path arrival time (ps)           16863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell17   1600   1600  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell18      0   1600  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell18   1280   2880  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell19      0   2880  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell19   1280   4160  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell20      0   4160  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell20   2270   6430  -3474  RISE       1
\sec_counter:CounterUDB:status_0\/main_0             macrocell28      2931   9361  -3474  RISE       1
\sec_counter:CounterUDB:status_0\/q                  macrocell28      3350  12711  -3474  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     4151  16863  -3474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -2916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell2  13455  14705  -2916  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -2733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           13112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2733  RISE       1
Net_686/main_2                            macrocell80      3758  13112  -2733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_2
Capture Clock  : Net_12420/clock_0
Path slack     : -2733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           13112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2733  RISE       1
Net_12420/main_2                          macrocell81      3758  13112  -2733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_3
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -2656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4757
-------------------------------------   ----- 
End-of-path arrival time (ps)           16044
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_3/q                           macrocell101   1250  12537  -45446  RISE       1
\CAPT_LOW:sts:sts_reg\/status_3  statuscell2    3507  16044   -2656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_2
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -2644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (cydff_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4746
-------------------------------------   ----- 
End-of-path arrival time (ps)           16033
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
HI_2/q                           macrocell102   1250  12537  -45435  RISE       1
\CAPT_LOW:sts:sts_reg\/status_2  statuscell2    3496  16033   -2644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell2         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -2096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell18   3865   9795   -2096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -1913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           12292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1913  RISE       1
Net_686/main_1                              macrocell80     2937  12292  -1913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_12420/main_1
Capture Clock  : Net_12420/clock_0
Path slack     : -1913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           12292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1913  RISE       1
Net_12420/main_1                            macrocell81     2937  12292  -1913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10925/main_0
Capture Clock  : Net_10925/clock_0
Path slack     : -1835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           12214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -2733  RISE       1
Net_10925/main_0                          macrocell82      2860  12214  -1835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -1815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           9513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell17   3583   9513   -1815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10925/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -1746p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10925/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_10925/q                                macrocell82      1250   1250  -1746  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   3970   5220  -1746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -1285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell53    1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2  11824  13074  -1285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -1285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell4  11824  13074  -1285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -1284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell3  11823  13073  -1284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -1184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell20   2953   8883   -1184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -1180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell19   2949   8879   -1180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14326
-------------------------------------   ----- 
End-of-path arrival time (ps)           14326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell79    1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1  macrocell1     3571   4821  -7283  RISE       1
\TransmitShiftReg:bSR:status_0\/q       macrocell1     3350   8171  -7283  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0  statusicell1   6155  14326   -937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -642p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell65   3728  11020   -642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : -642p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell74   3728  11020   -642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : -618p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2       macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_markspace_pre\/main_5  macrocell75   3705  10997   -618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : -618p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2    macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q         macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_parity_bit\/main_5  macrocell78   3705  10997   -618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12420/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -548p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_12420/q                                  macrocell81     1250   1250   -548  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell9   2773   4023   -548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \sec_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \sec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : -530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           10909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell17   1240   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell18      0   1240  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell18   1210   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell19      0   2450  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell19   1210   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell20      0   3660  -11585  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell20   2270   5930  -11585  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/main_0       macrocell106     4979  10909    -530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/clock_0             macrocell106        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : -376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell53   1250   1250  -5937  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell36   9505  10755   -376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : -376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5937  RISE       1
My_wire_0/main_1  macrocell37   9505  10755   -376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : -95p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11884
-------------------------------------   ----- 
End-of-path arrival time (ps)           11884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5937  RISE       1
preouts_2/clk_en  macrocell43  10634  11884    -95  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:StsReg\/interrupt
Path End       : Net_860/ar_0
Capture Clock  : Net_860/clock_0
Path slack     : 33p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\Period:bSR:StsReg\/interrupt  statusicell6   2550   9494     33  RISE       1
Net_860/ar_0                   macrocell54    4361  13856     33  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 281p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10098
-------------------------------------   ----- 
End-of-path arrival time (ps)           10098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                         synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2          macrocell12   2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q               macrocell12   3350   7292   -642  RISE       1
\UART:BUART:rx_parity_error_pre\/main_5  macrocell76   2806  10098    281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 319p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         1020   1020   -642  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell12      2922   3942   -642  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12      3350   7292   -642  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2808  10100    319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250    700  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell36   8429   9679    700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250    700  RISE       1
My_wire_0/main_2  macrocell37   8429   9679    700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell53   1250   1250  -5937  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell38   8377   9627    752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell53   1250   1250  -5937  RISE       1
My_wire_1/main_1  macrocell39   8377   9627    752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \sec_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \sec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 1018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell17   1600   1600  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell18      0   1600  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell18   1280   2880  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell19      0   2880  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell19   1280   4160  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell20      0   4160  -3474  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell20   2270   6430  -3474  RISE       1
\sec_counter:CounterUDB:prevCompare\/main_0          macrocell107     2931   9361   1018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCompare\/clock_0                macrocell107        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 1104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160   1104  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell38     4115   9275   1104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : 1104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160   1104  RISE       1
My_wire_1/main_0                                    macrocell39     4115   9275   1104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 1163p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           13660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   1163  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell13   5506  13660   1163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sec_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11820
-------------------------------------   ----- 
End-of-path arrival time (ps)           11820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\sec_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell17    760    760   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell18      0    760   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell18   1210   1970   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell19      0   1970   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell19   1210   3180   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell20      0   3180   1569  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell20   2740   5920   1569  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5900  11820   1569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 1591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250    700  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell38   7538   8788   1591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 1591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250    700  RISE       1
My_wire_1/main_2  macrocell39   7538   8788   1591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 1993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160   1104  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell36     3226   8386   1993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : 1993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160   1104  RISE       1
My_wire_0/main_0                                    macrocell37     3226   8386   1993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2046p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   1163  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell16   4623  12778   2046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : 2187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell53    1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell1   8352   9602   2187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell53     1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell1   8352   9602   2187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 2397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell53   1250   1250  -5937  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell48   6732   7982   2397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell48         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:overflow_reg_i\/clk_en
Capture Clock  : \sec_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 2445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9344
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                               synccell       1020   1020   2445  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/clk_en  macrocell106   8324   9344   2445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:overflow_reg_i\/clock_0             macrocell106        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:count_stored_i\/clk_en
Capture Clock  : \sec_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 2445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9344
-------------------------------------   ---- 
End-of-path arrival time (ps)           9344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                               synccell       1020   1020   2445  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clk_en  macrocell108   8324   9344   2445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:count_stored_i\/clock_0             macrocell108        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2928   5228   2471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10905
-------------------------------------   ----- 
End-of-path arrival time (ps)           10905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell5      2936   5236   2484  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell5      3350   8586   2484  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2318  10905   2484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 2562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell43   1250   1250    700  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell40   6567   7817   2562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell43   1250   1250    700  RISE       1
My_wire_2/main_0  macrocell41   6567   7817   2562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2590p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           12233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   1163  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell15   4079  12233   2590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2760  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell2   3909   5119   2760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2760  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3762   4972   2907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell47    1250   1250  -7221  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell4     3509   4759   2964  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell4     3350   8109   2964  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2315  10425   2964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 2989p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   2989  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell8   3680  11834   2989  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 2993p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   2989  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell9   3676  11831   2993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 3224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell53   1250   1250  -5937  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell42   7315   8565   3224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:sSTSReg:stsreg\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                               synccell       1020   1020   2445  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clk_en  statusicell7   7417   8437   3352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sSTSReg:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u0\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 3352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                  synccell         1020   1020   2445  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clk_en  datapathcell17   7417   8437   3352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u0\/clock            datapathcell17      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:prevCompare\/clk_en
Capture Clock  : \sec_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 3352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                            synccell       1020   1020   2445  RISE       1
\sec_counter:CounterUDB:prevCompare\/clk_en  macrocell107   7417   8437   3352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCompare\/clock_0                macrocell107        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 3618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell51   1250   1250   3618  RISE       1
cydff_8/clk_en  macrocell52   6921   8171   3618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2760  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell3   3006   4216   3663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2760  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell4   2981   4191   3688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 3810p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell68   5549   6569   3810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 3810p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020   -642  RISE       1
\UART:BUART:rx_last\/main_0  macrocell77   5549   6569   3810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell77         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4075p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   2989  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell7   2594  10749   4075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 4078p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   2989  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell6   2590  10745   4078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u2\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 4261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                  synccell         1020   1020   2445  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clk_en  datapathcell19   6508   7528   4261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u2\/clock            datapathcell19      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:prevCapture\/clk_en
Capture Clock  : \sec_counter:CounterUDB:prevCapture\/clock_0
Path slack     : 4261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                            synccell       1020   1020   2445  RISE       1
\sec_counter:CounterUDB:prevCapture\/clk_en  macrocell105   6508   7528   4261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:prevCapture\/clock_0                macrocell105        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 4418p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   1163  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2251  10406   4418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 4552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell37   1250   1250   4552  RISE       1
My_wire_0/main_4  macrocell37   4576   5826   4552  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 5047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell39   1250   1250   5047  RISE       1
My_wire_1/main_4  macrocell39   4081   5331   5047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2471  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell45     2932   5232   5147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell45         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   5394  RISE       1
preouts_2/main_0                      macrocell43    2935   4985   5394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : Net_860/main_0
Capture Clock  : Net_860/clock_0
Path slack     : 5400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   5400  RISE       1
Net_860/main_0                            macrocell54    2929   4979   5400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 5403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell41   1250   1250   5403  RISE       1
My_wire_2/main_2  macrocell41   3726   4976   5403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10457/q                             macrocell79   1250   1250  -7283  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell42   3571   4821   5558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell47   1250   1250  -7221  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell42   3509   4759   5620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u3\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 5644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                  synccell         1020   1020   2445  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clk_en  datapathcell20   5125   6145   5644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u3\/clock            datapathcell20      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 5893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell49   1250   1250  -3529  RISE       1
preouts_2/ar_0  macrocell43   6746   7996   5893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 6056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell45   1250   1250   3288  RISE       1
Net_10511/clk_en                             macrocell49   4483   5733   6056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 6223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell49   1250   1250  -3529  RISE       1
cydff_8/ap_0  macrocell52   6416   7666   6223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 6223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10511/q     macrocell49   1250   1250  -3529  RISE       1
Net_10749/ap_0  macrocell53   6416   7666   6223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC_1/out
Path End       : \sec_counter:CounterUDB:sCTRLReg:ctrlreg\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sCTRLReg:ctrlreg\/clock
Path slack     : 6403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
cydff_9__SYNC_1/out                               synccell        1020   1020   6403  RISE       1
\sec_counter:CounterUDB:sCTRLReg:ctrlreg\/clk_en  controlcell12   4366   5386   6403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sCTRLReg:ctrlreg\/clock             controlcell12       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 6437p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell71   2922   3942   6437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 6437p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020   -642  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell72   2922   3942   6437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 6833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250   6833  RISE       1
Net_686/main_0  macrocell80   2296   3546   6833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_12420/main_0
Capture Clock  : Net_12420/clock_0
Path slack     : 6833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell80   1250   1250   6833  RISE       1
Net_12420/main_0  macrocell81   2296   3546   6833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_12420/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_1
Path End       : Net_860/clk_en
Capture Clock  : Net_860/clock_0
Path slack     : 6833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_1  controlcell6   2050   2050   6833  RISE       1
Net_860/clk_en                            macrocell54    2905   4955   6833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 6838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell38   1250   1250   6838  RISE       1
My_wire_1/main_3                      macrocell39   2291   3541   6838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell40   1250   1250   6865  RISE       1
My_wire_2/main_1                      macrocell41   2264   3514   6865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 6870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell36   1250   1250   6870  RISE       1
My_wire_0/main_3                      macrocell37   2259   3509   6870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 6882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell51   1250   1250   3618  RISE       1
cydff_5/main_0  macrocell50   2247   3497   6882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell51   1250   1250   3618  RISE       1
Net_1037/main_1  macrocell51   2247   3497   6882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 6889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell50   1250   1250   6889  RISE       1
Net_1037/main_0  macrocell51   2240   3490   6889  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290   6920  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    4179   6469   6920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 7541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_10511/q   macrocell49   1250   1250  -3529  RISE       1
cydff_5/ap_0  macrocell50   5098   6348   7541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 7541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_10511/q    macrocell49   1250   1250  -3529  RISE       1
Net_1037/ap_0  macrocell51   5098   6348   7541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : 7770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_10457/q     macrocell79   1250   1250  -7283  RISE       1
Net_10511/ap_0  macrocell49   4869   6119   7770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9__SYNC/out
Path End       : \sec_counter:CounterUDB:sC32:counterdp:u1\/clk_en
Capture Clock  : \sec_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 7852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_9__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_9__SYNC/out                                  synccell         1020   1020   2445  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clk_en  datapathcell18   2917   3937   7852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\sec_counter:CounterUDB:sC32:counterdp:u1\/clock            datapathcell18      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell9   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell8      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell16   2480   9424   8209  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 8222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell52   1250   1250   8222  RISE       1
Net_10749/clk_en  macrocell53   2317   3567   8222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 8938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050   8938  RISE       1
Net_10457/ar_0                           macrocell79    2901   4951   8938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10457/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 9703p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    13495
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        14051

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   9703  RISE       1
cydff_14/ar_0                              macrocell85     2297   4347   9703  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell27                          0   5000  FALL       1
PPS(0)/fb                                          iocell27                       7523  12523  FALL       1
cydff_14/clock_0                                   macrocell85                    5972  18495  FALL       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell7    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell6      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell8    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell7      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell14    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell13      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell15    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell14      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell2      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell2    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell3      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell3    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_860/q
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 10852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     6861
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                             macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_860/q        macrocell54   1250   1250  10852  RISE       1
cydff_10/main_0  macrocell44   5138   6388  10852  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell44      5861   6861  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : 10884p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35946
-------------------------------------   ----- 
End-of-path arrival time (ps)           52448
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_7/main_0                         macrocell97   11295  52448  10884  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_6/main_0
Capture Clock  : HI_6/clock_0
Path slack     : 10884p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35946
-------------------------------------   ----- 
End-of-path arrival time (ps)           52448
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_6/main_0                         macrocell98   11295  52448  10884  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_5/main_0
Capture Clock  : HI_5/clock_0
Path slack     : 10884p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35946
-------------------------------------   ----- 
End-of-path arrival time (ps)           52448
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_5/main_0                         macrocell99   11295  52448  10884  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_4/main_0
Capture Clock  : HI_4/clock_0
Path slack     : 10890p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35941
-------------------------------------   ----- 
End-of-path arrival time (ps)           52443
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_4/main_0                         macrocell100  11289  52443  10890  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_3/main_0
Capture Clock  : HI_3/clock_0
Path slack     : 10890p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35941
-------------------------------------   ----- 
End-of-path arrival time (ps)           52443
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_3/main_0                         macrocell101  11289  52443  10890  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_2/main_0
Capture Clock  : HI_2/clock_0
Path slack     : 10890p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35941
-------------------------------------   ----- 
End-of-path arrival time (ps)           52443
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_2/main_0                         macrocell102  11289  52443  10890  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 12764p

Capture Clock Arrival Time                                            13889
+ Clock path delay                                                     6861
+ Cycle adjust (CyBUS_CLK:R#3 vs. \Boundary32bit:CounterHW\/tc:F#2)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell80   1250   1250  12764  RISE       1
cydff_9/main_0  macrocell55   3225   4475  12764  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_10/main_0
Capture Clock  : HI_10/clock_0
Path slack     : 14827p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35035
-------------------------------------   ----- 
End-of-path arrival time (ps)           51537
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_10/main_0                        macrocell95   10384  51537  14827  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_0/main_0
Capture Clock  : HI_0/clock_0
Path slack     : 14827p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35035
-------------------------------------   ----- 
End-of-path arrival time (ps)           51537
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_0/main_0                         macrocell104  10384  51537  14827  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_1/main_0
Capture Clock  : HI_1/clock_0
Path slack     : 16811p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16502
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68548

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35235
-------------------------------------   ----- 
End-of-path arrival time (ps)           51737
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_1/main_0                         macrocell103  10583  51737  16811  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_15/main_0
Capture Clock  : HI_15/clock_0
Path slack     : 16817p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35230
-------------------------------------   ----- 
End-of-path arrival time (ps)           51732
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_15/main_0                        macrocell90   10578  51732  16817  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_14/main_0
Capture Clock  : HI_14/clock_0
Path slack     : 16817p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35230
-------------------------------------   ----- 
End-of-path arrival time (ps)           51732
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_14/main_0                        macrocell91   10578  51732  16817  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_13/main_0
Capture Clock  : HI_13/clock_0
Path slack     : 16817p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35230
-------------------------------------   ----- 
End-of-path arrival time (ps)           51732
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_13/main_0                        macrocell92   10578  51732  16817  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_12/main_0
Capture Clock  : HI_12/clock_0
Path slack     : 19303p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35031
-------------------------------------   ----- 
End-of-path arrival time (ps)           51533
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_12/main_0                        macrocell93   10380  51533  19303  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_11/main_0
Capture Clock  : HI_11/clock_0
Path slack     : 19303p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       35030
-------------------------------------   ----- 
End-of-path arrival time (ps)           51532
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_11/main_0                        macrocell94   10378  51532  19303  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_9/main_0
Capture Clock  : HI_9/clock_0
Path slack     : 20190p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15707
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67753

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       31060
-------------------------------------   ----- 
End-of-path arrival time (ps)           47562
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_9/main_0                         macrocell83    6409  47562  20190  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_8/main_0
Capture Clock  : HI_8/clock_0
Path slack     : 24395p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17048
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69094

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28197
-------------------------------------   ----- 
End-of-path arrival time (ps)           44699
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_8/main_0                         macrocell96    3545  44699  24395  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_19/main_0
Capture Clock  : HI_19/clock_0
Path slack     : 29286p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28573
-------------------------------------   ----- 
End-of-path arrival time (ps)           45075
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_19/main_0                        macrocell86    3921  45075  29286  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_18/main_0
Capture Clock  : HI_18/clock_0
Path slack     : 29286p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28573
-------------------------------------   ----- 
End-of-path arrival time (ps)           45075
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_18/main_0                        macrocell87    3921  45075  29286  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_17/main_0
Capture Clock  : HI_17/clock_0
Path slack     : 29286p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28573
-------------------------------------   ----- 
End-of-path arrival time (ps)           45075
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_17/main_0                        macrocell88    3921  45075  29286  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_16/main_0
Capture Clock  : HI_16/clock_0
Path slack     : 29286p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28573
-------------------------------------   ----- 
End-of-path arrival time (ps)           45075
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
Net_12170/main_4                    macrocell26    8899  37804  10884  RISE       1
Net_12170/q                         macrocell26    3350  41154  10884  RISE       1
HI_16/main_0                        macrocell89    3921  45075  29286  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_19/main_5
Capture Clock  : HI_19/clock_0
Path slack     : 29740p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28118
-------------------------------------   ----- 
End-of-path arrival time (ps)           44620
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                                                    macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                        macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                             macrocell32    3350  28905  10884  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell25    9450  38355  29740  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25    3350  41705  29740  RISE       1
HI_19/main_5                                              macrocell86    2915  44620  29740  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : 29740p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28118
-------------------------------------   ----- 
End-of-path arrival time (ps)           44620
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                                                    macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                        macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                             macrocell32    3350  28905  10884  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell25    9450  38355  29740  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25    3350  41705  29740  RISE       1
HI_18/main_4                                              macrocell87    2915  44620  29740  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_17/main_3
Capture Clock  : HI_17/clock_0
Path slack     : 29740p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28118
-------------------------------------   ----- 
End-of-path arrival time (ps)           44620
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                                                    macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                        macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                             macrocell32    3350  28905  10884  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell25    9450  38355  29740  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25    3350  41705  29740  RISE       1
HI_17/main_3                                              macrocell88    2915  44620  29740  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_16/main_2
Capture Clock  : HI_16/clock_0
Path slack     : 29740p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       28118
-------------------------------------   ----- 
End-of-path arrival time (ps)           44620
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                                                    macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6                        macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q                             macrocell32    3350  28905  10884  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell25    9450  38355  29740  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell25    3350  41705  29740  RISE       1
HI_16/main_2                                              macrocell89    2915  44620  29740  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_8/main_2
Capture Clock  : HI_8/clock_0
Path slack     : 30739p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17048
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69094

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       21853
-------------------------------------   ----- 
End-of-path arrival time (ps)           38355
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_8/main_2                         macrocell96    9450  38355  30739  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_12/main_6
Capture Clock  : HI_12/clock_0
Path slack     : 31457p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       22877
-------------------------------------   ----- 
End-of-path arrival time (ps)           39379
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_12/main_6                        macrocell93   10474  39379  31457  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_15/main_9
Capture Clock  : HI_15/clock_0
Path slack     : 31588p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       20459
-------------------------------------   ----- 
End-of-path arrival time (ps)           36961
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_15/main_9                        macrocell90    8056  36961  31588  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_14/main_8
Capture Clock  : HI_14/clock_0
Path slack     : 31588p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       20459
-------------------------------------   ----- 
End-of-path arrival time (ps)           36961
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_14/main_8                        macrocell91    8056  36961  31588  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_13/main_7
Capture Clock  : HI_13/clock_0
Path slack     : 31588p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       20459
-------------------------------------   ----- 
End-of-path arrival time (ps)           36961
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_13/main_7                        macrocell92    8056  36961  31588  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_9/main_3
Capture Clock  : HI_9/clock_0
Path slack     : 31711p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15707
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67753

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       19540
-------------------------------------   ----- 
End-of-path arrival time (ps)           36042
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_9/main_3                         macrocell83    7137  36042  31711  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_10/main_4
Capture Clock  : HI_10/clock_0
Path slack     : 32182p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       17680
-------------------------------------   ----- 
End-of-path arrival time (ps)           34182
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_10/main_4                        macrocell95    5277  34182  32182  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_11/main_5
Capture Clock  : HI_11/clock_0
Path slack     : 32363p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                       21969
-------------------------------------   ----- 
End-of-path arrival time (ps)           38471
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                              macrocell103   1250  17752  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_6  macrocell32    7803  25555  10884  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell32    3350  28905  10884  RISE       1
HI_11/main_5                        macrocell94    9566  38471  32363  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_7
Capture Clock  : HI_7/clock_0
Path slack     : 37778p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9053
-------------------------------------   ----- 
End-of-path arrival time (ps)           25555
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_7/main_7  macrocell97    7803  25555  37778  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_6/main_6
Capture Clock  : HI_6/clock_0
Path slack     : 37778p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9053
-------------------------------------   ----- 
End-of-path arrival time (ps)           25555
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_6/main_6  macrocell98    7803  25555  37778  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_5/main_5
Capture Clock  : HI_5/clock_0
Path slack     : 37778p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9053
-------------------------------------   ----- 
End-of-path arrival time (ps)           25555
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_5/main_5  macrocell99    7803  25555  37778  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_4/main_4
Capture Clock  : HI_4/clock_0
Path slack     : 37784p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9047
-------------------------------------   ----- 
End-of-path arrival time (ps)           25549
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_4/main_4  macrocell100   7797  25549  37784  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_3/main_3
Capture Clock  : HI_3/clock_0
Path slack     : 37784p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9047
-------------------------------------   ----- 
End-of-path arrival time (ps)           25549
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_3/main_3  macrocell101   7797  25549  37784  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_2/main_2
Capture Clock  : HI_2/clock_0
Path slack     : 37784p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        9047
-------------------------------------   ----- 
End-of-path arrival time (ps)           25549
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_2/main_2  macrocell102   7797  25549  37784  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_10/main_1
Capture Clock  : HI_10/clock_0
Path slack     : 40137p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           26227
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_10/main_1  macrocell95   9270  26227  40137  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_7/main_8
Capture Clock  : HI_7/clock_0
Path slack     : 41196p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7817
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_7/main_8  macrocell97    6567  22136  41196  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_6/main_7
Capture Clock  : HI_6/clock_0
Path slack     : 41196p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7817
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_6/main_7  macrocell98    6567  22136  41196  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_5/main_6
Capture Clock  : HI_5/clock_0
Path slack     : 41196p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7817
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_5/main_6  macrocell99    6567  22136  41196  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_4/main_5
Capture Clock  : HI_4/clock_0
Path slack     : 41208p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7806
-------------------------------------   ----- 
End-of-path arrival time (ps)           22125
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_4/main_5  macrocell100   6556  22125  41208  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_3/main_4
Capture Clock  : HI_3/clock_0
Path slack     : 41208p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7806
-------------------------------------   ----- 
End-of-path arrival time (ps)           22125
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_3/main_4  macrocell101   6556  22125  41208  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_2/main_3
Capture Clock  : HI_2/clock_0
Path slack     : 41208p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        7806
-------------------------------------   ----- 
End-of-path arrival time (ps)           22125
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_2/main_3  macrocell102   6556  22125  41208  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_10/main_3
Capture Clock  : HI_10/clock_0
Path slack     : 41456p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        7861
-------------------------------------   ----- 
End-of-path arrival time (ps)           24909
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_10/main_3  macrocell95   6611  24909  41456  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_1/main_2
Capture Clock  : HI_1/clock_0
Path slack     : 41498p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16502
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68548

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       12730
-------------------------------------   ----- 
End-of-path arrival time (ps)           27049
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_1/main_2  macrocell103  11480  27049  41498  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_9/main_1
Capture Clock  : HI_9/clock_0
Path slack     : 42479p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15707
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67753

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        9566
-------------------------------------   ----- 
End-of-path arrival time (ps)           25273
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_9/q       macrocell83   1250  16957  15895  RISE       1
HI_9/main_1  macrocell83   8316  25273  42479  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_15/main_7
Capture Clock  : HI_15/clock_0
Path slack     : 42921p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           25628
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_15/main_7  macrocell90  10059  25628  42921  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_14/main_6
Capture Clock  : HI_14/clock_0
Path slack     : 42921p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           25628
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_14/main_6  macrocell91  10059  25628  42921  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_13/main_5
Capture Clock  : HI_13/clock_0
Path slack     : 42921p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           25628
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_13/main_5  macrocell92  10059  25628  42921  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_11/main_3
Capture Clock  : HI_11/clock_0
Path slack     : 43739p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       12777
-------------------------------------   ----- 
End-of-path arrival time (ps)           27096
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_11/main_3  macrocell94  11527  27096  43739  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_12/main_4
Capture Clock  : HI_12/clock_0
Path slack     : 43739p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           27096
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_12/main_4  macrocell93  11528  27096  43739  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_15/main_6
Capture Clock  : HI_15/clock_0
Path slack     : 44394p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        5366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24155
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  20039  14616  RISE       1
HI_15/main_6  macrocell90   4116  24155  44394  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_14/main_5
Capture Clock  : HI_14/clock_0
Path slack     : 44394p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        5366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24155
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  20039  14616  RISE       1
HI_14/main_5  macrocell91   4116  24155  44394  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_13/main_4
Capture Clock  : HI_13/clock_0
Path slack     : 44394p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        5366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24155
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  20039  14616  RISE       1
HI_13/main_4  macrocell92   4116  24155  44394  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_15/main_8
Capture Clock  : HI_15/clock_0
Path slack     : 44459p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        7042
-------------------------------------   ----- 
End-of-path arrival time (ps)           24090
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_15/main_8  macrocell90   5792  24090  44459  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_14/main_7
Capture Clock  : HI_14/clock_0
Path slack     : 44459p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        7042
-------------------------------------   ----- 
End-of-path arrival time (ps)           24090
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_14/main_7  macrocell91   5792  24090  44459  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_13/main_6
Capture Clock  : HI_13/clock_0
Path slack     : 44459p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        7042
-------------------------------------   ----- 
End-of-path arrival time (ps)           24090
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_13/main_6  macrocell92   5792  24090  44459  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_9/main_2
Capture Clock  : HI_9/clock_0
Path slack     : 44580p

Capture Clock Arrival Time                             0
+ Clock path delay                                 15707
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     67753

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        6125
-------------------------------------   ----- 
End-of-path arrival time (ps)           23173
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell96   1250  18298  14681  RISE       1
HI_9/main_2  macrocell83   4875  23173  44580  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_15/main_5
Capture Clock  : HI_15/clock_0
Path slack     : 44732p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18790
+ Data path delay                        5026
-------------------------------------   ----- 
End-of-path arrival time (ps)           23817
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  20040  14955  RISE       1
HI_15/main_5  macrocell90   3776  23817  44732  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_14/main_4
Capture Clock  : HI_14/clock_0
Path slack     : 44732p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18790
+ Data path delay                        5026
-------------------------------------   ----- 
End-of-path arrival time (ps)           23817
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  20040  14955  RISE       1
HI_14/main_4  macrocell91   3776  23817  44732  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_13/main_3
Capture Clock  : HI_13/clock_0
Path slack     : 44732p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      18790
+ Data path delay                        5026
-------------------------------------   ----- 
End-of-path arrival time (ps)           23817
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  20040  14955  RISE       1
HI_13/main_3  macrocell92   3776  23817  44732  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_4/main_1
Capture Clock  : HI_4/clock_0
Path slack     : 45174p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        6871
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  12537  19214  RISE       1
HI_4/main_1  macrocell100   5621  18158  45174  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_15/main_1
Capture Clock  : HI_15/clock_0
Path slack     : 45673p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        7169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22876
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_15/main_1  macrocell90   5919  22876  45673  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_14/main_1
Capture Clock  : HI_14/clock_0
Path slack     : 45673p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        7169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22876
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_14/main_1  macrocell91   5919  22876  45673  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_13/main_1
Capture Clock  : HI_13/clock_0
Path slack     : 45673p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        7169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22876
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_13/main_1  macrocell92   5919  22876  45673  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_12/main_5
Capture Clock  : HI_12/clock_0
Path slack     : 45687p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        8101
-------------------------------------   ----- 
End-of-path arrival time (ps)           25149
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_12/main_5  macrocell93   6851  25149  45687  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_11/main_4
Capture Clock  : HI_11/clock_0
Path slack     : 45687p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        8099
-------------------------------------   ----- 
End-of-path arrival time (ps)           25148
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell96   1250  18298  14681  RISE       1
HI_11/main_4  macrocell94   6849  25148  45687  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_7/main_2
Capture Clock  : HI_7/clock_0
Path slack     : 45988p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        6058
-------------------------------------   ----- 
End-of-path arrival time (ps)           17345
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_6/q       macrocell98   1250  12537  19095  RISE       1
HI_7/main_2  macrocell97   4808  17345  45988  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_6/main_1
Capture Clock  : HI_6/clock_0
Path slack     : 45988p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        6058
-------------------------------------   ----- 
End-of-path arrival time (ps)           17345
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_6/q       macrocell98   1250  12537  19095  RISE       1
HI_6/main_1  macrocell98   4808  17345  45988  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_7/main_4
Capture Clock  : HI_7/clock_0
Path slack     : 46107p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        5938
-------------------------------------   ----- 
End-of-path arrival time (ps)           17225
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  12537  19214  RISE       1
HI_7/main_4  macrocell97    4688  17225  46107  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_6/main_3
Capture Clock  : HI_6/clock_0
Path slack     : 46107p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        5938
-------------------------------------   ----- 
End-of-path arrival time (ps)           17225
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  12537  19214  RISE       1
HI_6/main_3  macrocell98    4688  17225  46107  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_5/main_2
Capture Clock  : HI_5/clock_0
Path slack     : 46107p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        5938
-------------------------------------   ----- 
End-of-path arrival time (ps)           17225
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_4/q       macrocell100   1250  12537  19214  RISE       1
HI_5/main_2  macrocell99    4688  17225  46107  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_1
Capture Clock  : HI_19/clock_0
Path slack     : 46576p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        5469
-------------------------------------   ----- 
End-of-path arrival time (ps)           27784
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_19/q       macrocell86   1250  23565  21022  RISE       1
HI_19/main_1  macrocell86   4219  27784  46576  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_15/main_3
Capture Clock  : HI_15/clock_0
Path slack     : 46694p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        5352
-------------------------------------   ----- 
End-of-path arrival time (ps)           21855
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell91   1250  17754  16916  RISE       1
HI_15/main_3  macrocell90   4102  21855  46694  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_14/main_2
Capture Clock  : HI_14/clock_0
Path slack     : 46694p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        5352
-------------------------------------   ----- 
End-of-path arrival time (ps)           21855
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell91   1250  17754  16916  RISE       1
HI_14/main_2  macrocell91   4102  21855  46694  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_11/main_1
Capture Clock  : HI_11/clock_0
Path slack     : 46902p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        8225
-------------------------------------   ----- 
End-of-path arrival time (ps)           23932
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_11/main_1  macrocell94   6975  23932  46902  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_12/main_1
Capture Clock  : HI_12/clock_0
Path slack     : 46904p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      15707
+ Data path delay                        8225
-------------------------------------   ----- 
End-of-path arrival time (ps)           23931
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_9/clock_0                                                      macrocell83   7596  15707  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell83   1250  16957  15895  RISE       1
HI_12/main_1  macrocell93   6975  23931  46904  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_8/main_1
Capture Clock  : HI_8/clock_0
Path slack     : 47016p

Capture Clock Arrival Time                             0
+ Clock path delay                                 17048
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     69094

Launch Clock Arrival Time                       0
+ Clock path delay                      17048
+ Data path delay                        5030
-------------------------------------   ----- 
End-of-path arrival time (ps)           22078
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell96   1250  18298  14681  RISE       1
HI_8/main_1  macrocell96   3780  22078  47016  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_8/clock_0                                                      macrocell96   8937  17048  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_1/main_1
Capture Clock  : HI_1/clock_0
Path slack     : 47385p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16502
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68548

Launch Clock Arrival Time                       0
+ Clock path delay                      16502
+ Data path delay                        4660
-------------------------------------   ----- 
End-of-path arrival time (ps)           21162
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_1/q       macrocell103   1250  17752  10884  RISE       1
HI_1/main_1  macrocell103   3410  21162  47385  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_1/clock_0                                                      macrocell103   8391  16502  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_19/main_2
Capture Clock  : HI_19/clock_0
Path slack     : 47598p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4448
-------------------------------------   ----- 
End-of-path arrival time (ps)           26763
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell87   1250  23565  21016  RISE       1
HI_19/main_2  macrocell86   3198  26763  47598  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_18/main_1
Capture Clock  : HI_18/clock_0
Path slack     : 47598p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4448
-------------------------------------   ----- 
End-of-path arrival time (ps)           26763
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell87   1250  23565  21016  RISE       1
HI_18/main_1  macrocell87   3198  26763  47598  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_7/main_3
Capture Clock  : HI_7/clock_0
Path slack     : 47781p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4265
-------------------------------------   ----- 
End-of-path arrival time (ps)           15552
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  12537  20888  RISE       1
HI_7/main_3  macrocell97   3015  15552  47781  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_6/main_2
Capture Clock  : HI_6/clock_0
Path slack     : 47781p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4265
-------------------------------------   ----- 
End-of-path arrival time (ps)           15552
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  12537  20888  RISE       1
HI_6/main_2  macrocell98   3015  15552  47781  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_5/main_1
Capture Clock  : HI_5/clock_0
Path slack     : 47781p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4265
-------------------------------------   ----- 
End-of-path arrival time (ps)           15552
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_5/q       macrocell99   1250  12537  20888  RISE       1
HI_5/main_1  macrocell99   3015  15552  47781  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_19/main_3
Capture Clock  : HI_19/clock_0
Path slack     : 47833p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4212
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  23565  21407  RISE       1
HI_19/main_3  macrocell86   2962  26527  47833  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_18/main_2
Capture Clock  : HI_18/clock_0
Path slack     : 47833p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4212
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  23565  21407  RISE       1
HI_18/main_2  macrocell87   2962  26527  47833  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_17/main_1
Capture Clock  : HI_17/clock_0
Path slack     : 47833p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        4212
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell88   1250  23565  21407  RISE       1
HI_17/main_1  macrocell88   2962  26527  47833  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_7/main_5
Capture Clock  : HI_7/clock_0
Path slack     : 47947p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15386
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  12537  21053  RISE       1
HI_7/main_5  macrocell97    2849  15386  47947  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_6/main_4
Capture Clock  : HI_6/clock_0
Path slack     : 47947p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15386
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  12537  21053  RISE       1
HI_6/main_4  macrocell98    2849  15386  47947  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_5/main_3
Capture Clock  : HI_5/clock_0
Path slack     : 47947p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15386
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  12537  21053  RISE       1
HI_5/main_3  macrocell99    2849  15386  47947  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_4/main_2
Capture Clock  : HI_4/clock_0
Path slack     : 47947p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15386
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  12537  21053  RISE       1
HI_4/main_2  macrocell100   2849  15386  47947  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_3/main_1
Capture Clock  : HI_3/clock_0
Path slack     : 47947p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15386
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_3/q       macrocell101   1250  12537  21053  RISE       1
HI_3/main_1  macrocell101   2849  15386  47947  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_4/main_3
Capture Clock  : HI_4/clock_0
Path slack     : 47955p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4091
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_4/main_3  macrocell100   2841  15378  47955  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_4/clock_0                                                      macrocell100   3176  11287  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_3/main_2
Capture Clock  : HI_3/clock_0
Path slack     : 47955p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4091
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_3/main_2  macrocell101   2841  15378  47955  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_3/clock_0                                                      macrocell101   3176  11287  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_2/main_1
Capture Clock  : HI_2/clock_0
Path slack     : 47955p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4091
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_2/main_1  macrocell102   2841  15378  47955  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_7/main_6
Capture Clock  : HI_7/clock_0
Path slack     : 47957p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_7/main_6  macrocell97    2838  15376  47957  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_6/main_5
Capture Clock  : HI_6/clock_0
Path slack     : 47957p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_6/main_5  macrocell98    2838  15376  47957  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_6/clock_0                                                      macrocell98   3176  11287  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_5/main_4
Capture Clock  : HI_5/clock_0
Path slack     : 47957p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_2/clock_0                                                      macrocell102   3176  11287  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_2/q       macrocell102   1250  12537  21064  RISE       1
HI_5/main_4  macrocell99    2838  15376  47957  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_5/clock_0                                                      macrocell99   3176  11287  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_12/main_3
Capture Clock  : HI_12/clock_0
Path slack     : 48105p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        3942
-------------------------------------   ----- 
End-of-path arrival time (ps)           22731
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  20039  14616  RISE       1
HI_12/main_3  macrocell93   2692  22731  48105  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_11/main_2
Capture Clock  : HI_11/clock_0
Path slack     : 48111p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18789
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70835

Launch Clock Arrival Time                       0
+ Clock path delay                      18789
+ Data path delay                        3934
-------------------------------------   ----- 
End-of-path arrival time (ps)           22723
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell94   1250  20039  14616  RISE       1
HI_11/main_2  macrocell94   2684  22723  48111  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_11/clock_0                                                     macrocell94  10678  18789  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_10/main_2
Capture Clock  : HI_10/clock_0
Path slack     : 48157p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        3889
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell95   1250  15569  13143  RISE       1
HI_10/main_2  macrocell95   2639  18208  48157  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_10/clock_0                                                     macrocell95   6208  14319  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_19/main_4
Capture Clock  : HI_19/clock_0
Path slack     : 48170p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  23565  21697  RISE       1
HI_19/main_4  macrocell86   2626  26191  48170  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_19/clock_0                                                     macrocell86  14204  22315  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_18/main_3
Capture Clock  : HI_18/clock_0
Path slack     : 48170p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  23565  21697  RISE       1
HI_18/main_3  macrocell87   2626  26191  48170  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_18/clock_0                                                     macrocell87  14204  22315  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_17/main_2
Capture Clock  : HI_17/clock_0
Path slack     : 48170p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  23565  21697  RISE       1
HI_17/main_2  macrocell88   2626  26191  48170  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_17/clock_0                                                     macrocell88  14204  22315  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_16/main_1
Capture Clock  : HI_16/clock_0
Path slack     : 48170p

Capture Clock Arrival Time                             0
+ Clock path delay                                 22315
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     74361

Launch Clock Arrival Time                       0
+ Clock path delay                      22315
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell89   1250  23565  21697  RISE       1
HI_16/main_1  macrocell89   2626  26191  48170  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_16/clock_0                                                     macrocell89  14204  22315  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_15/main_4
Capture Clock  : HI_15/clock_0
Path slack     : 48173p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           20376
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  17754  18395  RISE       1
HI_15/main_4  macrocell90   2623  20376  48173  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_14/main_3
Capture Clock  : HI_14/clock_0
Path slack     : 48173p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           20376
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  17754  18395  RISE       1
HI_14/main_3  macrocell91   2623  20376  48173  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_14/clock_0                                                     macrocell91   8393  16504  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_13/main_2
Capture Clock  : HI_13/clock_0
Path slack     : 48173p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           20376
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell92   1250  17754  18395  RISE       1
HI_13/main_2  macrocell92   2623  20376  48173  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_13/clock_0                                                     macrocell92   8393  16504  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_0/main_1
Capture Clock  : HI_0/clock_0
Path slack     : 48478p

Capture Clock Arrival Time                             0
+ Clock path delay                                 14319
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     66365

Launch Clock Arrival Time                       0
+ Clock path delay                      14319
+ Data path delay                        3568
-------------------------------------   ----- 
End-of-path arrival time (ps)           17887
 
Launch Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
HI_0/q       macrocell104   1250  15569  14303  RISE       1
HI_0/main_1  macrocell104   2318  17887  48478  RISE       1

Capture Clock Path
pin name                                                          model name    delay     AT  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell         0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55    5861  20750  FALL       1
cydff_9/q                                                         macrocell55    1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55   -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55   -13889    N/A  
HI_0/clock_0                                                      macrocell104   6208  14319  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : HI_15/main_2
Capture Clock  : HI_15/clock_0
Path slack     : 48492p

Capture Clock Arrival Time                             0
+ Clock path delay                                 16504
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     68549

Launch Clock Arrival Time                       0
+ Clock path delay                      16504
+ Data path delay                        3554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20057
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_15/q       macrocell90   1250  17754  18714  RISE       1
HI_15/main_2  macrocell90   2304  20057  48492  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_15/clock_0                                                     macrocell90   8393  16504  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_7/main_1
Capture Clock  : HI_7/clock_0
Path slack     : 48549p

Capture Clock Arrival Time                             0
+ Clock path delay                                 11287
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     63333

Launch Clock Arrival Time                       0
+ Clock path delay                      11287
+ Data path delay                        3497
-------------------------------------   ----- 
End-of-path arrival time (ps)           14784
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_7/q       macrocell97   1250  12537  21656  RISE       1
HI_7/main_1  macrocell97   2247  14784  48549  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_7/clock_0                                                      macrocell97   3176  11287  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_12/main_2
Capture Clock  : HI_12/clock_0
Path slack     : 48554p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18790
+ Cycle adjust (cydff_9/q:R#1 vs. cydff_9/q:R#2)   55556
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     70836

Launch Clock Arrival Time                       0
+ Clock path delay                      18790
+ Data path delay                        3492
-------------------------------------   ----- 
End-of-path arrival time (ps)           22282
 
Launch Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell93   1250  20040  14955  RISE       1
HI_12/main_2  macrocell93   2242  22282  48554  RISE       1

Capture Clock Path
pin name                                                          model name   delay     AT  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc                                      timercell        0  14889  FALL       1
cydff_9/clock_0                                                   macrocell55   5861  20750  FALL       1
cydff_9/q                                                         macrocell55   1250  22000  
cydff_9/q (TOTAL_ADJUSTMENTS)                                     macrocell55  -13889   8111  RISE       1
--cydff_9/q (Clock Phase Adjustment Delay)                        macrocell55  -13889    N/A  
HI_12/clock_0                                                     macrocell93  10679  18790  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13002074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22194
-------------------------------------   ----- 
End-of-path arrival time (ps)           22194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:txn_split\/main_6  macrocell46   9961  11211  13002074  RISE       1
\UART:BUART:txn_split\/q       macrocell46   3350  14561  13002074  RISE       1
\UART:BUART:txn\/main_4        macrocell56   7633  22194  13002074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13003668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17920
-------------------------------------   ----- 
End-of-path arrival time (ps)           17920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell58      1250   1250  13003419  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell8       9661  10911  13003668  RISE       1
\UART:BUART:counter_load_not\/q                macrocell8       3350  14261  13003668  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   3659  17920  13003668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13006340p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16077
-------------------------------------   ----- 
End-of-path arrival time (ps)           16077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q            macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell11   7084   8334  13006340  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell11   3350  11684  13006340  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    4394  16077  13006340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13010491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16787
-------------------------------------   ----- 
End-of-path arrival time (ps)           16787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q        macrocell59    1250   1250  13002074  RISE       1
\UART:BUART:tx_status_0\/main_4  macrocell9     9871  11121  13010491  RISE       1
\UART:BUART:tx_status_0\/q       macrocell9     3350  14471  13010491  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell4   2316  16787  13010491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13010727p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q          macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_parity_bit\/main_5  macrocell63  12291  13541  13010727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13011686p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12582
-------------------------------------   ----- 
End-of-path arrival time (ps)           12582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q          macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_parity_bit\/main_3  macrocell63  11332  12582  13011686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13012451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13003851  RISE       1
\UART:BUART:tx_state_1\/main_6               macrocell57     11627  11817  13012451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13012451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13003851  RISE       1
\UART:BUART:tx_state_2\/main_6               macrocell59     11627  11817  13012451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13012496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell58  10522  11772  13012496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_mark\/main_5
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13012496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q    macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_mark\/main_5  macrocell62  10522  11772  13012496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_parity_bit\/main_6
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13012637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11631
-------------------------------------   ----- 
End-of-path arrival time (ps)           11631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q           macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:tx_parity_bit\/main_6  macrocell63  10381  11631  13012637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13012755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell57      1250   1250  13004266  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   7763   9013  13012755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13012987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14291
-------------------------------------   ----- 
End-of-path arrival time (ps)           14291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13012987  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell13      3672   7252  13012987  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell13      3350  10602  13012987  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell5     3689  14291  13012987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13013274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009066  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   8304   8494  13013274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell64      1250   1250  13006340  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   7175   8425  13013343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13013356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell60   9661  10911  13013356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13013369p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell57   9649  10899  13013369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13013369p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell59   9649  10899  13013369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13013844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell58   9174  10424  13013844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_mark\/main_4
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13013844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q    macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_mark\/main_4  macrocell62   9174  10424  13013844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13013912p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q                 macrocell56   1250   1250  13002900  RISE       1
\UART:BUART:tx_parity_bit\/main_2  macrocell63   9106  10356  13013912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13014100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q          macrocell58   1250   1250  13003419  RISE       1
\UART:BUART:tx_parity_bit\/main_4  macrocell63   8918  10168  13014100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_0\/main_7
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13014275p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13003851  RISE       1
\UART:BUART:tx_state_0\/main_7               macrocell58      9803   9993  13014275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_mark\/main_6
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13014275p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13003851  RISE       1
\UART:BUART:tx_mark\/main_6                  macrocell62      9803   9993  13014275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13014601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell65      1250   1250  13007388  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   5917   7167  13014601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13014848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell58      1250   1250  13003419  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   5670   6920  13014848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_2
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13014968p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q             macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_markspace_pre\/main_2  macrocell75   8050   9300  13014968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13014968p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q          macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_parity_bit\/main_2  macrocell78   8050   9300  13014968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_state_1\/main_0              macrocell57    7878   9088  13015179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13015179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_state_2\/main_0              macrocell59    7878   9088  13015179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13015215p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009066  RISE       1
\UART:BUART:tx_state_0\/main_4               macrocell58      8863   9053  13015215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_state_1\/main_1              macrocell57    7750   8960  13015308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13015308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_state_2\/main_1              macrocell59    7750   8960  13015308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13015377p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell58   7641   8891  13015377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_mark\/main_3
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13015377p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q    macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_mark\/main_3  macrocell62   7641   8891  13015377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13015768p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:txn\/main_1    macrocell56   7250   8500  13015768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_7
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q             macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_markspace_pre\/main_7  macrocell75   7237   8487  13015781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_bit\/main_7
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13015781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q          macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_parity_bit\/main_7  macrocell78   7237   8487  13015781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_8
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13015790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:tx_state_0\/main_8  macrocell58   7228   8478  13015790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_mark\/main_7
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13015790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q     macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:tx_mark\/main_7  macrocell62   7228   8478  13015790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13016380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell57   6638   7888  13016380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13016380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell59   6638   7888  13016380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_6
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13016387p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q             macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_markspace_pre\/main_6  macrocell75   6631   7881  13016387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13016387p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q          macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_parity_bit\/main_6  macrocell78   6631   7881  13016387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_2\/main_2
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13016905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_status_2\/main_2  macrocell73   6113   7363  13016905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13016905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_parity_error_pre\/main_2  macrocell76   6113   7363  13016905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_state_0\/main_1              macrocell58    6127   7337  13016931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13016931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_mark\/main_1                 macrocell62    6127   7337  13016931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_3
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13017003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q             macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_markspace_pre\/main_3  macrocell75   6015   7265  13017003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13017003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q          macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_parity_bit\/main_3  macrocell78   6015   7265  13017003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13017016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell69      1250   1250  13017016  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   3502   4752  13017016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_state_0\/main_0              macrocell58    6012   7222  13017045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13017045p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_mark\/main_0                 macrocell62    6012   7222  13017045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell66   5760   7010  13017258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13017258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_state_2\/main_4   macrocell68   5760   7010  13017258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13017514p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell70   5504   6754  13017514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13017549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:txn\/main_2    macrocell56   5469   6719  13017549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_2\/main_3
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13017651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_status_2\/main_3  macrocell73   5366   6616  13017651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13017651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_parity_error_pre\/main_3  macrocell76   5366   6616  13017651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13014294  RISE       1
\UART:BUART:tx_state_0\/main_5                  macrocell58      2948   6528  13017740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13017777p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_parity_bit\/main_0           macrocell63    5281   6491  13017777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_2\/main_5
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13017798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_status_2\/main_5  macrocell73   5219   6469  13017798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13017798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_parity_error_pre\/main_6  macrocell76   5219   6469  13017798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13017899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:txn\/main_3   macrocell56   5119   6369  13017899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13017951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell59   1250   1250  13002074  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell60   5067   6317  13017951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13017969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_parity_bit\/main_1           macrocell63    5089   6299  13017969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_markspace_pre\/main_0
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13018090p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_markspace_pre\/main_0        macrocell75    4968   6178  13018090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13018090p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_parity_bit\/main_0           macrocell78    4968   6178  13018090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell65   4905   6155  13018113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell67   4905   6155  13018113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13018113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell74   4905   6155  13018113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell65   4844   6094  13018173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell67   4844   6094  13018173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13018173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell74   4844   6094  13018173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009066  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell57      5898   6088  13018179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009066  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell59      5898   6088  13018179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_2\/main_6
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13018187p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_status_2\/main_6  macrocell73   4831   6081  13018187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13018187p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_parity_error_pre\/main_7  macrocell76   4831   6081  13018187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018239p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell65   4779   6029  13018239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018239p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell67   4779   6029  13018239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13018239p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell74   4779   6029  13018239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13018240p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell70   4778   6028  13018240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_markspace_pre\/main_1
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13018432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_markspace_pre\/main_1        macrocell75    4626   5836  13018432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13018432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_parity_bit\/main_1           macrocell78    4626   5836  13018432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell65   4479   5729  13018538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell67   4479   5729  13018538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13018538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell74   4479   5729  13018538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell66   4421   5671  13018597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell65   1250   1250  13007388  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell68   4421   5671  13018597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13018640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell56   1250   1250  13002900  RISE       1
\UART:BUART:txn\/main_0  macrocell56   4378   5628  13018640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13018681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13018681  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell69   3647   5587  13018681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13018681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018681  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell69   3647   5587  13018681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13018681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018681  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell71   3647   5587  13018681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13018681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13018681  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell72   3647   5587  13018681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13018689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018689  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell69   3639   5579  13018689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13018689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018689  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell71   3639   5579  13018689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13018689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13018689  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell72   3639   5579  13018689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_load_fifo\/main_0            macrocell66    4347   5557  13018711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_state_2\/main_0              macrocell68    4347   5557  13018711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13018755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13009066  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell60      5323   5513  13018755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_load_fifo\/main_1            macrocell66    4159   5369  13018899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_state_2\/main_1              macrocell68    4159   5369  13018899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_4
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13018899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q       macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_markspace_pre\/main_4  macrocell75   4119   5369  13018899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13018899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q    macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_parity_bit\/main_4  macrocell78   4119   5369  13018899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018952  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell65   3376   5316  13018952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018952  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell67   3376   5316  13018952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018956  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell65   3372   5312  13018956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018956  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell67   3372   5312  13018956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13018960  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell65   3368   5308  13018960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13018960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13018960  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell67   3368   5308  13018960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_mark\/main_8
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019069p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  13019069  RISE       1
\UART:BUART:tx_mark\/main_8       macrocell62   3949   5199  13019069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13019179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell70   3838   5088  13019179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell57   3700   4950  13019318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell59   3700   4950  13019318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13019321p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell57   1250   1250  13004266  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell60   3697   4947  13019321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell66   3692   4942  13019326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell68   3692   4942  13019326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024648

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell66      1250   1250  13016692  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3966   5216  13019432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_7
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:tx_state_1\/main_7  macrocell57   3471   4721  13019547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_7
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  13004775  RISE       1
\UART:BUART:tx_state_2\/main_7  macrocell59   3471   4721  13019547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13019603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q             macrocell78   1250   1250  13019603  RISE       1
\UART:BUART:rx_parity_error_pre\/main_9  macrocell76   3414   4664  13019603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13019621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_0       macrocell61    3437   4647  13019621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_9
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019677p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018952  RISE       1
\UART:BUART:rx_load_fifo\/main_9       macrocell66   2651   4591  13019677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019677p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13018952  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell68   2651   4591  13019677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019685p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13018960  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell66   2643   4583  13019685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019685p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13018960  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell68   2643   4583  13019685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13019688p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018956  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell66   2640   4580  13019688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13019688p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13018956  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell68   2640   4580  13019688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_2\/main_4
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13019809p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_status_2\/main_4  macrocell73   3209   4459  13019809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13019809p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell69   1250   1250  13017016  RISE       1
\UART:BUART:rx_parity_error_pre\/main_4  macrocell76   3209   4459  13019809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13019818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_1       macrocell61    3240   4450  13019818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell66   2930   4180  13020088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell64   1250   1250  13006340  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell68   2930   4180  13020088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13020127p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13020127  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_2       macrocell61    2931   4141  13020127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_mark\/main_2
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13020127  RISE       1
\UART:BUART:tx_mark\/main_2                 macrocell62    2884   4094  13020173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell65   2795   4045  13020222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13020222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell67   2795   4045  13020222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13020222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell74   2795   4045  13020222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13020238p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell67   1250   1250  13007366  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell70   2780   4030  13020238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:tx_parity_bit\/main_7
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020381p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_parity_bit\/q       macrocell63   1250   1250  13006375  RISE       1
\UART:BUART:tx_parity_bit\/main_7  macrocell63   2637   3887  13020381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_bit\/main_8
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13020382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q       macrocell78   1250   1250  13019603  RISE       1
\UART:BUART:rx_parity_bit\/main_8  macrocell78   2636   3886  13020382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_status_2\/main_0
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13020410p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_status_2\/main_0             macrocell73    2648   3858  13020410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020410p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13006627  RISE       1
\UART:BUART:rx_parity_error_pre\/main_0     macrocell76    2648   3858  13020410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_9
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_mark\/q       macrocell62   1250   1250  13009439  RISE       1
\UART:BUART:tx_mark\/main_9  macrocell62   2598   3848  13020420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_status_2\/main_7
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13020701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q  macrocell76   1250   1250  13020701  RISE       1
\UART:BUART:rx_status_2\/main_7     macrocell73   2317   3567  13020701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q       macrocell76   1250   1250  13020701  RISE       1
\UART:BUART:rx_parity_error_pre\/main_8  macrocell76   2317   3567  13020701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13020717p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q       macrocell61   1250   1250  13019069  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_3  macrocell61   2301   3551  13020717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_markspace_pre\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_8
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13020721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_markspace_pre\/q       macrocell75   1250   1250  13020721  RISE       1
\UART:BUART:rx_markspace_pre\/main_8  macrocell75   2297   3547  13020721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020722p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_load_fifo\/main_6  macrocell66   2296   3546  13020722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020722p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell68   1250   1250  13006759  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell68   2296   3546  13020722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell72   1250   1250  13013650  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell71   2290   3540  13020728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13020728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell72   1250   1250  13013650  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell72   2290   3540  13020728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020732p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell71   1250   1250  13013653  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell71   2286   3536  13020732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020734p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q           macrocell77   1250   1250  13020734  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell68   2284   3534  13020734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_status_2\/main_1
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13020752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_status_2\/main_1             macrocell73    2305   3515  13020752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13007434  RISE       1
\UART:BUART:rx_parity_error_pre\/main_1     macrocell76    2305   3515  13020752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13023095p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell74    1250   1250  13023095  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell5   2933   4183  13023095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_2\/q
Path End       : \UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13023709p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_2\/q       macrocell73    1250   1250  13023709  RISE       1
\UART:BUART:sRX:RxSts\/status_2  statusicell5   2318   3568  13023709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

