{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760308250812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760308250813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 19:30:50 2025 " "Processing started: Sun Oct 12 19:30:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760308250813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308250813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308250813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760308250976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760308250976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetocpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetocpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoCPU " "Found entity 1: ProjetoCPU" {  } { { "ProjetoCPU.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308256000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoCPU " "Elaborating entity \"ProjetoCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760308256025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controle.bdf 1 1 " "Using design file controle.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst20 " "Elaborating entity \"controle\" for hierarchy \"controle:inst20\"" {  } { { "ProjetoCPU.bdf" "inst20" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { 336 440 616 496 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demu4.bdf 1 1 " "Using design file demu4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deMU4 " "Found entity 1: deMU4" {  } { { "demu4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/demu4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deMU4 controle:inst20\|deMU4:inst4 " "Elaborating entity \"deMU4\" for hierarchy \"controle:inst20\|deMU4:inst4\"" {  } { { "controle.bdf" "inst4" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/controle.bdf" { { 216 544 680 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256048 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst5 " "Block or symbol \"AND3\" of instance \"inst5\" overlaps another block or symbol" {  } { { "demu4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/demu4.bdf" { { 216 744 808 264 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1760308256049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoria.bdf 1 1 " "Using design file memoria.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst14 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst14\"" {  } { { "ProjetoCPU.bdf" "inst14" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { 128 592 736 224 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom memoria:inst14\|rom:inst4 " "Elaborating entity \"rom\" for hierarchy \"memoria:inst14\|rom:inst4\"" {  } { { "memoria.bdf" "inst4" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/memoria.bdf" { { 216 488 704 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/16885592/Desktop/ProjetoCPU/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mem02.mif " "Parameter \"init_file\" = \"Mem02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256079 ""}  } { { "rom.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760308256079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5p91 " "Found entity 1: altsyncram_5p91" {  } { { "db/altsyncram_5p91.tdf" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/db/altsyncram_5p91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308256104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5p91 memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component\|altsyncram_5p91:auto_generated " "Elaborating entity \"altsyncram_5p91\" for hierarchy \"memoria:inst14\|rom:inst4\|altsyncram:altsyncram_component\|altsyncram_5p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display memoria:inst14\|display:inst " "Elaborating entity \"display\" for hierarchy \"memoria:inst14\|display:inst\"" {  } { { "memoria.bdf" "inst" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/memoria.bdf" { { 104 896 1024 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst100 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst100\"" {  } { { "ProjetoCPU.bdf" "inst100" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { -40 368 560 72 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760308256115 "|ProjetoCPU|contador:inst|debouncer:inst17"}
{ "Warning" "WSGN_SEARCH_FILE" "contador.bdf 1 1 " "Using design file contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst " "Elaborating entity \"contador\" for hierarchy \"contador:inst\"" {  } { { "ProjetoCPU.bdf" "inst" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { 112 304 456 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pular.bdf 1 1 " "Using design file pular.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pular " "Found entity 1: pular" {  } { { "pular.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/pular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pular contador:inst\|pular:inst19 " "Elaborating entity \"pular\" for hierarchy \"contador:inst\|pular:inst19\"" {  } { { "contador.bdf" "inst19" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { { -48 136 288 48 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.bdf 1 1 " "Using design file registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256127 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst11 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst11\"" {  } { { "ProjetoCPU.bdf" "inst11" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { 544 560 696 672 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "asmu2.v 1 1 " "Using design file asmu2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asMU2 " "Found entity 1: asMU2" {  } { { "asmu2.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/asmu2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asMU2 registrador:inst11\|asMU2:inst11 " "Elaborating entity \"asMU2\" for hierarchy \"registrador:inst11\|asMU2:inst11\"" {  } { { "registrador.bdf" "inst11" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/registrador.bdf" { { 168 352 432 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "asmu2.v" "LPM_MUX_component" { Text "C:/Users/16885592/Desktop/ProjetoCPU/asmu2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "asmu2.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/asmu2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256141 ""}  } { { "asmu2.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/asmu2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760308256141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308256165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"registrador:inst11\|asMU2:inst11\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst27 " "Elaborating entity \"ula\" for hierarchy \"ula:inst27\"" {  } { { "ProjetoCPU.bdf" "inst27" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ProjetoCPU.bdf" { { 352 752 920 480 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "samu4.v 1 1 " "Using design file samu4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 saMU4 " "Found entity 1: saMU4" {  } { { "samu4.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/samu4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saMU4 ula:inst27\|saMU4:inst " "Elaborating entity \"saMU4\" for hierarchy \"ula:inst27\|saMU4:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { { 248 840 984 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "samu4.v" "LPM_MUX_component" { Text "C:/Users/16885592/Desktop/ProjetoCPU/samu4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "samu4.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/samu4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760308256182 ""}  } { { "samu4.v" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/samu4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760308256182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/16885592/Desktop/ProjetoCPU/db/mux_drc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308256204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"ula:inst27\|saMU4:inst\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum4.bdf 1 1 " "Using design file sum4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sum4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 ula:inst27\|sum4:inst10 " "Elaborating entity \"sum4\" for hierarchy \"ula:inst27\|sum4:inst10\"" {  } { { "ula.bdf" "inst10" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { { 240 232 328 432 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256208 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "sum4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sum4.bdf" { { 456 416 448 488 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1760308256208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ula:inst27\|sum4:inst10\|fulladder:inst4 " "Elaborating entity \"fulladder\" for hierarchy \"ula:inst27\|sum4:inst10\|fulladder:inst4\"" {  } { { "sum4.bdf" "inst4" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sum4.bdf" { { 56 320 416 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador.bdf 1 1 " "Using design file multiplicador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/multiplicador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ula:inst27\|multiplicador:inst14 " "Elaborating entity \"multiplicador\" for hierarchy \"ula:inst27\|multiplicador:inst14\"" {  } { { "ula.bdf" "inst14" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { { 440 232 328 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256216 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "x3 " "Pin \"x3\" not connected" {  } { { "multiplicador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/multiplicador.bdf" { { 320 184 352 336 "x3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1760308256217 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "multiplicador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/multiplicador.bdf" { { 392 536 568 424 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1760308256217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub4.bdf 1 1 " "Using design file sub4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub4 " "Found entity 1: sub4" {  } { { "sub4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sub4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub4 ula:inst27\|sub4:inst9 " "Elaborating entity \"sub4\" for hierarchy \"ula:inst27\|sub4:inst9\"" {  } { { "ula.bdf" "inst9" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { { 40 232 328 232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256220 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "sub4.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sub4.bdf" { { 552 1456 1488 584 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1760308256221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.bdf 1 1 " "Using design file subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ula:inst27\|sub4:inst9\|subtrator:inst5 " "Elaborating entity \"subtrator\" for hierarchy \"ula:inst27\|sub4:inst9\|subtrator:inst5\"" {  } { { "sub4.bdf" "inst5" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/sub4.bdf" { { 160 928 1024 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.bdf 1 1 " "Using design file divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760308256228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1760308256228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor ula:inst27\|divisor:inst13 " "Elaborating entity \"divisor\" for hierarchy \"ula:inst27\|divisor:inst13\"" {  } { { "ula.bdf" "inst13" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/ula.bdf" { { 576 232 328 704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308256229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "x0 " "Pin \"x0\" not connected" {  } { { "divisor.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/divisor.bdf" { { 88 208 376 104 "x0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1760308256229 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "divisor.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/divisor.bdf" { { 80 552 584 112 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1760308256229 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst\|inst3 contador:inst\|inst3~_emulated contador:inst\|inst3~1 " "Register \"contador:inst\|inst3\" is converted into an equivalent circuit using register \"contador:inst\|inst3~_emulated\" and latch \"contador:inst\|inst3~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { { 248 528 592 328 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760308256615 "|ProjetoCPU|contador:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst\|inst2 contador:inst\|inst2~_emulated contador:inst\|inst2~1 " "Register \"contador:inst\|inst2\" is converted into an equivalent circuit using register \"contador:inst\|inst2~_emulated\" and latch \"contador:inst\|inst2~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { { 248 384 448 328 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760308256615 "|ProjetoCPU|contador:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst\|inst1 contador:inst\|inst1~_emulated contador:inst\|inst1~1 " "Register \"contador:inst\|inst1\" is converted into an equivalent circuit using register \"contador:inst\|inst1~_emulated\" and latch \"contador:inst\|inst1~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { { 248 240 304 328 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760308256615 "|ProjetoCPU|contador:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst\|inst contador:inst\|inst~_emulated contador:inst\|inst~1 " "Register \"contador:inst\|inst\" is converted into an equivalent circuit using register \"contador:inst\|inst~_emulated\" and latch \"contador:inst\|inst~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/16885592/Desktop/ProjetoCPU/contador.bdf" { { 248 96 160 328 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1760308256615 "|ProjetoCPU|contador:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1760308256615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760308256728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760308257128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760308257128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760308257161 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760308257161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760308257161 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1760308257161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760308257161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760308257180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 19:30:57 2025 " "Processing ended: Sun Oct 12 19:30:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760308257180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760308257180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760308257180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760308257180 ""}
