// Seed: 1043116664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  parameter id_6 = 1;
  assign id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_1;
  assign id_2[-1'b0&-1'b0][-1] = id_1;
endmodule
