From ec5da7e131b8b678a1fc5f0d33378a0a0fe55679 Mon Sep 17 00:00:00 2001
From: Dan Negvesky <dnegvesky@reflexces.com>
Date: Wed, 15 Jun 2022 18:39:59 -0400
Subject: [PATCH] Add Achilles V2 support for u-boot-socfpga

---
 arch/arm/dts/Makefile                         |   3 +
 .../dts/socfpga_arria10_achilles-u-boot.dtsi  |  71 ++++++++
 arch/arm/dts/socfpga_arria10_achilles.dtsi    | 162 ++++++++++++++++++
 .../dts/socfpga_arria10_achilles_indus.dts    |  29 ++++
 .../arm/dts/socfpga_arria10_achilles_lite.dts |  29 ++++
 .../dts/socfpga_arria10_achilles_turbo.dts    |  29 ++++
 arch/arm/mach-socfpga/Kconfig                 |  21 +++
 board/reflexces/achilles-indus/Kconfig        |  18 ++
 board/reflexces/achilles-indus/MAINTAINERS    |   6 +
 board/reflexces/achilles-indus/Makefile       |   5 +
 board/reflexces/achilles-indus/fit_kernel.its |  44 +++++
 .../reflexces/achilles-indus/fit_spl_fpga.its |  30 ++++
 .../fit_spl_fpga_periph_only.its              |  30 ++++
 board/reflexces/achilles-indus/fit_uboot.its  |  43 +++++
 board/reflexces/achilles-indus/socfpga.c      |   6 +
 board/reflexces/achilles-lite/Kconfig         |  18 ++
 board/reflexces/achilles-lite/MAINTAINERS     |   6 +
 board/reflexces/achilles-lite/Makefile        |   5 +
 board/reflexces/achilles-lite/fit_kernel.its  |  44 +++++
 .../reflexces/achilles-lite/fit_spl_fpga.its  |  30 ++++
 .../fit_spl_fpga_periph_only.its              |  30 ++++
 board/reflexces/achilles-lite/fit_uboot.its   |  43 +++++
 board/reflexces/achilles-lite/socfpga.c       |   6 +
 board/reflexces/achilles-turbo/Kconfig        |  18 ++
 board/reflexces/achilles-turbo/MAINTAINERS    |   6 +
 board/reflexces/achilles-turbo/Makefile       |   5 +
 board/reflexces/achilles-turbo/fit_kernel.its |  44 +++++
 .../reflexces/achilles-turbo/fit_spl_fpga.its |  30 ++++
 .../fit_spl_fpga_periph_only.its              |  30 ++++
 board/reflexces/achilles-turbo/fit_uboot.its  |  43 +++++
 board/reflexces/achilles-turbo/socfpga.c      |   6 +
 .../socfpga_arria10_achilles_indus_defconfig  |  64 +++++++
 .../socfpga_arria10_achilles_lite_defconfig   |  64 +++++++
 .../socfpga_arria10_achilles_turbo_defconfig  |  64 +++++++
 .../configs/socfpga_arria10_achilles_indus.h  | 141 +++++++++++++++
 .../configs/socfpga_arria10_achilles_lite.h   | 141 +++++++++++++++
 .../configs/socfpga_arria10_achilles_turbo.h  | 141 +++++++++++++++
 37 files changed, 1505 insertions(+)
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles-u-boot.dtsi
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles.dtsi
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles_indus.dts
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles_lite.dts
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles_turbo.dts
 create mode 100644 board/reflexces/achilles-indus/Kconfig
 create mode 100644 board/reflexces/achilles-indus/MAINTAINERS
 create mode 100644 board/reflexces/achilles-indus/Makefile
 create mode 100644 board/reflexces/achilles-indus/fit_kernel.its
 create mode 100644 board/reflexces/achilles-indus/fit_spl_fpga.its
 create mode 100644 board/reflexces/achilles-indus/fit_spl_fpga_periph_only.its
 create mode 100644 board/reflexces/achilles-indus/fit_uboot.its
 create mode 100644 board/reflexces/achilles-indus/socfpga.c
 create mode 100644 board/reflexces/achilles-lite/Kconfig
 create mode 100644 board/reflexces/achilles-lite/MAINTAINERS
 create mode 100644 board/reflexces/achilles-lite/Makefile
 create mode 100644 board/reflexces/achilles-lite/fit_kernel.its
 create mode 100644 board/reflexces/achilles-lite/fit_spl_fpga.its
 create mode 100644 board/reflexces/achilles-lite/fit_spl_fpga_periph_only.its
 create mode 100644 board/reflexces/achilles-lite/fit_uboot.its
 create mode 100644 board/reflexces/achilles-lite/socfpga.c
 create mode 100644 board/reflexces/achilles-turbo/Kconfig
 create mode 100644 board/reflexces/achilles-turbo/MAINTAINERS
 create mode 100644 board/reflexces/achilles-turbo/Makefile
 create mode 100644 board/reflexces/achilles-turbo/fit_kernel.its
 create mode 100644 board/reflexces/achilles-turbo/fit_spl_fpga.its
 create mode 100644 board/reflexces/achilles-turbo/fit_spl_fpga_periph_only.its
 create mode 100644 board/reflexces/achilles-turbo/fit_uboot.its
 create mode 100644 board/reflexces/achilles-turbo/socfpga.c
 create mode 100644 configs/socfpga_arria10_achilles_indus_defconfig
 create mode 100644 configs/socfpga_arria10_achilles_lite_defconfig
 create mode 100644 configs/socfpga_arria10_achilles_turbo_defconfig
 create mode 100644 include/configs/socfpga_arria10_achilles_indus.h
 create mode 100644 include/configs/socfpga_arria10_achilles_lite.h
 create mode 100644 include/configs/socfpga_arria10_achilles_turbo.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index f0a2a9d2ac..10af86f6b0 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -384,6 +384,9 @@ dtb-$(CONFIG_ARCH_SOCFPGA) +=				\
 	socfpga_agilex_socdk_qspi.dtb			\
 	socfpga_arria5_secu1.dtb			\
 	socfpga_arria5_socdk.dtb			\
+	socfpga_arria10_achilles_indus.dtb		\
+	socfpga_arria10_achilles_turbo.dtb		\
+	socfpga_arria10_achilles_lite.dtb		\
 	socfpga_arria10_socdk_nand.dtb			\
 	socfpga_arria10_socdk_qspi.dtb			\
 	socfpga_arria10_socdk_sdmmc.dtb			\
diff --git a/arch/arm/dts/socfpga_arria10_achilles-u-boot.dtsi b/arch/arm/dts/socfpga_arria10_achilles-u-boot.dtsi
new file mode 100644
index 0000000000..9855097ca6
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles-u-boot.dtsi
@@ -0,0 +1,71 @@
+/*
+ * Copyright (C) 2021 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "socfpga_arria10_achilles_handoff.h"
+#include "socfpga_arria10-handoff.dtsi"
+#include "socfpga_arria10_handoff_u-boot.dtsi"
+#include "socfpga_arria10-u-boot.dtsi"
+
+/ {
+	aliases {
+		bootargs = "console=ttyS0,115200";
+	};
+
+    chosen {
+		firmware-loader = <&fs_loader0>;
+	};
+
+	fs_loader0: fs-loader {
+		u-boot,dm-pre-reloc;
+		compatible = "u-boot,fs-loader";
+		phandlepart = <&mmc 1>;
+	};
+};
+
+&fpga_mgr {
+	u-boot,dm-pre-reloc;
+	altr,bitstream = "fit_spl_fpga_periph_only.itb";
+};
+
+&mmc {
+	u-boot,dm-pre-reloc;
+};
+
+/* Clock available early */
+&main_sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&peri_sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&sdmmc_free_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&uart0 {
+	u-boot,dm-pre-reloc;
+};
+
+&watchdog1 {
+        u-boot,dm-pre-reloc;
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles.dtsi b/arch/arm/dts/socfpga_arria10_achilles.dtsi
new file mode 100644
index 0000000000..a37c8cb3ea
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles.dtsi
@@ -0,0 +1,162 @@
+/*
+ * Copyright (C) 2021 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "socfpga_arria10.dtsi"
+#include "socfpga_arria10_achilles-u-boot.dtsi"
+
+/ {
+	compatible = "altr,socfpga-arria10", "altr,socfpga";
+
+	aliases {
+		ethernet0 = &gmac1;
+		ethernet1 = &gmac2;
+		serial0 = &uart0;
+	};
+
+	chosen {
+		bootargs = "earlyprintk";
+		stdout-path = "serial0:115200n8";
+	};
+
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				osc1 {
+					clock-frequency = <25000000>;
+				};
+			};
+		};
+	};
+};
+
+&mmc {
+	status = "okay";
+	cap-sd-highspeed;
+    cap-mmc-highspeed;
+	broken-cd;
+	bus-width = <8>;
+};
+
+&eccmgr {
+	sdmmca-ecc@ff8c2c00 {
+		compatible = "altr,socfpga-sdmmc-ecc";
+		reg = <0xff8c2c00 0x400>;
+		altr,ecc-parent = <&mmc>;
+		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
+				     <47 IRQ_TYPE_LEVEL_HIGH>,
+				     <16 IRQ_TYPE_LEVEL_HIGH>,
+				     <48 IRQ_TYPE_LEVEL_HIGH>;
+	};
+};
+
+&gmac1 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+	status = "okay";
+};
+
+&gmac2 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&i2c0 {
+	status = "okay";
+
+	speed-mode = <0>;
+	clock-frequency = <100000>;
+	i2c-sda-falling-time-ns = <500>;
+	i2c-scl-falling-time-ns = <500>;
+
+	tempsensor@48 {
+		compatible = "ti,tmp102";
+		reg = <0x48>;
+	};
+
+	rtc@51 {
+		compatible = "nxp,pcf8563";
+		reg = <0x51>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c02";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&usb1 {
+	status = "okay";
+	disable-over-current;
+};
+
+&watchdog1 {
+	status = "okay";
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles_indus.dts b/arch/arm/dts/socfpga_arria10_achilles_indus.dts
new file mode 100644
index 0000000000..d843725a09
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles_indus.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2021 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "REFLEX CES Achilles Indus SOM";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x80000000>; /* 2GB */
+	};
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles_lite.dts b/arch/arm/dts/socfpga_arria10_achilles_lite.dts
new file mode 100644
index 0000000000..7964cc7505
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles_lite.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2021 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "REFLEX CES Achilles Lite SOM";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x80000000>; /* 2GB */
+	};
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles_turbo.dts b/arch/arm/dts/socfpga_arria10_achilles_turbo.dts
new file mode 100644
index 0000000000..27d33c6d03
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles_turbo.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2021 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "REFLEX CES Achilles Turbo SOM";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0xC0000000>; /* 3GB */
+	};
+};
diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig
index 419b06a229..94a337a48f 100644
--- a/arch/arm/mach-socfpga/Kconfig
+++ b/arch/arm/mach-socfpga/Kconfig
@@ -149,6 +149,18 @@ config TARGET_SOCFPGA_ARIES_MCVEVK
 	bool "Aries MCVEVK (Cyclone V)"
 	select TARGET_SOCFPGA_CYCLONE5
 
+config TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS
+	bool "Altera SOCFPGA Achilles Indus SOM (Arria 10)"
+	select TARGET_SOCFPGA_ARRIA10
+
+config TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE
+	bool "Altera SOCFPGA Achilles Lite SOM (Arria 10)"
+	select TARGET_SOCFPGA_ARRIA10
+
+config TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO
+	bool "Altera SOCFPGA Achilles Turbo SOM (Arria 10)"
+	select TARGET_SOCFPGA_ARRIA10
+
 config TARGET_SOCFPGA_ARRIA10_SOCDK
 	bool "Altera SOCFPGA SoCDK (Arria 10)"
 	select TARGET_SOCFPGA_ARRIA10
@@ -213,6 +225,9 @@ config SYS_BOARD
 	default "agilex-n6010" if TARGET_SOCFPGA_AGILEX_N6010
 	default "agilex-socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
 	default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
+	default "achilles-indus" if TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS
+	default "achilles-lite" if TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE
+	default "achilles-turbo" if TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO
 	default "arria10-socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
 	default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
 	default "dbm-soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
@@ -241,6 +256,9 @@ config SYS_VENDOR
 	default "devboards" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
 	default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
 	default "keymile" if TARGET_SOCFPGA_ARRIA5_SECU1
+	default "reflexces" if TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS
+	default "reflexces" if TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE
+	default "reflexces" if TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO
 	default "softing" if TARGET_SOCFPGA_SOFTING_VINING_FPGA
 	default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
 	default "terasic" if TARGET_SOCFPGA_TERASIC_DE1_SOC
@@ -255,6 +273,9 @@ config SYS_CONFIG_NAME
 	default "socfpga_agilex_socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
 	default "socfpga_arria5_secu1" if TARGET_SOCFPGA_ARRIA5_SECU1
 	default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
+	default "socfpga_arria10_achilles_indus" if TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS
+	default "socfpga_arria10_achilles_lite" if TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE
+	default "socfpga_arria10_achilles_turbo" if TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO
 	default "socfpga_arria10_socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
 	default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
 	default "socfpga_dbm_soc1" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
diff --git a/board/reflexces/achilles-indus/Kconfig b/board/reflexces/achilles-indus/Kconfig
new file mode 100644
index 0000000000..d90b048e5b
--- /dev/null
+++ b/board/reflexces/achilles-indus/Kconfig
@@ -0,0 +1,18 @@
+if TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS
+
+config SYS_CPU
+	default "armv7"
+
+config SYS_BOARD
+	default "achilles-indus"
+
+config SYS_VENDOR
+	default "reflexces"
+
+config SYS_SOC
+	default "socfpga_arria10"
+
+config SYS_CONFIG_NAME
+	default "socfpga_arria10_achilles_indus"
+
+endif
diff --git a/board/reflexces/achilles-indus/MAINTAINERS b/board/reflexces/achilles-indus/MAINTAINERS
new file mode 100644
index 0000000000..9ffe1e02cf
--- /dev/null
+++ b/board/reflexces/achilles-indus/MAINTAINERS
@@ -0,0 +1,6 @@
+SOCFPGA BOARD
+M:	Dan Negvesky <dnegvesky@reflexces.org>
+S:	Maintained
+F:	board/reflexces/achilles-indus/
+F:	include/configs/socfpga_arria10_achilles_indus.h
+F:	configs/socfpga_arria10_achilles_indus_defconfig
diff --git a/board/reflexces/achilles-indus/Makefile b/board/reflexces/achilles-indus/Makefile
new file mode 100644
index 0000000000..80d0004346
--- /dev/null
+++ b/board/reflexces/achilles-indus/Makefile
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0
+#
+# Copyright (C) 2015 Altera Corporation <www.altera.com>
+
+obj-y	:= socfpga.o
diff --git a/board/reflexces/achilles-indus/fit_kernel.its b/board/reflexces/achilles-indus/fit_kernel.its
new file mode 100644
index 0000000000..d78c9845e7
--- /dev/null
+++ b/board/reflexces/achilles-indus/fit_kernel.its
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with kernel and DTB";
+	#address-cells = <1>;
+
+	images {
+		kernel {
+			description = "Linux Kernel";
+			data = /incbin/("../../../zImage");
+			type = "kernel";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+			load = <0x8000>;
+			entry = <0x8000>;
+		};
+
+		fdt {
+			description = "Linux DTB";
+			data = /incbin/("../../../socfpga_arria10_achilles_indus.dtb");
+			type = "flat_dt";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "Linux boot configuration";
+			kernel = "kernel";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-indus/fit_spl_fpga.its b/board/reflexces/achilles-indus/fit_spl_fpga.its
new file mode 100644
index 0000000000..a3f5606e81
--- /dev/null
+++ b/board/reflexces/achilles-indus/fit_spl_fpga.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA core bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-core-1 {
+			description = "FPGA core bitstream";
+			data = /incbin/("../../../achilles_indus_ghrd.core.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Configure FPGA core image";
+			fpga = "fpga-core-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-indus/fit_spl_fpga_periph_only.its b/board/reflexces/achilles-indus/fit_spl_fpga_periph_only.its
new file mode 100644
index 0000000000..f3069d0a7c
--- /dev/null
+++ b/board/reflexces/achilles-indus/fit_spl_fpga_periph_only.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA peripheral bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-periph-1 {
+			description = "FPGA peripheral bitstream";
+			data = /incbin/("../../../achilles_indus_ghrd.periph.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Boot with FPGA early IO release config";
+			fpga = "fpga-periph-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-indus/fit_uboot.its b/board/reflexces/achilles-indus/fit_uboot.its
new file mode 100644
index 0000000000..1e2b396f7b
--- /dev/null
+++ b/board/reflexces/achilles-indus/fit_uboot.its
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with boot binaries";
+	#address-cells = <1>;
+
+	images {
+		uboot {
+			description = "U-Boot (32-bit)";
+			data = /incbin/("../../../u-boot-nodtb.bin");
+			type = "standalone";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+			load = <0x01000040>;
+			entry = <0x01000040>;
+		};
+
+		fdt {
+			description = "U-Boot DTB";
+			data = /incbin/("../../../u-boot.dtb");
+			type = "flat_dt";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "REFLEX CES Achilles Arria10 Indus SOM";
+			loadables = "uboot";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-indus/socfpga.c b/board/reflexces/achilles-indus/socfpga.c
new file mode 100644
index 0000000000..4c466cb944
--- /dev/null
+++ b/board/reflexces/achilles-indus/socfpga.c
@@ -0,0 +1,6 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2015 Altera Corporation <www.altera.com>
+ */
+
+#include <common.h>
diff --git a/board/reflexces/achilles-lite/Kconfig b/board/reflexces/achilles-lite/Kconfig
new file mode 100644
index 0000000000..8392eab729
--- /dev/null
+++ b/board/reflexces/achilles-lite/Kconfig
@@ -0,0 +1,18 @@
+if TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE
+
+config SYS_CPU
+	default "armv7"
+
+config SYS_BOARD
+	default "achilles-lite"
+
+config SYS_VENDOR
+	default "reflexces"
+
+config SYS_SOC
+	default "socfpga_arria10"
+
+config SYS_CONFIG_NAME
+	default "socfpga_arria10_achilles_lite"
+
+endif
diff --git a/board/reflexces/achilles-lite/MAINTAINERS b/board/reflexces/achilles-lite/MAINTAINERS
new file mode 100644
index 0000000000..9b1f90d725
--- /dev/null
+++ b/board/reflexces/achilles-lite/MAINTAINERS
@@ -0,0 +1,6 @@
+SOCFPGA BOARD
+M:	Dan Negvesky <dnegvesky@reflexces.org>
+S:	Maintained
+F:	board/reflexces/achilles-lite/
+F:	include/configs/socfpga_arria10_achilles_lite.h
+F:	configs/socfpga_arria10_achilles_lite_defconfig
diff --git a/board/reflexces/achilles-lite/Makefile b/board/reflexces/achilles-lite/Makefile
new file mode 100644
index 0000000000..80d0004346
--- /dev/null
+++ b/board/reflexces/achilles-lite/Makefile
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0
+#
+# Copyright (C) 2015 Altera Corporation <www.altera.com>
+
+obj-y	:= socfpga.o
diff --git a/board/reflexces/achilles-lite/fit_kernel.its b/board/reflexces/achilles-lite/fit_kernel.its
new file mode 100644
index 0000000000..6b140166dc
--- /dev/null
+++ b/board/reflexces/achilles-lite/fit_kernel.its
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with kernel and DTB";
+	#address-cells = <1>;
+
+	images {
+		kernel {
+			description = "Linux Kernel";
+			data = /incbin/("../../../zImage");
+			type = "kernel";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+			load = <0x8000>;
+			entry = <0x8000>;
+		};
+
+		fdt {
+			description = "Linux DTB";
+			data = /incbin/("../../../socfpga_arria10_achilles_lite.dtb");
+			type = "flat_dt";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "Linux boot configuration";
+			kernel = "kernel";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-lite/fit_spl_fpga.its b/board/reflexces/achilles-lite/fit_spl_fpga.its
new file mode 100644
index 0000000000..a416c5462f
--- /dev/null
+++ b/board/reflexces/achilles-lite/fit_spl_fpga.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA core bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-core-1 {
+			description = "FPGA core bitstream";
+			data = /incbin/("../../../achilles_lite_ghrd.core.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Configure FPGA core image";
+			fpga = "fpga-core-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-lite/fit_spl_fpga_periph_only.its b/board/reflexces/achilles-lite/fit_spl_fpga_periph_only.its
new file mode 100644
index 0000000000..5f0b2a7d57
--- /dev/null
+++ b/board/reflexces/achilles-lite/fit_spl_fpga_periph_only.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA peripheral bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-periph-1 {
+			description = "FPGA peripheral bitstream";
+			data = /incbin/("../../../achilles_lite_ghrd.periph.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Boot with FPGA early IO release config";
+			fpga = "fpga-periph-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-lite/fit_uboot.its b/board/reflexces/achilles-lite/fit_uboot.its
new file mode 100644
index 0000000000..1e81031362
--- /dev/null
+++ b/board/reflexces/achilles-lite/fit_uboot.its
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with boot binaries";
+	#address-cells = <1>;
+
+	images {
+		uboot {
+			description = "U-Boot (32-bit)";
+			data = /incbin/("../../../u-boot-nodtb.bin");
+			type = "standalone";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+			load = <0x01000040>;
+			entry = <0x01000040>;
+		};
+
+		fdt {
+			description = "U-Boot DTB";
+			data = /incbin/("../../../u-boot.dtb");
+			type = "flat_dt";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "REFLEX CES Achilles Arria10 Lite SOM";
+			loadables = "uboot";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-lite/socfpga.c b/board/reflexces/achilles-lite/socfpga.c
new file mode 100644
index 0000000000..4c466cb944
--- /dev/null
+++ b/board/reflexces/achilles-lite/socfpga.c
@@ -0,0 +1,6 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2015 Altera Corporation <www.altera.com>
+ */
+
+#include <common.h>
diff --git a/board/reflexces/achilles-turbo/Kconfig b/board/reflexces/achilles-turbo/Kconfig
new file mode 100644
index 0000000000..20ffc53f54
--- /dev/null
+++ b/board/reflexces/achilles-turbo/Kconfig
@@ -0,0 +1,18 @@
+if TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO
+
+config SYS_CPU
+	default "armv7"
+
+config SYS_BOARD
+	default "achilles-turbo"
+
+config SYS_VENDOR
+	default "reflexces"
+
+config SYS_SOC
+	default "socfpga_arria10"
+
+config SYS_CONFIG_NAME
+	default "socfpga_arria10_achilles_turbo"
+
+endif
diff --git a/board/reflexces/achilles-turbo/MAINTAINERS b/board/reflexces/achilles-turbo/MAINTAINERS
new file mode 100644
index 0000000000..6fa70e33f9
--- /dev/null
+++ b/board/reflexces/achilles-turbo/MAINTAINERS
@@ -0,0 +1,6 @@
+SOCFPGA BOARD
+M:	Dan Negvesky <dnegvesky@reflexces.org>
+S:	Maintained
+F:	board/reflexces/achilles-turbo/
+F:	include/configs/socfpga_arria10_achilles_turbo.h
+F:	configs/socfpga_arria10_achilles_turbo_defconfig
diff --git a/board/reflexces/achilles-turbo/Makefile b/board/reflexces/achilles-turbo/Makefile
new file mode 100644
index 0000000000..80d0004346
--- /dev/null
+++ b/board/reflexces/achilles-turbo/Makefile
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0
+#
+# Copyright (C) 2015 Altera Corporation <www.altera.com>
+
+obj-y	:= socfpga.o
diff --git a/board/reflexces/achilles-turbo/fit_kernel.its b/board/reflexces/achilles-turbo/fit_kernel.its
new file mode 100644
index 0000000000..0415fead02
--- /dev/null
+++ b/board/reflexces/achilles-turbo/fit_kernel.its
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with kernel and DTB";
+	#address-cells = <1>;
+
+	images {
+		kernel {
+			description = "Linux Kernel";
+			data = /incbin/("../../../zImage");
+			type = "kernel";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+			load = <0x8000>;
+			entry = <0x8000>;
+		};
+
+		fdt {
+			description = "Linux DTB";
+			data = /incbin/("../../../socfpga_arria10_achilles_turbo.dtb");
+			type = "flat_dt";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "Linux boot configuration";
+			kernel = "kernel";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-turbo/fit_spl_fpga.its b/board/reflexces/achilles-turbo/fit_spl_fpga.its
new file mode 100644
index 0000000000..3238f43c57
--- /dev/null
+++ b/board/reflexces/achilles-turbo/fit_spl_fpga.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA core bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-core-1 {
+			description = "FPGA core bitstream";
+			data = /incbin/("../../../achilles_turbo_ghrd.core.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Configure FPGA core image";
+			fpga = "fpga-core-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-turbo/fit_spl_fpga_periph_only.its b/board/reflexces/achilles-turbo/fit_spl_fpga_periph_only.its
new file mode 100644
index 0000000000..6dc5fe1359
--- /dev/null
+++ b/board/reflexces/achilles-turbo/fit_spl_fpga_periph_only.its
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2022 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA peripheral bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-periph-1 {
+			description = "FPGA peripheral bitstream";
+			data = /incbin/("../../../achilles_turbo_ghrd.periph.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Boot with FPGA early IO release config";
+			fpga = "fpga-periph-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-turbo/fit_uboot.its b/board/reflexces/achilles-turbo/fit_uboot.its
new file mode 100644
index 0000000000..2678d4610f
--- /dev/null
+++ b/board/reflexces/achilles-turbo/fit_uboot.its
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with boot binaries";
+	#address-cells = <1>;
+
+	images {
+		uboot {
+			description = "U-Boot (32-bit)";
+			data = /incbin/("../../../u-boot-nodtb.bin");
+			type = "standalone";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+			load = <0x01000040>;
+			entry = <0x01000040>;
+		};
+
+		fdt {
+			description = "U-Boot DTB";
+			data = /incbin/("../../../u-boot.dtb");
+			type = "flat_dt";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "REFLEX CES Achilles Arria10 Turbo SOM";
+			loadables = "uboot";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles-turbo/socfpga.c b/board/reflexces/achilles-turbo/socfpga.c
new file mode 100644
index 0000000000..4c466cb944
--- /dev/null
+++ b/board/reflexces/achilles-turbo/socfpga.c
@@ -0,0 +1,6 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2015 Altera Corporation <www.altera.com>
+ */
+
+#include <common.h>
diff --git a/configs/socfpga_arria10_achilles_indus_defconfig b/configs/socfpga_arria10_achilles_indus_defconfig
new file mode 100644
index 0000000000..240c3e96f0
--- /dev/null
+++ b/configs/socfpga_arria10_achilles_indus_defconfig
@@ -0,0 +1,64 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SOCFPGA=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x4400
+CONFIG_DM_GPIO=y
+CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_TARGET_SOCFPGA_ARRIA10_ACHILLES_INDUS=y
+CONFIG_IDENT_STRING="socfpga_arria10"
+CONFIG_SPL_FS_FAT=y
+CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_achilles_indus"
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SPL_FIT=y
+# CONFIG_USE_SPL_FIT_GENERATOR is not set
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyS0,115200"
+CONFIG_BOOTCOMMAND="run fatscript;run prog_core;bridge enable;run distro_bootcmd"
+CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_achilles_indus.dtb"
+CONFIG_SYS_CONSOLE_IS_IN_ENV=y
+CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
+CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
+CONFIG_DISPLAY_BOARDINFO_LATE=y
+CONFIG_SPL_ENV_SUPPORT=y
+CONFIG_SPL_FPGA=y
+CONFIG_CMD_ASKENV=y
+CONFIG_CMD_GREPENV=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
+CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_VERSION_VARIABLE=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DWAPB_GPIO=y
+CONFIG_FS_LOADER=y
+CONFIG_DM_MMC=y
+CONFIG_MMC_DW=y
+CONFIG_MTD=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_DM_ETH=y
+CONFIG_ETH_DESIGNWARE=y
+CONFIG_MII=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPI=y
+CONFIG_TIMER=y
+CONFIG_SPL_TIMER=y
+CONFIG_DESIGNWARE_APB_TIMER=y
+# CONFIG_SPL_WDT is not set
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_DWC2=y
+# CONFIG_USE_TINY_PRINTF is not set
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_DW=y
+CONFIG_CMD_I2C=y
+CONFIG_SYS_PROMPT="ACHILLES_INDUS # "
diff --git a/configs/socfpga_arria10_achilles_lite_defconfig b/configs/socfpga_arria10_achilles_lite_defconfig
new file mode 100644
index 0000000000..cd06a5c972
--- /dev/null
+++ b/configs/socfpga_arria10_achilles_lite_defconfig
@@ -0,0 +1,64 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SOCFPGA=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x4400
+CONFIG_DM_GPIO=y
+CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_TARGET_SOCFPGA_ARRIA10_ACHILLES_LITE=y
+CONFIG_IDENT_STRING="socfpga_arria10"
+CONFIG_SPL_FS_FAT=y
+CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_achilles_lite"
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SPL_FIT=y
+# CONFIG_USE_SPL_FIT_GENERATOR is not set
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyS0,115200"
+CONFIG_BOOTCOMMAND="run fatscript;run prog_core;bridge enable;run distro_bootcmd"
+CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_achilles_lite.dtb"
+CONFIG_SYS_CONSOLE_IS_IN_ENV=y
+CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
+CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
+CONFIG_DISPLAY_BOARDINFO_LATE=y
+CONFIG_SPL_ENV_SUPPORT=y
+CONFIG_SPL_FPGA=y
+CONFIG_CMD_ASKENV=y
+CONFIG_CMD_GREPENV=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
+CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_VERSION_VARIABLE=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DWAPB_GPIO=y
+CONFIG_FS_LOADER=y
+CONFIG_DM_MMC=y
+CONFIG_MMC_DW=y
+CONFIG_MTD=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_DM_ETH=y
+CONFIG_ETH_DESIGNWARE=y
+CONFIG_MII=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPI=y
+CONFIG_TIMER=y
+CONFIG_SPL_TIMER=y
+CONFIG_DESIGNWARE_APB_TIMER=y
+# CONFIG_SPL_WDT is not set
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_DWC2=y
+# CONFIG_USE_TINY_PRINTF is not set
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_DW=y
+CONFIG_CMD_I2C=y
+CONFIG_SYS_PROMPT="ACHILLES_LITE # "
diff --git a/configs/socfpga_arria10_achilles_turbo_defconfig b/configs/socfpga_arria10_achilles_turbo_defconfig
new file mode 100644
index 0000000000..47855e17e8
--- /dev/null
+++ b/configs/socfpga_arria10_achilles_turbo_defconfig
@@ -0,0 +1,64 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SOCFPGA=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0x4400
+CONFIG_DM_GPIO=y
+CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_TARGET_SOCFPGA_ARRIA10_ACHILLES_TURBO=y
+CONFIG_IDENT_STRING="socfpga_arria10"
+CONFIG_SPL_FS_FAT=y
+CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_achilles_turbo"
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SPL_FIT=y
+# CONFIG_USE_SPL_FIT_GENERATOR is not set
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyS0,115200"
+CONFIG_BOOTCOMMAND="run fatscript;run prog_core;bridge enable;run distro_bootcmd"
+CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_achilles_turbo.dtb"
+CONFIG_SYS_CONSOLE_IS_IN_ENV=y
+CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
+CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
+CONFIG_DISPLAY_BOARDINFO_LATE=y
+CONFIG_SPL_ENV_SUPPORT=y
+CONFIG_SPL_FPGA=y
+CONFIG_CMD_ASKENV=y
+CONFIG_CMD_GREPENV=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
+CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_VERSION_VARIABLE=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DWAPB_GPIO=y
+CONFIG_FS_LOADER=y
+CONFIG_DM_MMC=y
+CONFIG_MMC_DW=y
+CONFIG_MTD=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_DM_ETH=y
+CONFIG_ETH_DESIGNWARE=y
+CONFIG_MII=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPI=y
+CONFIG_TIMER=y
+CONFIG_SPL_TIMER=y
+CONFIG_DESIGNWARE_APB_TIMER=y
+# CONFIG_SPL_WDT is not set
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_DWC2=y
+# CONFIG_USE_TINY_PRINTF is not set
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_DW=y
+CONFIG_CMD_I2C=y
+CONFIG_SYS_PROMPT="ACHILLES_TURBO # "
diff --git a/include/configs/socfpga_arria10_achilles_indus.h b/include/configs/socfpga_arria10_achilles_indus.h
new file mode 100644
index 0000000000..7e4938db18
--- /dev/null
+++ b/include/configs/socfpga_arria10_achilles_indus.h
@@ -0,0 +1,141 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ *  Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ */
+
+#ifndef __CONFIG_SOCFPGA_ARRIA10_ACHILLES_INDUS_H__
+#define __CONFIG_SOCFPGA_ARRIA10_ACHILLES_INDUS_H__
+
+#include <asm/arch/base_addr_a10.h>
+
+/* Booting Linux */
+#define CONFIG_LOADADDR		0x01000000
+#define CONFIG_SYS_LOAD_ADDR	CONFIG_LOADADDR
+
+#define CONFIG_SYS_BOOTM_LEN	(32 * 1024 * 1024)
+
+/*
+ * U-Boot general configurations
+ */
+
+/* Memory configurations  */
+#define PHYS_SDRAM_1_SIZE		0x80000000
+
+/* Ethernet on SoC (EMAC) */
+
+/*
+ * U-Boot environment configurations
+ */
+//#define RXC_CONFIG_BOOT_FROM_MMC
+//#define RXC_CONFIG_BOOT_FROM_NET
+/*
+ * Serial / UART configurations
+ */
+#define CONFIG_SYS_NS16550_MEM32
+#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
+
+/*
+ * L4 OSC1 Timer 0
+ */
+/* reload value when timer count to zero */
+#define TIMER_LOAD_VAL			0xFFFFFFFF
+
+/*
+ * Flash configurations
+ */
+#define CONFIG_SYS_MAX_FLASH_BANKS     1
+
+/* SPL memory allocation configuration, this is for FAT implementation */
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x00015000
+
+/* QSPI BOOT not tested; NAND BOOT not available on Achilles */
+#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_NAND_BOOT)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"bootm_size=0xa000000\0" \
+	"kernel_addr_r="__stringify(CONFIG_SYS_LOAD_ADDR)"\0" \
+	"fdt_addr_r=0x02000000\0" \
+	"scriptaddr=0x02100000\0" \
+	"pxefile_addr_r=0x02200000\0" \
+	"ramdisk_addr_r=0x02300000\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"kernelfit_addr=0x1200000\0" \
+	"fitimagesize=0x5F0000\0" \
+	"qspiroot=/dev/mtdblock1\0" \
+	"qspirootfstype=jffs2\0" \
+	"qspiload=sf probe; sf read ${scriptaddr} ${kernelfit_addr}\0" \
+	"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${qspiroot} rw rootfstype=${qspirootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+	"nandroot=/dev/mtdblock1\0" \
+	"nandrootfstype=jffs2\0" \
+	"nandload=nand read ${scriptaddr} ${kernelfit_addr}\0" \
+	"nandboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${nandroot} rw rootfstype=${nandrootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+
+#endif
+
+#if defined(RXC_CONFIG_BOOT_FROM_MMC) && defined(RXC_CONFIG_BOOT_FROM_NET)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"mmcloadpart=2\0" \
+	"mmcroot=/dev/mmcblk0p3\0" \
+	"loadaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
+	"bootfile=Image\0" \
+	"fdtaddr=8000000\0" \
+	"mmcroot=/dev/mmcblk0p2\0" \
+	"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
+		" root=${mmcroot} rw rootwait;" \
+		"bootz ${loadaddr} - ${fdt_addr}\0" \
+	"mmcload=mmc rescan;" \
+		"load mmc 0:${mmcloadpart} ${loadaddr} ${bootfile};" \
+		"load mmc 0:${mmcloadpart} ${fdtaddr} ${fdtfile}\0" \
+	\
+	"ethaddr=00:07:ed:00:64:04\0" \
+	"ipaddr=192.168.1.155\0" \
+	"serverip=192.168.1.200\0" \
+	"tftppath=achilles\0" \
+	"nfspath=/srv/nfs/achilles\0" \
+	"loadfdt=tftp ${fdtaddr} ${tftppath}/${fdtfile}\0" \
+	"loadbootfile= tftp ${loadaddr} ${tftppath}/${bootfile}\0" \
+	"netboot=setenv bootargs " CONFIG_BOOTARGS \
+		"ip=dhcp root=/dev/nfs rw rootwait nfsroot=${serverip}:${nfspath},nolock,rsize=4096,wsize=4096;" \
+		"tftp ${fdtaddr} ${tftppath}/${fdtfile}; " \
+		"tftp ${loadaddr} ${tftppath}/${bootfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	"initramfs-dir=initramfs-achilles\0" \
+	"initramfs-boot=setenv bootargs earlycon debug ignore_loglevel " \
+		"console=ttyS0,115200 root=/dev/ram rw; " \
+		"tftp ${loadaddr} ${initramfs-dir}/${bootfile}; " \
+		"tftp ${fdtaddr} ${initramfs-dir}/${fdtfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	\
+	"scriptaddr=0x02100000\0" \
+	"scriptfile=u-boot.scr\0" \
+	"fatscript=if fatload mmc 0:2 ${scriptaddr} ${scriptfile};" \
+			"then source ${scriptaddr}; fi\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"prog_core=if load mmc 0:2 ${loadaddr} fit_spl_fpga.itb;" \
+		   "then fpga loadmk 0 ${loadaddr}:fpga-core-1; fi\0" \
+	SOCFPGA_BOOT_SETTINGS \
+	BOOTENV
+
+#endif
+
+/* The rest of the configuration is shared */
+#include <configs/socfpga_common.h>
+
+/*
+ * L4 Watchdog
+ */
+#ifdef CONFIG_HW_WATCHDOG
+#undef CONFIG_DW_WDT_BASE
+#define CONFIG_DW_WDT_BASE		SOCFPGA_L4WD1_ADDRESS
+#endif
+
+#ifdef CONFIG_NAND_DENALI_DT
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS        0x0
+#endif
+
+#endif	/* __CONFIG_SOCFPGA_ARRIA10_ACHILLES_H__ */
diff --git a/include/configs/socfpga_arria10_achilles_lite.h b/include/configs/socfpga_arria10_achilles_lite.h
new file mode 100644
index 0000000000..7e4938db18
--- /dev/null
+++ b/include/configs/socfpga_arria10_achilles_lite.h
@@ -0,0 +1,141 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ *  Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ */
+
+#ifndef __CONFIG_SOCFPGA_ARRIA10_ACHILLES_INDUS_H__
+#define __CONFIG_SOCFPGA_ARRIA10_ACHILLES_INDUS_H__
+
+#include <asm/arch/base_addr_a10.h>
+
+/* Booting Linux */
+#define CONFIG_LOADADDR		0x01000000
+#define CONFIG_SYS_LOAD_ADDR	CONFIG_LOADADDR
+
+#define CONFIG_SYS_BOOTM_LEN	(32 * 1024 * 1024)
+
+/*
+ * U-Boot general configurations
+ */
+
+/* Memory configurations  */
+#define PHYS_SDRAM_1_SIZE		0x80000000
+
+/* Ethernet on SoC (EMAC) */
+
+/*
+ * U-Boot environment configurations
+ */
+//#define RXC_CONFIG_BOOT_FROM_MMC
+//#define RXC_CONFIG_BOOT_FROM_NET
+/*
+ * Serial / UART configurations
+ */
+#define CONFIG_SYS_NS16550_MEM32
+#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
+
+/*
+ * L4 OSC1 Timer 0
+ */
+/* reload value when timer count to zero */
+#define TIMER_LOAD_VAL			0xFFFFFFFF
+
+/*
+ * Flash configurations
+ */
+#define CONFIG_SYS_MAX_FLASH_BANKS     1
+
+/* SPL memory allocation configuration, this is for FAT implementation */
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x00015000
+
+/* QSPI BOOT not tested; NAND BOOT not available on Achilles */
+#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_NAND_BOOT)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"bootm_size=0xa000000\0" \
+	"kernel_addr_r="__stringify(CONFIG_SYS_LOAD_ADDR)"\0" \
+	"fdt_addr_r=0x02000000\0" \
+	"scriptaddr=0x02100000\0" \
+	"pxefile_addr_r=0x02200000\0" \
+	"ramdisk_addr_r=0x02300000\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"kernelfit_addr=0x1200000\0" \
+	"fitimagesize=0x5F0000\0" \
+	"qspiroot=/dev/mtdblock1\0" \
+	"qspirootfstype=jffs2\0" \
+	"qspiload=sf probe; sf read ${scriptaddr} ${kernelfit_addr}\0" \
+	"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${qspiroot} rw rootfstype=${qspirootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+	"nandroot=/dev/mtdblock1\0" \
+	"nandrootfstype=jffs2\0" \
+	"nandload=nand read ${scriptaddr} ${kernelfit_addr}\0" \
+	"nandboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${nandroot} rw rootfstype=${nandrootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+
+#endif
+
+#if defined(RXC_CONFIG_BOOT_FROM_MMC) && defined(RXC_CONFIG_BOOT_FROM_NET)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"mmcloadpart=2\0" \
+	"mmcroot=/dev/mmcblk0p3\0" \
+	"loadaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
+	"bootfile=Image\0" \
+	"fdtaddr=8000000\0" \
+	"mmcroot=/dev/mmcblk0p2\0" \
+	"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
+		" root=${mmcroot} rw rootwait;" \
+		"bootz ${loadaddr} - ${fdt_addr}\0" \
+	"mmcload=mmc rescan;" \
+		"load mmc 0:${mmcloadpart} ${loadaddr} ${bootfile};" \
+		"load mmc 0:${mmcloadpart} ${fdtaddr} ${fdtfile}\0" \
+	\
+	"ethaddr=00:07:ed:00:64:04\0" \
+	"ipaddr=192.168.1.155\0" \
+	"serverip=192.168.1.200\0" \
+	"tftppath=achilles\0" \
+	"nfspath=/srv/nfs/achilles\0" \
+	"loadfdt=tftp ${fdtaddr} ${tftppath}/${fdtfile}\0" \
+	"loadbootfile= tftp ${loadaddr} ${tftppath}/${bootfile}\0" \
+	"netboot=setenv bootargs " CONFIG_BOOTARGS \
+		"ip=dhcp root=/dev/nfs rw rootwait nfsroot=${serverip}:${nfspath},nolock,rsize=4096,wsize=4096;" \
+		"tftp ${fdtaddr} ${tftppath}/${fdtfile}; " \
+		"tftp ${loadaddr} ${tftppath}/${bootfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	"initramfs-dir=initramfs-achilles\0" \
+	"initramfs-boot=setenv bootargs earlycon debug ignore_loglevel " \
+		"console=ttyS0,115200 root=/dev/ram rw; " \
+		"tftp ${loadaddr} ${initramfs-dir}/${bootfile}; " \
+		"tftp ${fdtaddr} ${initramfs-dir}/${fdtfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	\
+	"scriptaddr=0x02100000\0" \
+	"scriptfile=u-boot.scr\0" \
+	"fatscript=if fatload mmc 0:2 ${scriptaddr} ${scriptfile};" \
+			"then source ${scriptaddr}; fi\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"prog_core=if load mmc 0:2 ${loadaddr} fit_spl_fpga.itb;" \
+		   "then fpga loadmk 0 ${loadaddr}:fpga-core-1; fi\0" \
+	SOCFPGA_BOOT_SETTINGS \
+	BOOTENV
+
+#endif
+
+/* The rest of the configuration is shared */
+#include <configs/socfpga_common.h>
+
+/*
+ * L4 Watchdog
+ */
+#ifdef CONFIG_HW_WATCHDOG
+#undef CONFIG_DW_WDT_BASE
+#define CONFIG_DW_WDT_BASE		SOCFPGA_L4WD1_ADDRESS
+#endif
+
+#ifdef CONFIG_NAND_DENALI_DT
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS        0x0
+#endif
+
+#endif	/* __CONFIG_SOCFPGA_ARRIA10_ACHILLES_H__ */
diff --git a/include/configs/socfpga_arria10_achilles_turbo.h b/include/configs/socfpga_arria10_achilles_turbo.h
new file mode 100644
index 0000000000..6d35abe239
--- /dev/null
+++ b/include/configs/socfpga_arria10_achilles_turbo.h
@@ -0,0 +1,141 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ *  Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ */
+
+#ifndef __CONFIG_SOCFPGA_ARRIA10_ACHILLES_TURBO_H__
+#define __CONFIG_SOCFPGA_ARRIA10_ACHILLES_TURBO_H__
+
+#include <asm/arch/base_addr_a10.h>
+
+/* Booting Linux */
+#define CONFIG_LOADADDR		0x01000000
+#define CONFIG_SYS_LOAD_ADDR	CONFIG_LOADADDR
+
+#define CONFIG_SYS_BOOTM_LEN	(32 * 1024 * 1024)
+
+/*
+ * U-Boot general configurations
+ */
+
+/* Memory configurations  */
+#define PHYS_SDRAM_1_SIZE		0xC0000000
+
+/* Ethernet on SoC (EMAC) */
+
+/*
+ * U-Boot environment configurations
+ */
+//#define RXC_CONFIG_BOOT_FROM_MMC
+//#define RXC_CONFIG_BOOT_FROM_NET
+/*
+ * Serial / UART configurations
+ */
+#define CONFIG_SYS_NS16550_MEM32
+#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
+
+/*
+ * L4 OSC1 Timer 0
+ */
+/* reload value when timer count to zero */
+#define TIMER_LOAD_VAL			0xFFFFFFFF
+
+/*
+ * Flash configurations
+ */
+#define CONFIG_SYS_MAX_FLASH_BANKS     1
+
+/* SPL memory allocation configuration, this is for FAT implementation */
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x00015000
+
+/* QSPI BOOT not tested; NAND BOOT not available on Achilles */
+#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_NAND_BOOT)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"bootm_size=0xa000000\0" \
+	"kernel_addr_r="__stringify(CONFIG_SYS_LOAD_ADDR)"\0" \
+	"fdt_addr_r=0x02000000\0" \
+	"scriptaddr=0x02100000\0" \
+	"pxefile_addr_r=0x02200000\0" \
+	"ramdisk_addr_r=0x02300000\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"kernelfit_addr=0x1200000\0" \
+	"fitimagesize=0x5F0000\0" \
+	"qspiroot=/dev/mtdblock1\0" \
+	"qspirootfstype=jffs2\0" \
+	"qspiload=sf probe; sf read ${scriptaddr} ${kernelfit_addr}\0" \
+	"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${qspiroot} rw rootfstype=${qspirootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+	"nandroot=/dev/mtdblock1\0" \
+	"nandrootfstype=jffs2\0" \
+	"nandload=nand read ${scriptaddr} ${kernelfit_addr}\0" \
+	"nandboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${nandroot} rw rootfstype=${nandrootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+
+#endif
+
+#if defined(RXC_CONFIG_BOOT_FROM_MMC) && defined(RXC_CONFIG_BOOT_FROM_NET)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"mmcloadpart=2\0" \
+	"mmcroot=/dev/mmcblk0p3\0" \
+	"loadaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
+	"bootfile=Image\0" \
+	"fdtaddr=8000000\0" \
+	"mmcroot=/dev/mmcblk0p2\0" \
+	"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
+		" root=${mmcroot} rw rootwait;" \
+		"bootz ${loadaddr} - ${fdt_addr}\0" \
+	"mmcload=mmc rescan;" \
+		"load mmc 0:${mmcloadpart} ${loadaddr} ${bootfile};" \
+		"load mmc 0:${mmcloadpart} ${fdtaddr} ${fdtfile}\0" \
+	\
+	"ethaddr=00:07:ed:00:64:04\0" \
+	"ipaddr=192.168.1.155\0" \
+	"serverip=192.168.1.200\0" \
+	"tftppath=achilles\0" \
+	"nfspath=/srv/nfs/achilles\0" \
+	"loadfdt=tftp ${fdtaddr} ${tftppath}/${fdtfile}\0" \
+	"loadbootfile= tftp ${loadaddr} ${tftppath}/${bootfile}\0" \
+	"netboot=setenv bootargs " CONFIG_BOOTARGS \
+		"ip=dhcp root=/dev/nfs rw rootwait nfsroot=${serverip}:${nfspath},nolock,rsize=4096,wsize=4096;" \
+		"tftp ${fdtaddr} ${tftppath}/${fdtfile}; " \
+		"tftp ${loadaddr} ${tftppath}/${bootfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	"initramfs-dir=initramfs-achilles\0" \
+	"initramfs-boot=setenv bootargs earlycon debug ignore_loglevel " \
+		"console=ttyS0,115200 root=/dev/ram rw; " \
+		"tftp ${loadaddr} ${initramfs-dir}/${bootfile}; " \
+		"tftp ${fdtaddr} ${initramfs-dir}/${fdtfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	\
+	"scriptaddr=0x02100000\0" \
+	"scriptfile=u-boot.scr\0" \
+	"fatscript=if fatload mmc 0:2 ${scriptaddr} ${scriptfile};" \
+			"then source ${scriptaddr}; fi\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"prog_core=if load mmc 0:2 ${loadaddr} fit_spl_fpga.itb;" \
+		   "then fpga loadmk 0 ${loadaddr}:fpga-core-1; fi\0" \
+	SOCFPGA_BOOT_SETTINGS \
+	BOOTENV
+
+#endif
+
+/* The rest of the configuration is shared */
+#include <configs/socfpga_common.h>
+
+/*
+ * L4 Watchdog
+ */
+#ifdef CONFIG_HW_WATCHDOG
+#undef CONFIG_DW_WDT_BASE
+#define CONFIG_DW_WDT_BASE		SOCFPGA_L4WD1_ADDRESS
+#endif
+
+#ifdef CONFIG_NAND_DENALI_DT
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS        0x0
+#endif
+
+#endif	/* __CONFIG_SOCFPGA_ARRIA10_ACHILLES_TURBO_H__ */
-- 
2.25.1

