Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  4 07:57:20 2023
| Host         : DESKTOP-8G5SJN0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RF_top_control_sets_placed.rpt
| Design       : RF_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           32 |
| No           | No                    | Yes                    |              74 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+
|  RF_state/cs_out_reg_i_1_n_0                   |               |                                           |                1 |              1 |         1.00 |
|  RF_state/inc_reg_i_2_n_0                      |               |                                           |                1 |              1 |         1.00 |
|  sck_OBUF_BUFG                                 |               |                                           |                1 |              1 |         1.00 |
|  RF_state/inst_reg[1]_i_2_n_0                  |               |                                           |                1 |              2 |         2.00 |
| ~sck_OBUF_BUFG                                 |               |                                           |                2 |              2 |         1.00 |
|  RF_0/wait_index_d__0                          |               |                                           |                1 |              3 |         3.00 |
|  RF_0/addr_index_d__0                          |               |                                           |                3 |              4 |         1.33 |
|  RF_0/data_index_d__0                          |               |                                           |                1 |              4 |         4.00 |
|  RF_state/FSM_onehot_next_state_reg[7]_i_2_n_0 |               |                                           |                3 |              8 |         2.67 |
|  RF_state/data_out_d__0                        |               |                                           |                2 |              8 |         4.00 |
|  sck_OBUF_BUFG                                 | RF_state/E[0] | rst_IBUF                                  |                2 |              8 |         4.00 |
|  RF_state/front_buff__0                        |               |                                           |                3 |             12 |         4.00 |
|  RF_state/counter_d_reg[15]_i_2_n_0            |               |                                           |                6 |             16 |         2.67 |
| ~sck_OBUF_BUFG                                 |               | rst_IBUF                                  |                6 |             16 |         2.67 |
|  RF_state/addr_out_reg[9]_i_1_n_0              |               |                                           |                7 |             18 |         2.57 |
|  sck_OBUF_BUFG                                 |               | RF_state/FSM_onehot_curr_state[7]_i_1_n_0 |               12 |             58 |         4.83 |
+------------------------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+


