$date
  Tue Aug 05 19:48:21 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_updown_counter $end
$var reg 1 ! clk_tb $end
$var reg 1 " reset_tb $end
$var reg 1 # up_down_tb $end
$var reg 4 $ counter_tb[3:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' up_down $end
$var reg 4 ( counter[3:0] $end
$var reg 4 ) counter_updown[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
bUUUU $
0%
1&
0'
bUUUU (
bUUUU )
#5000000
1!
b0000 $
1%
b0000 (
b0000 )
#10000000
0!
0%
#15000000
1!
1%
#20000000
0!
0"
0%
0&
#25000000
1!
b0001 $
1%
b0001 (
b0001 )
#30000000
0!
0%
#35000000
1!
b0010 $
1%
b0010 (
b0010 )
#40000000
0!
0%
#45000000
1!
b0011 $
1%
b0011 (
b0011 )
#50000000
0!
0%
#55000000
1!
b0100 $
1%
b0100 (
b0100 )
#60000000
0!
0%
#65000000
1!
b0101 $
1%
b0101 (
b0101 )
#70000000
0!
0%
#75000000
1!
b0110 $
1%
b0110 (
b0110 )
#80000000
0!
0%
#85000000
1!
b0111 $
1%
b0111 (
b0111 )
#90000000
0!
0%
#95000000
1!
b1000 $
1%
b1000 (
b1000 )
#100000000
0!
0%
#105000000
1!
b1001 $
1%
b1001 (
b1001 )
#110000000
0!
0%
#115000000
1!
b1010 $
1%
b1010 (
b1010 )
#120000000
0!
0%
#125000000
1!
b1011 $
1%
b1011 (
b1011 )
#130000000
0!
0%
#135000000
1!
b1100 $
1%
b1100 (
b1100 )
#140000000
0!
0%
#145000000
1!
b1101 $
1%
b1101 (
b1101 )
#150000000
0!
0%
#155000000
1!
b1110 $
1%
b1110 (
b1110 )
#160000000
0!
0%
#165000000
1!
b1111 $
1%
b1111 (
b1111 )
#170000000
0!
0%
#175000000
1!
b0000 $
1%
b0000 (
b0000 )
#180000000
0!
0%
#185000000
1!
b0001 $
1%
b0001 (
b0001 )
#190000000
0!
0%
#195000000
1!
b0010 $
1%
b0010 (
b0010 )
#200000000
0!
0%
