ModuleName ex1
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 45
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 104 ,X2: 120 ,Y2: 104
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 120 ,X2: 120 ,Y2: 120
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 136 ,X2: 120 ,Y2: 136
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 152 ,X2: 120 ,Y2: 152
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 168 ,X2: 120 ,Y2: 168
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 184 ,X2: 120 ,Y2: 184
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 200 ,X2: 120 ,Y2: 200
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 216 ,X2: 120 ,Y2: 216
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 232 ,X2: 120 ,Y2: 232
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 24 ,Y1: 248 ,X2: 120 ,Y2: 248
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 264 ,Y1: 104 ,X2: 336 ,Y2: 104
Edge X1: 336 ,Y1: 104 ,X2: 336 ,Y2: 136
Edge X1: 336 ,Y1: 136 ,X2: 416 ,Y2: 136
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 136 ,X2: 608 ,Y2: 136
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 152 ,X2: 608 ,Y2: 152
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 168 ,X2: 608 ,Y2: 168
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 184 ,X2: 608 ,Y2: 184
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 200 ,X2: 608 ,Y2: 200
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 216 ,X2: 608 ,Y2: 216
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 232 ,X2: 608 ,Y2: 232
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 480 ,Y1: 520 ,X2: 536 ,Y2: 520
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 360 ,X2: 536 ,Y2: 360
Edge X1: 464 ,Y1: 328 ,X2: 464 ,Y2: 360
Edge X1: 464 ,Y1: 360 ,X2: 464 ,Y2: 384
Edge X1: 464 ,Y1: 328 ,X2: 536 ,Y2: 328
Edge X1: 464 ,Y1: 384 ,X2: 536 ,Y2: 384
Edge X1: 464 ,Y1: 384 ,X2: 464 ,Y2: 416
Edge X1: 464 ,Y1: 416 ,X2: 536 ,Y2: 416
Edge X1: 464 ,Y1: 416 ,X2: 464 ,Y2: 448
Edge X1: 464 ,Y1: 448 ,X2: 536 ,Y2: 448
Edge X1: 464 ,Y1: 448 ,X2: 464 ,Y2: 472
Edge X1: 464 ,Y1: 472 ,X2: 536 ,Y2: 472
Edge X1: 464 ,Y1: 472 ,X2: 464 ,Y2: 496
Edge X1: 464 ,Y1: 496 ,X2: 536 ,Y2: 496
Edge X1: 368 ,Y1: 496 ,X2: 464 ,Y2: 496
End
Branches
End
End
Ports
Port Left: 24 Top: 104 ,Orientation: 0
Portname: d0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 120 ,Orientation: 0
Portname: d1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 136 ,Orientation: 0
Portname: d2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 152 ,Orientation: 0
Portname: d3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 168 ,Orientation: 0
Portname: d4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 184 ,Orientation: 0
Portname: d5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 200 ,Orientation: 0
Portname: d6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 216 ,Orientation: 0
Portname: d7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 232 ,Orientation: 0
Portname: d8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 24 Top: 248 ,Orientation: 0
Portname: d9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 136 ,Orientation: 0
Portname: a ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 152 ,Orientation: 0
Portname: b ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 168 ,Orientation: 0
Portname: c ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 184 ,Orientation: 0
Portname: d ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 200 ,Orientation: 0
Portname: e ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 216 ,Orientation: 0
Portname: f ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 608 Top: 232 ,Orientation: 0
Portname: g ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 328 ,Orientation: 0
Portname: com1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 360 ,Orientation: 0
Portname: com2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 384 ,Orientation: 0
Portname: com3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 416 ,Orientation: 0
Portname: com4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 472 ,Orientation: 0
Portname: com6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 448 ,Orientation: 0
Portname: com5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 496 ,Orientation: 0
Portname: com7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 520 ,Orientation: 0
Portname: com8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 144 Top: 96
Name: s0
LibraryName: (NoLibraryName)
IpName: d2b
SymbolParameters
End
Symbol Left: 440 Top: 128
Name: s1
LibraryName: (NoLibraryName)
IpName: b2seg
SymbolParameters
End
Symbol Left: 472 Top: 520
Name: s2
LibraryName: PNULib
IpName: PNU_ZERO
SymbolParameters
End
Symbol Left: 360 Top: 480
Name: s3
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
End
Texts
End
Links
End
