Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jan 19 15:55:02 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.604        0.000                      0                  269        0.073        0.000                      0                  269       40.416        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              77.604        0.000                      0                  269        0.073        0.000                      0                  269       40.416        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       77.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.604ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.950ns (52.889%)  route 2.628ns (47.111%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.028 - 83.333 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        0.584     2.956    sys_clk
                         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.410 r  DATA_reg/DOADO[12]
                         net (fo=8, unplaced)         0.800     6.209    encoder2_encoder_data_in[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     6.333 r  encoder2_encoder_disp_in_i_2/O
                         net (fo=5, unplaced)         0.477     6.810    encoder2_encoder_disp_in_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.934 f  transmitter_tx_data[0]_i_8/O
                         net (fo=1, unplaced)         0.449     7.383    transmitter_tx_data[0]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  transmitter_tx_data[0]_i_3/O
                         net (fo=1, unplaced)         0.902     8.409    transmitter_tx_data[0]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.533 r  transmitter_tx_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.533    transmitter_tx_data_transmitter42b_next_value1[0]
                         FDRE                                         r  transmitter_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.498    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.589 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        0.439    86.028    sys_clk
                         FDRE                                         r  transmitter_tx_data_reg[0]/C
                         clock pessimism              0.116    86.144    
                         clock uncertainty           -0.035    86.108    
                         FDRE (Setup_fdre_C_D)        0.029    86.137    transmitter_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         86.137    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 77.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 type_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        0.114     0.721    sys_clk
                         FDRE                                         r  type_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  type_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.007    TYPE_1_reg_0_31_0_0/D
                         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, unplaced)        0.259     1.075    TYPE_1_reg_0_31_0_0/WCLK
                         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.209     0.866    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.934    TYPE_1_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389               DATA_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416               TYPE_1_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417               TYPE_1_reg_0_31_0_0/DP/CLK



