#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 26 13:08:26 2025
# Process ID         : 10076
# Current directory  : C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16680 C:\Users\20223108\Documents\github\ethernet_receiver\fifo_buffer\fifo_buffer\fifo_buffer.xpr
# Log file           : C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/vivado.log
# Journal file       : C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer\vivado.jou
# Running On         : S20223108
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16827 MB
# Swap memory        : 17179 MB
# Total Virtual      : 34007 MB
# Available Virtual  : 26399 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.xpr
INFO: [Project 1-313] Project file moved from '/home/jesperp/Documents/BEP/github_project/receiver/ethernet_receiver/fifo_buffer/fifo_buffer' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1189.414 ; gain = 121.129
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Pop Out: w_en=0, r_en=1, data_out=916595d4
Pop Out: w_en=0, r_en=1, data_out=b544aed9
$finish called at time : 163 ns : File "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1230.371 ; gain = 10.793
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
ERROR: [VRFC 10-4982] syntax error near 'test' [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v:35]
ERROR: [VRFC 10-8530] module 'fifo_buffer_tb' is ignored due to previous errors [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=916595d4
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=xxxxxxx9
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=xxxxxxxx
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=xxxxxxxx
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000ec0
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00048000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=05400000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=80000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000020
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00001e00
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00270000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=3d000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=000000a0
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00004000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00a80000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=78000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000001
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=000002b0
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00025000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00f00000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=30000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000007
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000700
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00020000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=0a400000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=40000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=0000001f
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00003700
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00280000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=3a000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=0000003c
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=0000ac00
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00640000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=1c000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=000000b0
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=0002d000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=02b00000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=10000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=0000000c
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000740
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=000a4000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=02400000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=40000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000b00
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00050000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=26000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=000000a8
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=0000d800
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00a00000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=20000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000002
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000270
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00027000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=01500000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=10000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=0000000f
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000280
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=000a4000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=06800000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000021
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00002f00
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00240000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=2b000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000004
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00009400
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=0
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=2
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=3
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
FIFO Full!! Can not push data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1317.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=1, data_in=1
Pop Out: w_en=1, r_en=1, data_out=00000000
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
FIFO Full!! Can not push data_in=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=2
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=2
Pop Out: w_en=0, r_en=1, data_out=916595d4
Pop Out: w_en=0, r_en=1, data_out=b544aed9
$finish called at time : 163 ns : File "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fifo_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_buffer_tb_behav -key {Behavioral:sim_1:Functional:fifo_buffer_tb} -tclbatch {fifo_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fifo_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Push In: w_en=1, r_en=0, data_in=0
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=3
Push In: w_en=1, r_en=0, data_in=1
Push In: w_en=1, r_en=0, data_in=1
Pop Out: w_en=0, r_en=1, data_out=14
Pop Out: w_en=0, r_en=1, data_out=17
$finish called at time : 163 ns : File "C:/Users/20223108/Documents/github/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sim_1/new/fifo_buffer_tb.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2323.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 13:22:21 2025...
