srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/std_2008" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/synopsys_2008" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/ieee_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/unimacro_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/unisim_2008" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/vl_2008" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/tools/Xilinx/Vivado/2020.1/data/precomp_hsv/vhdl/xpm_2008" (VHDL-1505)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/adsr/adsr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adsr' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'adsr' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/uart/baud_gen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'baud_gen' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'baud_gen' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/adsr/chu_adsr_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_adsr_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_adsr_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ddfs/sin_rom.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sin_rom' (VHDL-1012)
INFO: analyzing architecture 'beh_arch' of entity 'sin_rom' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ddfs/ddfs.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ddfs' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'ddfs' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ddfs/ds_1bit_dac.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ds_1bit_dac' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'ds_1bit_dac' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ddfs/chu_ddfs_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_ddfs_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_ddfs_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/debounce/debounce_counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'debounce_counter' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'debounce_counter' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/debounce/debounce_fsm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'debounce_fsm' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'debounce_fsm' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/debounce/chu_debounce_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_debounce_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_debounce_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_basic/chu_gpi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_gpi' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_gpi' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_basic/chu_gpo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_gpo' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_gpo' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/i2c/i2c_master.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'i2c_master' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'i2c_master' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/i2c/chu_i2c_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_i2c_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_i2c_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/sys/bridge/chu_io_map.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'chu_io_map'

-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/pwm/chu_io_pwm_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_io_pwm_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_io_pwm_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/led_mux/led_mux8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'led_mux8' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'led_mux8' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/led_mux/chu_led_mux_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_led_mux_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_led_mux_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/lightsup/hw/hdl/lfsr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'lfsr' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'lfsr' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/lightsup/hw/hdl/chu_lfsr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_lfsr' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_lfsr' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/sys/bridge/chu_mcs_bridge.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_mcs_bridge' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_mcs_bridge' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_support/chu_mmio_controller.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_mmio_controller' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_mmio_controller' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ps2/ps2tx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ps2tx' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'ps2tx' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ps2/ps2rx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ps2rx' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'ps2rx' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo_ctrl' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'fifo_ctrl' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_support/fifo/reg_file.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'reg_file' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'reg_file' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_support/fifo/fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo' (VHDL-1012)
INFO: analyzing architecture 'reg_file_arch' of entity 'fifo' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ps2/ps2_top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ps2_top' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'ps2_top' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/ps2/chu_ps2_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_ps2_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_ps2_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/chu_rotation_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_rotation_core' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'chu_rotation_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/spi/spi.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'spi' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'spi' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/spi/chu_spi_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_spi_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_spi_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/mmio_basic/chu_timer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_timer' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_timer' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/uart/uart_rx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'uart_rx' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'uart_rx' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/uart/uart_tx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'uart_tx' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'uart_tx' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/uart/uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'uart' (VHDL-1012)
INFO: analyzing architecture 'str_arch' of entity 'uart' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/fpro_src/hdl/mmio/uart/chu_uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_uart' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_uart' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/xadc_basys3/chu_xadc_core_basys3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'chu_xadc_basys3_core' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'chu_xadc_basys3_core' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mmio_sys_sampler_basys3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mmio_sys_sampler_basys3' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'mmio_sys_sampler_basys3' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mcs_top_sampler_basys3' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'mcs_top_sampler_basys3' (VHDL-9006)
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sim_1/new/test_bench_for_complete_system.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'test_bench_for_complete_system' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'test_bench_for_complete_system' (VHDL-9006)
/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sim_1/new/test_bench_for_complete_system.vhd(57): ERROR: formal port/generic <reset> is not declared in <mcs_top_sampler_basys3> (VHDL-9014)
/home/egoncu/Desktop/github/fastSorting/prj/fproSampler_Lightsup/fproSampler_Lightsup.srcs/sim_1/new/test_bench_for_complete_system.vhd(53): ERROR: formal port 'sw' has no actual or default value (VHDL-1768)
/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd(24): INFO: 'sw' is declared here
/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd(27): INFO: 'rx' is declared here
/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd(30): INFO: 'adc_p' is declared here
/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd(31): INFO: 'adc_n' is declared here
/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/mcs_top_sampler_basys3.vhd(36): INFO: 'btn' is declared here
-- Analyzing VHDL file "/home/egoncu/Desktop/github/fastSorting/hw/hdl/basys3_supplement/xadc_basys3/xadc_fpro_basys3.vhd" into library xil_defaultlib (VHDL-9003)
