$date
	Mon Mar 28 16:02:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var reg 1 # q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
1"
1!
$end
#5000000
0!
#5000001
