package jp.ac.nara_k.info.verilog_netlist.module

class MultiInputWire(override val ident: String, override val range: (Int, Int)) extends MultiSignal
