$date
	Wed Sep 17 22:43:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_41_tb $end
$var wire 1 ! Y $end
$var reg 4 " I [3:0] $end
$var reg 1 # en $end
$var reg 2 $ sel [1:0] $end
$scope module dut $end
$var wire 4 % I [3:0] $end
$var wire 1 ! Y $end
$var wire 1 # en $end
$var wire 2 & sel [1:0] $end
$var wire 4 ' d [3:0] $end
$scope module t0 $end
$var wire 1 ( A $end
$var wire 1 ! Y $end
$var wire 1 ) en $end
$upscope $end
$scope module t1 $end
$var wire 1 * A $end
$var wire 1 ! Y $end
$var wire 1 + en $end
$upscope $end
$scope module t2 $end
$var wire 1 , A $end
$var wire 1 ! Y $end
$var wire 1 - en $end
$upscope $end
$scope module t3 $end
$var wire 1 . A $end
$var wire 1 ! Y $end
$var wire 1 / en $end
$upscope $end
$scope module u1 $end
$var wire 2 0 A [1:0] $end
$var wire 1 # en $end
$var wire 4 1 Y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
0/
1.
0-
0,
0+
1*
0)
0(
b0 '
b0 &
b1010 %
b0 $
0#
b1010 "
z!
$end
#10
0!
1)
b1 '
b1 1
1#
#20
0)
1!
1+
b10 '
b10 1
b1 $
b1 &
b1 0
#30
0)
0!
1-
0+
b100 '
b100 1
b10 $
b10 &
b10 0
#40
0-
1!
1/
b1000 '
b1000 1
b11 $
b11 &
b11 0
#50
1-
0/
b100 '
b100 1
1!
1(
0*
1,
0.
b10 $
b10 &
b10 0
b101 "
b101 %
#60
0-
0!
1/
b1000 '
b1000 1
0(
1*
b11 $
b11 &
b11 0
b110 "
b110 %
#70
1+
0!
0/
b10 '
b10 1
0*
0,
b1 $
b1 &
b1 0
b0 "
b0 %
#80
