#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Nov  7 11:26:39 2022
# Process ID: 997064
# Current directory: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction
# Command line: vivado
# Log file: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction/vivado.log
# Journal file: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction/vivado.jou
# Running On: fareed-OptiPlex-7090, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 33395 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project simple_design /media/SSD2TB/wd/vivado_projects/simple_design -part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7682.172 ; gain = 22.000 ; free physical = 5520 ; free virtual = 22083
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
set_property platform.extensible true [current_project]
create_bd_design "simple_design_zcu102"
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd> 
INFO: [BD 41-2613] The output directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102 for simple_design_zcu102 cannot be found.
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7706.973 ; gain = 8.660 ; free physical = 5474 ; free virtual = 22102
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9201.992 ; gain = 0.000 ; free physical = 5246 ; free virtual = 21950
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {0} CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
validate_bd_design
WARNING: [BD 5-616] The -include_pfm switch should be used to validate a block design as a platform for use in SDx
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9226.391 ; gain = 0.000 ; free physical = 5176 ; free virtual = 21877
make_wrapper -files [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -top
INFO: [BD 41-1662] The design 'simple_design_zcu102.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd> 
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/ui/bd_bb628a5b.ui> 
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/sim/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
add_files -norecurse /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
INFO: [BD 41-1662] The design 'simple_design_zcu102.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd> 
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/sim/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] simple_design_zcu102_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hw_handoff/simple_design_zcu102.hwh
Generated Hardware Definition File /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 9341.539 ; gain = 0.000 ; free physical = 4337 ; free virtual = 21215
catch { config_ip_cache -export [get_ips -all simple_design_zcu102_zynq_ultra_ps_e_0_0] }
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
launch_runs simple_design_zcu102_zynq_ultra_ps_e_0_0_synth_1 -jobs 8
[Mon Nov  7 12:22:46 2022] Launched simple_design_zcu102_zynq_ultra_ps_e_0_0_synth_1...
Run output will be captured here: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.runs/simple_design_zcu102_zynq_ultra_ps_e_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
set_property synth_checkpoint_mode None [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
INFO: [BD 41-1662] The design 'simple_design_zcu102.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd> 
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/ui/bd_bb628a5b.ui> 
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/sim/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] simple_design_zcu102_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hw_handoff/simple_design_zcu102.hwh
Generated Hardware Definition File /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 9445.543 ; gain = 39.035 ; free physical = 2004 ; free virtual = 18968
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {xilinx:zcu102:simple_design_zcu102_plt:0.0} [get_files -all {/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd}]
set_property platform.name {simple_design_zcu102_plt} [current_project]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa ...
ERROR: [BD 41-2088] No default platform clock is selected. Please set property is_default to true for one of the platform clocks
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
Wrote  : </media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd> 
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/sim/simple_design_zcu102.v
VHDL Output written to : /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
Exporting to file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hw_handoff/simple_design_zcu102.hwh
Generated Hardware Definition File /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/synth/simple_design_zcu102.hwdef
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {xilinx:zcu102:simple_design_zcu102_plt:0.0} [get_files -all {/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa ...
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
ERROR: [PFM-2] pfm_clock - cannot determine the reset ports associated to 'pl_clk0' on instance 'zynq_ultra_ps_e_0'. Please define a proc_sys_reset block or a list of three required reset ports: peripheral_reset, interconnect_aresetn and peripheral_aresetn.
ERROR: [PFM-100] Incorrect 'pl_clk0' value for the PFM.CLOCK of '/zynq_ultra_ps_e_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
set_property platform.extensible false [current_project]
write_hw_platform -fixed -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9667.633 ; gain = 0.000 ; free physical = 1295 ; free virtual = 18367
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
