/**
 *
 * @file NVIC_RegisterDefines.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_H_

/********************************************************************************************/
/************************************* ISER0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_R_NVIC_GPIOA_BIT     (0u)
#define NVIC_ISER0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001u)

#define NVIC_ISER0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOA_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISER0_R_NVIC_GPIOB_BIT     (1u)
#define NVIC_ISER0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002u)

#define NVIC_ISER0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOB_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004u)
#define NVIC_ISER0_R_NVIC_GPIOC_BIT     (2u)
#define NVIC_ISER0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004u)

#define NVIC_ISER0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOC_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008u)
#define NVIC_ISER0_R_NVIC_GPIOD_BIT     (3u)
#define NVIC_ISER0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008u)

#define NVIC_ISER0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOD_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010u)
#define NVIC_ISER0_R_NVIC_GPIOE_BIT     (4u)
#define NVIC_ISER0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010u)

#define NVIC_ISER0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOE_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020u)
#define NVIC_ISER0_R_NVIC_UART0_BIT     (5u)
#define NVIC_ISER0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_UART0_EN      ((uint32_t)0x00000020u)

#define NVIC_ISER0_NVIC_UART0_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_UART0_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_UART0_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040u)
#define NVIC_ISER0_R_NVIC_UART1_BIT     (6u)
#define NVIC_ISER0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_UART1_EN      ((uint32_t)0x00000040u)

#define NVIC_ISER0_NVIC_UART1_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_UART1_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_UART1_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ISER0_R_NVIC_SSI0_BIT      (7u)
#define NVIC_ISER0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080u)

#define NVIC_ISER0_NVIC_SSI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_SSI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_SSI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100u)
#define NVIC_ISER0_R_NVIC_I2C0_BIT      (8u)
#define NVIC_ISER0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100u)

#define NVIC_ISER0_NVIC_I2C0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_I2C0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_I2C0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200u)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_BIT  (9u)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200u)

#define NVIC_ISER0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400u)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_BIT   (10u)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400u)

#define NVIC_ISER0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800u)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_BIT   (11u)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800u)

#define NVIC_ISER0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000u)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_BIT   (12u)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000u)

#define NVIC_ISER0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000u)
#define NVIC_ISER0_R_NVIC_QEI0_BIT      (13u)
#define NVIC_ISER0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000u)

#define NVIC_ISER0_NVIC_QEI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_QEI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_QEI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_BIT  (14u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000u)

#define NVIC_ISER0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_BIT  (15u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000u)

#define NVIC_ISER0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_BIT  (16u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000u)

#define NVIC_ISER0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_BIT  (17u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000u)

#define NVIC_ISER0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000u)
#define NVIC_ISER0_R_NVIC_WDT01_BIT     (18u)
#define NVIC_ISER0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000u)

#define NVIC_ISER0_NVIC_WDT01_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_WDT01_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_WDT01_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000u)
#define NVIC_ISER0_R_NVIC_TIMER0A_BIT   (19u)
#define NVIC_ISER0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000u)

#define NVIC_ISER0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000u)
#define NVIC_ISER0_R_NVIC_TIMER0B_BIT   (20u)
#define NVIC_ISER0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000u)

#define NVIC_ISER0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000u)
#define NVIC_ISER0_R_NVIC_TIMER1A_BIT   (21u)
#define NVIC_ISER0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000u)

#define NVIC_ISER0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000u)
#define NVIC_ISER0_R_NVIC_TIMER1B_BIT   (22u)
#define NVIC_ISER0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000u)

#define NVIC_ISER0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000u)
#define NVIC_ISER0_R_NVIC_TIMER2A_BIT   (23u)
#define NVIC_ISER0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000u)

#define NVIC_ISER0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000u)
#define NVIC_ISER0_R_NVIC_TIMER2B_BIT   (24u)
#define NVIC_ISER0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000u)

#define NVIC_ISER0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000u)
#define NVIC_ISER0_R_NVIC_ACOMP0_BIT    (25u)
#define NVIC_ISER0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000u)

#define NVIC_ISER0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000u)
#define NVIC_ISER0_R_NVIC_ACOMP1_BIT    (26u)
#define NVIC_ISER0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000u)

#define NVIC_ISER0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000u)
#define NVIC_ISER0_R_NVIC_RES43_BIT     (27u)
#define NVIC_ISER0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_RES43_EN      ((uint32_t)0x08000000u)

#define NVIC_ISER0_NVIC_RES43_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_RES43_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_RES43_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000u)
#define NVIC_ISER0_R_NVIC_SYSCTL_BIT    (28u)
#define NVIC_ISER0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000u)

#define NVIC_ISER0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000u)
#define NVIC_ISER0_R_NVIC_FLASH_BIT     (29u)
#define NVIC_ISER0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000u)

#define NVIC_ISER0_NVIC_FLASH_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_FLASH_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_FLASH_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000u)
#define NVIC_ISER0_R_NVIC_GPIOF_BIT     (30u)
#define NVIC_ISER0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000u)

#define NVIC_ISER0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_GPIOF_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000u)
#define NVIC_ISER0_R_NVIC_RES47_BIT     (31u)
#define NVIC_ISER0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER0_R_NVIC_RES47_EN      ((uint32_t)0x80000000u)

#define NVIC_ISER0_NVIC_RES47_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER0_NVIC_RES47_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER0_NVIC_RES47_EN        ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ICER0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_R_NVIC_GPIOA_BIT     (0u)
#define NVIC_ICER0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001u)

#define NVIC_ICER0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOA_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICER0_R_NVIC_GPIOB_BIT     (1u)
#define NVIC_ICER0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002u)

#define NVIC_ICER0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOB_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004u)
#define NVIC_ICER0_R_NVIC_GPIOC_BIT     (2u)
#define NVIC_ICER0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004u)

#define NVIC_ICER0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOC_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008u)
#define NVIC_ICER0_R_NVIC_GPIOD_BIT     (3u)
#define NVIC_ICER0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008u)

#define NVIC_ICER0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOD_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010u)
#define NVIC_ICER0_R_NVIC_GPIOE_BIT     (4u)
#define NVIC_ICER0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010u)

#define NVIC_ICER0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOE_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020u)
#define NVIC_ICER0_R_NVIC_UART0_BIT     (5u)
#define NVIC_ICER0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_UART0_EN      ((uint32_t)0x00000020u)

#define NVIC_ICER0_NVIC_UART0_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_UART0_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_UART0_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040u)
#define NVIC_ICER0_R_NVIC_UART1_BIT     (6u)
#define NVIC_ICER0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_UART1_EN      ((uint32_t)0x00000040u)

#define NVIC_ICER0_NVIC_UART1_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_UART1_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_UART1_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ICER0_R_NVIC_SSI0_BIT      (7u)
#define NVIC_ICER0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080u)

#define NVIC_ICER0_NVIC_SSI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_SSI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_SSI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100u)
#define NVIC_ICER0_R_NVIC_I2C0_BIT      (8u)
#define NVIC_ICER0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100u)

#define NVIC_ICER0_NVIC_I2C0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_I2C0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_I2C0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200u)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_BIT  (9u)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200u)

#define NVIC_ICER0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400u)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_BIT   (10u)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400u)

#define NVIC_ICER0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800u)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_BIT   (11u)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800u)

#define NVIC_ICER0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000u)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_BIT   (12u)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000u)

#define NVIC_ICER0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000u)
#define NVIC_ICER0_R_NVIC_QEI0_BIT      (13u)
#define NVIC_ICER0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000u)

#define NVIC_ICER0_NVIC_QEI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_QEI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_QEI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_BIT  (14u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000u)

#define NVIC_ICER0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_BIT  (15u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000u)

#define NVIC_ICER0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_BIT  (16u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000u)

#define NVIC_ICER0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_BIT  (17u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000u)

#define NVIC_ICER0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000u)
#define NVIC_ICER0_R_NVIC_WDT01_BIT     (18u)
#define NVIC_ICER0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000u)

#define NVIC_ICER0_NVIC_WDT01_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_WDT01_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_WDT01_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000u)
#define NVIC_ICER0_R_NVIC_TIMER0A_BIT   (19u)
#define NVIC_ICER0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000u)

#define NVIC_ICER0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000u)
#define NVIC_ICER0_R_NVIC_TIMER0B_BIT   (20u)
#define NVIC_ICER0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000u)

#define NVIC_ICER0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000u)
#define NVIC_ICER0_R_NVIC_TIMER1A_BIT   (21u)
#define NVIC_ICER0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000u)

#define NVIC_ICER0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000u)
#define NVIC_ICER0_R_NVIC_TIMER1B_BIT   (22u)
#define NVIC_ICER0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000u)

#define NVIC_ICER0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000u)
#define NVIC_ICER0_R_NVIC_TIMER2A_BIT   (23u)
#define NVIC_ICER0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000u)

#define NVIC_ICER0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000u)
#define NVIC_ICER0_R_NVIC_TIMER2B_BIT   (24u)
#define NVIC_ICER0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000u)

#define NVIC_ICER0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000u)
#define NVIC_ICER0_R_NVIC_ACOMP0_BIT    (25u)
#define NVIC_ICER0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000u)

#define NVIC_ICER0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000u)
#define NVIC_ICER0_R_NVIC_ACOMP1_BIT    (26u)
#define NVIC_ICER0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000u)

#define NVIC_ICER0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000u)
#define NVIC_ICER0_R_NVIC_RES43_BIT     (27u)
#define NVIC_ICER0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_RES43_EN      ((uint32_t)0x08000000u)

#define NVIC_ICER0_NVIC_RES43_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_RES43_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_RES43_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000u)
#define NVIC_ICER0_R_NVIC_SYSCTL_BIT    (28u)
#define NVIC_ICER0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000u)

#define NVIC_ICER0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000u)
#define NVIC_ICER0_R_NVIC_FLASH_BIT     (29u)
#define NVIC_ICER0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000u)

#define NVIC_ICER0_NVIC_FLASH_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_FLASH_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_FLASH_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000u)
#define NVIC_ICER0_R_NVIC_GPIOF_BIT     (30u)
#define NVIC_ICER0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000u)

#define NVIC_ICER0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_GPIOF_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000u)
#define NVIC_ICER0_R_NVIC_RES47_BIT     (31u)
#define NVIC_ICER0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER0_R_NVIC_RES47_EN      ((uint32_t)0x80000000u)

#define NVIC_ICER0_NVIC_RES47_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER0_NVIC_RES47_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER0_NVIC_RES47_EN        ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ISPR0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_R_NVIC_GPIOA_BIT     (0u)
#define NVIC_ISPR0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001u)

#define NVIC_ISPR0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOA_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISPR0_R_NVIC_GPIOB_BIT     (1u)
#define NVIC_ISPR0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002u)

#define NVIC_ISPR0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOB_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004u)
#define NVIC_ISPR0_R_NVIC_GPIOC_BIT     (2u)
#define NVIC_ISPR0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004u)

#define NVIC_ISPR0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOC_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008u)
#define NVIC_ISPR0_R_NVIC_GPIOD_BIT     (3u)
#define NVIC_ISPR0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008u)

#define NVIC_ISPR0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOD_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010u)
#define NVIC_ISPR0_R_NVIC_GPIOE_BIT     (4u)
#define NVIC_ISPR0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010u)

#define NVIC_ISPR0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOE_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020u)
#define NVIC_ISPR0_R_NVIC_UART0_BIT     (5u)
#define NVIC_ISPR0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_UART0_EN      ((uint32_t)0x00000020u)

#define NVIC_ISPR0_NVIC_UART0_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_UART0_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_UART0_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040u)
#define NVIC_ISPR0_R_NVIC_UART1_BIT     (6u)
#define NVIC_ISPR0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_UART1_EN      ((uint32_t)0x00000040u)

#define NVIC_ISPR0_NVIC_UART1_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_UART1_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_UART1_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ISPR0_R_NVIC_SSI0_BIT      (7u)
#define NVIC_ISPR0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080u)

#define NVIC_ISPR0_NVIC_SSI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_SSI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_SSI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100u)
#define NVIC_ISPR0_R_NVIC_I2C0_BIT      (8u)
#define NVIC_ISPR0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100u)

#define NVIC_ISPR0_NVIC_I2C0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_I2C0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_I2C0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200u)
#define NVIC_ISPR0_R_NVIC_PWM0FAULT_BIT  (9u)
#define NVIC_ISPR0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200u)

#define NVIC_ISPR0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN0_BIT   (10u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400u)

#define NVIC_ISPR0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN1_BIT   (11u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800u)

#define NVIC_ISPR0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN2_BIT   (12u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000u)

#define NVIC_ISPR0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000u)
#define NVIC_ISPR0_R_NVIC_QEI0_BIT      (13u)
#define NVIC_ISPR0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000u)

#define NVIC_ISPR0_NVIC_QEI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_QEI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_QEI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ0_BIT  (14u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000u)

#define NVIC_ISPR0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ1_BIT  (15u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000u)

#define NVIC_ISPR0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ2_BIT  (16u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000u)

#define NVIC_ISPR0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ3_BIT  (17u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000u)

#define NVIC_ISPR0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000u)
#define NVIC_ISPR0_R_NVIC_WDT01_BIT     (18u)
#define NVIC_ISPR0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000u)

#define NVIC_ISPR0_NVIC_WDT01_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_WDT01_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_WDT01_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000u)
#define NVIC_ISPR0_R_NVIC_TIMER0A_BIT   (19u)
#define NVIC_ISPR0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000u)

#define NVIC_ISPR0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000u)
#define NVIC_ISPR0_R_NVIC_TIMER0B_BIT   (20u)
#define NVIC_ISPR0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000u)

#define NVIC_ISPR0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000u)
#define NVIC_ISPR0_R_NVIC_TIMER1A_BIT   (21u)
#define NVIC_ISPR0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000u)

#define NVIC_ISPR0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000u)
#define NVIC_ISPR0_R_NVIC_TIMER1B_BIT   (22u)
#define NVIC_ISPR0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000u)

#define NVIC_ISPR0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000u)
#define NVIC_ISPR0_R_NVIC_TIMER2A_BIT   (23u)
#define NVIC_ISPR0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000u)

#define NVIC_ISPR0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000u)
#define NVIC_ISPR0_R_NVIC_TIMER2B_BIT   (24u)
#define NVIC_ISPR0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000u)

#define NVIC_ISPR0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000u)
#define NVIC_ISPR0_R_NVIC_ACOMP0_BIT    (25u)
#define NVIC_ISPR0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000u)

#define NVIC_ISPR0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000u)
#define NVIC_ISPR0_R_NVIC_ACOMP1_BIT    (26u)
#define NVIC_ISPR0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000u)

#define NVIC_ISPR0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000u)
#define NVIC_ISPR0_R_NVIC_RES43_BIT     (27u)
#define NVIC_ISPR0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_RES43_EN      ((uint32_t)0x08000000u)

#define NVIC_ISPR0_NVIC_RES43_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_RES43_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_RES43_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000u)
#define NVIC_ISPR0_R_NVIC_SYSCTL_BIT    (28u)
#define NVIC_ISPR0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000u)

#define NVIC_ISPR0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000u)
#define NVIC_ISPR0_R_NVIC_FLASH_BIT     (29u)
#define NVIC_ISPR0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000u)

#define NVIC_ISPR0_NVIC_FLASH_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_FLASH_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_FLASH_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000u)
#define NVIC_ISPR0_R_NVIC_GPIOF_BIT     (30u)
#define NVIC_ISPR0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000u)

#define NVIC_ISPR0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_GPIOF_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000u)
#define NVIC_ISPR0_R_NVIC_RES47_BIT     (31u)
#define NVIC_ISPR0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR0_R_NVIC_RES47_EN      ((uint32_t)0x80000000u)

#define NVIC_ISPR0_NVIC_RES47_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR0_NVIC_RES47_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR0_NVIC_RES47_EN        ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ICPR0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_R_NVIC_GPIOA_BIT     (0u)
#define NVIC_ICPR0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001u)

#define NVIC_ICPR0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOA_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICPR0_R_NVIC_GPIOB_BIT     (1u)
#define NVIC_ICPR0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002u)

#define NVIC_ICPR0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOB_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004u)
#define NVIC_ICPR0_R_NVIC_GPIOC_BIT     (2u)
#define NVIC_ICPR0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004u)

#define NVIC_ICPR0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOC_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008u)
#define NVIC_ICPR0_R_NVIC_GPIOD_BIT     (3u)
#define NVIC_ICPR0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008u)

#define NVIC_ICPR0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOD_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010u)
#define NVIC_ICPR0_R_NVIC_GPIOE_BIT     (4u)
#define NVIC_ICPR0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010u)

#define NVIC_ICPR0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOE_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020u)
#define NVIC_ICPR0_R_NVIC_UART0_BIT     (5u)
#define NVIC_ICPR0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_UART0_EN      ((uint32_t)0x00000020u)

#define NVIC_ICPR0_NVIC_UART0_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_UART0_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_UART0_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040u)
#define NVIC_ICPR0_R_NVIC_UART1_BIT     (6u)
#define NVIC_ICPR0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_UART1_EN      ((uint32_t)0x00000040u)

#define NVIC_ICPR0_NVIC_UART1_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_UART1_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_UART1_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ICPR0_R_NVIC_SSI0_BIT      (7u)
#define NVIC_ICPR0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080u)

#define NVIC_ICPR0_NVIC_SSI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_SSI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_SSI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100u)
#define NVIC_ICPR0_R_NVIC_I2C0_BIT      (8u)
#define NVIC_ICPR0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100u)

#define NVIC_ICPR0_NVIC_I2C0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_I2C0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_I2C0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200u)
#define NVIC_ICPR0_R_NVIC_PWM0FAULT_BIT  (9u)
#define NVIC_ICPR0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200u)

#define NVIC_ICPR0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN0_BIT   (10u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400u)

#define NVIC_ICPR0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN1_BIT   (11u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800u)

#define NVIC_ICPR0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN2_BIT   (12u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000u)

#define NVIC_ICPR0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000u)
#define NVIC_ICPR0_R_NVIC_QEI0_BIT      (13u)
#define NVIC_ICPR0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000u)

#define NVIC_ICPR0_NVIC_QEI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_QEI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_QEI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ0_BIT  (14u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000u)

#define NVIC_ICPR0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ1_BIT  (15u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000u)

#define NVIC_ICPR0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ2_BIT  (16u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000u)

#define NVIC_ICPR0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ3_BIT  (17u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000u)

#define NVIC_ICPR0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000u)
#define NVIC_ICPR0_R_NVIC_WDT01_BIT     (18u)
#define NVIC_ICPR0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000u)

#define NVIC_ICPR0_NVIC_WDT01_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_WDT01_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_WDT01_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000u)
#define NVIC_ICPR0_R_NVIC_TIMER0A_BIT   (19u)
#define NVIC_ICPR0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000u)

#define NVIC_ICPR0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000u)
#define NVIC_ICPR0_R_NVIC_TIMER0B_BIT   (20u)
#define NVIC_ICPR0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000u)

#define NVIC_ICPR0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000u)
#define NVIC_ICPR0_R_NVIC_TIMER1A_BIT   (21u)
#define NVIC_ICPR0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000u)

#define NVIC_ICPR0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000u)
#define NVIC_ICPR0_R_NVIC_TIMER1B_BIT   (22u)
#define NVIC_ICPR0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000u)

#define NVIC_ICPR0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000u)
#define NVIC_ICPR0_R_NVIC_TIMER2A_BIT   (23u)
#define NVIC_ICPR0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000u)

#define NVIC_ICPR0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000u)
#define NVIC_ICPR0_R_NVIC_TIMER2B_BIT   (24u)
#define NVIC_ICPR0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000u)

#define NVIC_ICPR0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000u)
#define NVIC_ICPR0_R_NVIC_ACOMP0_BIT    (25u)
#define NVIC_ICPR0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000u)

#define NVIC_ICPR0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000u)
#define NVIC_ICPR0_R_NVIC_ACOMP1_BIT    (26u)
#define NVIC_ICPR0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000u)

#define NVIC_ICPR0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000u)
#define NVIC_ICPR0_R_NVIC_RES43_BIT     (27u)
#define NVIC_ICPR0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_RES43_EN      ((uint32_t)0x08000000u)

#define NVIC_ICPR0_NVIC_RES43_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_RES43_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_RES43_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000u)
#define NVIC_ICPR0_R_NVIC_SYSCTL_BIT    (28u)
#define NVIC_ICPR0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000u)

#define NVIC_ICPR0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000u)
#define NVIC_ICPR0_R_NVIC_FLASH_BIT     (29u)
#define NVIC_ICPR0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000u)

#define NVIC_ICPR0_NVIC_FLASH_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_FLASH_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_FLASH_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000u)
#define NVIC_ICPR0_R_NVIC_GPIOF_BIT     (30u)
#define NVIC_ICPR0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000u)

#define NVIC_ICPR0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_GPIOF_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000u)
#define NVIC_ICPR0_R_NVIC_RES47_BIT     (31u)
#define NVIC_ICPR0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR0_R_NVIC_RES47_EN      ((uint32_t)0x80000000u)

#define NVIC_ICPR0_NVIC_RES47_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR0_NVIC_RES47_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR0_NVIC_RES47_EN        ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* IABR0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOA_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_R_NVIC_GPIOA_BIT     (0u)
#define NVIC_IABR0_R_NVIC_GPIOA_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOA_EN      ((uint32_t)0x00000001u)

#define NVIC_IABR0_NVIC_GPIOA_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOA_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOA_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOB_MASK    ((uint32_t)0x00000002u)
#define NVIC_IABR0_R_NVIC_GPIOB_BIT     (1u)
#define NVIC_IABR0_R_NVIC_GPIOB_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOB_EN      ((uint32_t)0x00000002u)

#define NVIC_IABR0_NVIC_GPIOB_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOB_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOB_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOC_MASK    ((uint32_t)0x00000004u)
#define NVIC_IABR0_R_NVIC_GPIOC_BIT     (2u)
#define NVIC_IABR0_R_NVIC_GPIOC_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOC_EN      ((uint32_t)0x00000004u)

#define NVIC_IABR0_NVIC_GPIOC_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOC_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOC_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOD_MASK    ((uint32_t)0x00000008u)
#define NVIC_IABR0_R_NVIC_GPIOD_BIT     (3u)
#define NVIC_IABR0_R_NVIC_GPIOD_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOD_EN      ((uint32_t)0x00000008u)

#define NVIC_IABR0_NVIC_GPIOD_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOD_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOD_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOE_MASK    ((uint32_t)0x00000010u)
#define NVIC_IABR0_R_NVIC_GPIOE_BIT     (4u)
#define NVIC_IABR0_R_NVIC_GPIOE_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOE_EN      ((uint32_t)0x00000010u)

#define NVIC_IABR0_NVIC_GPIOE_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOE_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOE_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_UART0_MASK    ((uint32_t)0x00000020u)
#define NVIC_IABR0_R_NVIC_UART0_BIT     (5u)
#define NVIC_IABR0_R_NVIC_UART0_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_UART0_EN      ((uint32_t)0x00000020u)

#define NVIC_IABR0_NVIC_UART0_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_UART0_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_UART0_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_UART1_MASK    ((uint32_t)0x00000040u)
#define NVIC_IABR0_R_NVIC_UART1_BIT     (6u)
#define NVIC_IABR0_R_NVIC_UART1_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_UART1_EN      ((uint32_t)0x00000040u)

#define NVIC_IABR0_NVIC_UART1_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_UART1_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_UART1_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_SSI0_MASK     ((uint32_t)0x00000080u)
#define NVIC_IABR0_R_NVIC_SSI0_BIT      (7u)
#define NVIC_IABR0_R_NVIC_SSI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_SSI0_EN       ((uint32_t)0x00000080u)

#define NVIC_IABR0_NVIC_SSI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_SSI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_SSI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_I2C0_MASK     ((uint32_t)0x00000100u)
#define NVIC_IABR0_R_NVIC_I2C0_BIT      (8u)
#define NVIC_IABR0_R_NVIC_I2C0_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_I2C0_EN       ((uint32_t)0x00000100u)

#define NVIC_IABR0_NVIC_I2C0_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_I2C0_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_I2C0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_PWM0FAULT_MASK ((uint32_t)0x00000200u)
#define NVIC_IABR0_R_NVIC_PWM0FAULT_BIT  (9u)
#define NVIC_IABR0_R_NVIC_PWM0FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_PWM0FAULT_EN   ((uint32_t)0x00000200u)

#define NVIC_IABR0_NVIC_PWM0FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_PWM0FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_PWM0FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_PWM0GEN0_MASK  ((uint32_t)0x00000400u)
#define NVIC_IABR0_R_NVIC_PWM0GEN0_BIT   (10u)
#define NVIC_IABR0_R_NVIC_PWM0GEN0_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_PWM0GEN0_EN    ((uint32_t)0x00000400u)

#define NVIC_IABR0_NVIC_PWM0GEN0_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_PWM0GEN0_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_PWM0GEN0_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_PWM0GEN1_MASK  ((uint32_t)0x00000800u)
#define NVIC_IABR0_R_NVIC_PWM0GEN1_BIT   (11u)
#define NVIC_IABR0_R_NVIC_PWM0GEN1_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_PWM0GEN1_EN    ((uint32_t)0x00000800u)

#define NVIC_IABR0_NVIC_PWM0GEN1_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_PWM0GEN1_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_PWM0GEN1_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_PWM0GEN2_MASK  ((uint32_t)0x00001000u)
#define NVIC_IABR0_R_NVIC_PWM0GEN2_BIT   (12u)
#define NVIC_IABR0_R_NVIC_PWM0GEN2_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_PWM0GEN2_EN    ((uint32_t)0x00001000u)

#define NVIC_IABR0_NVIC_PWM0GEN2_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_PWM0GEN2_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_PWM0GEN2_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_QEI0_MASK     ((uint32_t)0x00002000u)
#define NVIC_IABR0_R_NVIC_QEI0_BIT      (13u)
#define NVIC_IABR0_R_NVIC_QEI0_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_QEI0_EN       ((uint32_t)0x00002000u)

#define NVIC_IABR0_NVIC_QEI0_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_QEI0_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_QEI0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ADC0SEQ0_MASK ((uint32_t)0x00004000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ0_BIT  (14u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ0_EN   ((uint32_t)0x00004000u)

#define NVIC_IABR0_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ADC0SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ADC0SEQ0_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ADC0SEQ1_MASK ((uint32_t)0x00008000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ1_BIT  (15u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ1_EN   ((uint32_t)0x00008000u)

#define NVIC_IABR0_NVIC_ADC0SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ADC0SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ADC0SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ADC0SEQ2_MASK ((uint32_t)0x00010000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ2_BIT  (16u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ2_EN   ((uint32_t)0x00010000u)

#define NVIC_IABR0_NVIC_ADC0SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ADC0SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ADC0SEQ2_EN ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ADC0SEQ3_MASK ((uint32_t)0x00020000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ3_BIT  (17u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ADC0SEQ3_EN   ((uint32_t)0x00020000u)

#define NVIC_IABR0_NVIC_ADC0SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ADC0SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ADC0SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_WDT01_MASK    ((uint32_t)0x00040000u)
#define NVIC_IABR0_R_NVIC_WDT01_BIT     (18u)
#define NVIC_IABR0_R_NVIC_WDT01_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_WDT01_EN      ((uint32_t)0x00040000u)

#define NVIC_IABR0_NVIC_WDT01_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_WDT01_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_WDT01_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER0A_MASK  ((uint32_t)0x00080000u)
#define NVIC_IABR0_R_NVIC_TIMER0A_BIT   (19u)
#define NVIC_IABR0_R_NVIC_TIMER0A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER0A_EN    ((uint32_t)0x00080000u)

#define NVIC_IABR0_NVIC_TIMER0A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER0A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER0A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER0B_MASK  ((uint32_t)0x00100000u)
#define NVIC_IABR0_R_NVIC_TIMER0B_BIT   (20u)
#define NVIC_IABR0_R_NVIC_TIMER0B_DI    ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER0B_EN    ((uint32_t)0x00100000u)

#define NVIC_IABR0_NVIC_TIMER0B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER0B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER0B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER1A_MASK  ((uint32_t)0x00200000u)
#define NVIC_IABR0_R_NVIC_TIMER1A_BIT   (21u)
#define NVIC_IABR0_R_NVIC_TIMER1A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER1A_EN    ((uint32_t)0x00200000u)

#define NVIC_IABR0_NVIC_TIMER1A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER1A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER1A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER1B_MASK  ((uint32_t)0x00400000u)
#define NVIC_IABR0_R_NVIC_TIMER1B_BIT   (22u)
#define NVIC_IABR0_R_NVIC_TIMER1B_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER1B_EN    ((uint32_t)0x00400000u)

#define NVIC_IABR0_NVIC_TIMER1B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER1B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER1B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER2A_MASK  ((uint32_t)0x00800000u)
#define NVIC_IABR0_R_NVIC_TIMER2A_BIT   (23u)
#define NVIC_IABR0_R_NVIC_TIMER2A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER2A_EN    ((uint32_t)0x00800000u)

#define NVIC_IABR0_NVIC_TIMER2A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER2A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER2A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_TIMER2B_MASK  ((uint32_t)0x01000000u)
#define NVIC_IABR0_R_NVIC_TIMER2B_BIT   (24u)
#define NVIC_IABR0_R_NVIC_TIMER2B_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_TIMER2B_EN    ((uint32_t)0x01000000u)

#define NVIC_IABR0_NVIC_TIMER2B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_TIMER2B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_TIMER2B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ACOMP0_MASK   ((uint32_t)0x02000000u)
#define NVIC_IABR0_R_NVIC_ACOMP0_BIT    (25u)
#define NVIC_IABR0_R_NVIC_ACOMP0_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ACOMP0_EN     ((uint32_t)0x02000000u)

#define NVIC_IABR0_NVIC_ACOMP0_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ACOMP0_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ACOMP0_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_ACOMP1_MASK   ((uint32_t)0x04000000u)
#define NVIC_IABR0_R_NVIC_ACOMP1_BIT    (26u)
#define NVIC_IABR0_R_NVIC_ACOMP1_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_ACOMP1_EN     ((uint32_t)0x04000000u)

#define NVIC_IABR0_NVIC_ACOMP1_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_ACOMP1_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_ACOMP1_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_RES43_MASK    ((uint32_t)0x08000000u)
#define NVIC_IABR0_R_NVIC_RES43_BIT     (27u)
#define NVIC_IABR0_R_NVIC_RES43_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_RES43_EN      ((uint32_t)0x08000000u)

#define NVIC_IABR0_NVIC_RES43_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_RES43_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_RES43_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_SYSCTL_MASK   ((uint32_t)0x10000000u)
#define NVIC_IABR0_R_NVIC_SYSCTL_BIT    (28u)
#define NVIC_IABR0_R_NVIC_SYSCTL_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_SYSCTL_EN     ((uint32_t)0x10000000u)

#define NVIC_IABR0_NVIC_SYSCTL_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_SYSCTL_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_SYSCTL_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_FLASH_MASK    ((uint32_t)0x20000000u)
#define NVIC_IABR0_R_NVIC_FLASH_BIT     (29u)
#define NVIC_IABR0_R_NVIC_FLASH_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_FLASH_EN      ((uint32_t)0x20000000u)

#define NVIC_IABR0_NVIC_FLASH_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_FLASH_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_FLASH_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_GPIOF_MASK    ((uint32_t)0x40000000u)
#define NVIC_IABR0_R_NVIC_GPIOF_BIT     (30u)
#define NVIC_IABR0_R_NVIC_GPIOF_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_GPIOF_EN      ((uint32_t)0x40000000u)

#define NVIC_IABR0_NVIC_GPIOF_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_GPIOF_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_GPIOF_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR0_R_NVIC_RES47_MASK    ((uint32_t)0x80000000u)
#define NVIC_IABR0_R_NVIC_RES47_BIT     (31u)
#define NVIC_IABR0_R_NVIC_RES47_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR0_R_NVIC_RES47_EN      ((uint32_t)0x80000000u)

#define NVIC_IABR0_NVIC_RES47_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR0_NVIC_RES47_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR0_NVIC_RES47_EN        ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ISER1 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER1_R_NVIC_RES48_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER1_R_NVIC_RES48_BIT     (0u)
#define NVIC_ISER1_R_NVIC_RES48_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES48_EN      ((uint32_t)0x00000001u)

#define NVIC_ISER1_NVIC_RES48_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES48_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES48_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART2_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISER1_R_NVIC_UART2_BIT     (1u)
#define NVIC_ISER1_R_NVIC_UART2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART2_EN      ((uint32_t)0x00000002u)

#define NVIC_ISER1_NVIC_UART2_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART2_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART2_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_SSI1_MASK     ((uint32_t)0x00000004u)
#define NVIC_ISER1_R_NVIC_SSI1_BIT      (2u)
#define NVIC_ISER1_R_NVIC_SSI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_SSI1_EN       ((uint32_t)0x00000004u)

#define NVIC_ISER1_NVIC_SSI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_SSI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_SSI1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER1_R_NVIC_TIMER3A_MASK  ((uint32_t)0x00000008u)
#define NVIC_ISER1_R_NVIC_TIMER3A_BIT   (3u)
#define NVIC_ISER1_R_NVIC_TIMER3A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_TIMER3A_EN    ((uint32_t)0x00000008u)

#define NVIC_ISER1_NVIC_TIMER3A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_TIMER3A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_TIMER3A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_TIMER3B_MASK  ((uint32_t)0x00000010u)
#define NVIC_ISER1_R_NVIC_TIMER3B_BIT   (4u)
#define NVIC_ISER1_R_NVIC_TIMER3B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_TIMER3B_EN    ((uint32_t)0x00000010u)

#define NVIC_ISER1_NVIC_TIMER3B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_TIMER3B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_TIMER3B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_I2C1_MASK     ((uint32_t)0x00000020u)
#define NVIC_ISER1_R_NVIC_I2C1_BIT      (5u)
#define NVIC_ISER1_R_NVIC_I2C1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_I2C1_EN       ((uint32_t)0x00000020u)

#define NVIC_ISER1_NVIC_I2C1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_I2C1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_I2C1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_QEI1_MASK     ((uint32_t)0x00000040u)
#define NVIC_ISER1_R_NVIC_QEI1_BIT      (6u)
#define NVIC_ISER1_R_NVIC_QEI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_QEI1_EN       ((uint32_t)0x00000040u)

#define NVIC_ISER1_NVIC_QEI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_QEI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_QEI1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_CAN0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ISER1_R_NVIC_CAN0_BIT      (7u)
#define NVIC_ISER1_R_NVIC_CAN0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_CAN0_EN       ((uint32_t)0x00000080u)

#define NVIC_ISER1_NVIC_CAN0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_CAN0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_CAN0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_CAN1_MASK     ((uint32_t)0x00000100u)
#define NVIC_ISER1_R_NVIC_CAN1_BIT      (8u)
#define NVIC_ISER1_R_NVIC_CAN1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_CAN1_EN       ((uint32_t)0x00000100u)

#define NVIC_ISER1_NVIC_CAN1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_CAN1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_CAN1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER1_R_NVIC_RES57_MASK    ((uint32_t)0x00000200u)
#define NVIC_ISER1_R_NVIC_RES57_BIT     (9u)
#define NVIC_ISER1_R_NVIC_RES57_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES57_EN      ((uint32_t)0x00000200u)

#define NVIC_ISER1_NVIC_RES57_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES57_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES57_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER1_R_NVIC_RES58_MASK    ((uint32_t)0x00000400u)
#define NVIC_ISER1_R_NVIC_RES58_BIT     (10u)
#define NVIC_ISER1_R_NVIC_RES58_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES58_EN      ((uint32_t)0x00000400u)

#define NVIC_ISER1_NVIC_RES58_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES58_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES58_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_HIB_MASK      ((uint32_t)0x00000800u)
#define NVIC_ISER1_R_NVIC_HIB_BIT       (11u)
#define NVIC_ISER1_R_NVIC_HIB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_HIB_EN        ((uint32_t)0x00000800u)

#define NVIC_ISER1_NVIC_HIB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_HIB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_HIB_EN          ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_USB_MASK      ((uint32_t)0x00001000u)
#define NVIC_ISER1_R_NVIC_USB_BIT       (12u)
#define NVIC_ISER1_R_NVIC_USB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_USB_EN        ((uint32_t)0x00001000u)

#define NVIC_ISER1_NVIC_USB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_USB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_USB_EN          ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER1_R_NVIC_PWM0GEN3_MASK ((uint32_t)0x00002000u)
#define NVIC_ISER1_R_NVIC_PWM0GEN3_BIT  (13u)
#define NVIC_ISER1_R_NVIC_PWM0GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_PWM0GEN3_EN   ((uint32_t)0x00002000u)

#define NVIC_ISER1_NVIC_PWM0GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_PWM0GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_PWM0GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UDMASOFT_MASK ((uint32_t)0x00004000u)
#define NVIC_ISER1_R_NVIC_UDMASOFT_BIT  (14u)
#define NVIC_ISER1_R_NVIC_UDMASOFT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UDMASOFT_EN   ((uint32_t)0x00004000u)

#define NVIC_ISER1_NVIC_UDMASOFT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UDMASOFT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UDMASOFT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UDMAERROR_MASK ((uint32_t)0x00008000u)
#define NVIC_ISER1_R_NVIC_UDMAERROR_BIT (15u)
#define NVIC_ISER1_R_NVIC_UDMAERROR_DIS ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UDMAERROR_EN  ((uint32_t)0x00008000u)

#define NVIC_ISER1_NVIC_UDMAERROR_MASK  ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UDMAERROR_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UDMAERROR_EN    ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_ADC1SEQ0_MASK ((uint32_t)0x00010000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ0_BIT  (16u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ0_EN   ((uint32_t)0x00010000u)

#define NVIC_ISER1_NVIC_ADC1SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_ADC1SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_ADC1SEQ0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_ADC1SEQ1_MASK ((uint32_t)0x00020000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ1_BIT  (17u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ1_EN   ((uint32_t)0x00020000u)

#define NVIC_ISER1_NVIC_ADC1SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_ADC1SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_ADC1SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_ADC1SEQ2_MASK ((uint32_t)0x00040000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ2_BIT  (18u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ2_EN   ((uint32_t)0x00040000u)

#define NVIC_ISER1_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_ADC1SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_ADC1SEQ2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_ADC1SEQ3_MASK ((uint32_t)0x00080000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ3_BIT  (19u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_ADC1SEQ3_EN   ((uint32_t)0x00080000u)

#define NVIC_ISER1_NVIC_ADC1SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_ADC1SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_ADC1SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_RES68_MASK    ((uint32_t)0x00100000u)
#define NVIC_ISER1_R_NVIC_RES68_BIT     (20u)
#define NVIC_ISER1_R_NVIC_RES68_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES68_EN      ((uint32_t)0x00100000u)

#define NVIC_ISER1_NVIC_RES68_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES68_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES68_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_RES69_MASK    ((uint32_t)0x00200000u)
#define NVIC_ISER1_R_NVIC_RES69_BIT     (21u)
#define NVIC_ISER1_R_NVIC_RES69_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES69_EN      ((uint32_t)0x00200000u)

#define NVIC_ISER1_NVIC_RES69_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES69_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES69_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_RES70_MASK    ((uint32_t)0x00400000u)
#define NVIC_ISER1_R_NVIC_RES70_BIT     (22u)
#define NVIC_ISER1_R_NVIC_RES70_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES70_EN      ((uint32_t)0x00400000u)

#define NVIC_ISER1_NVIC_RES70_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES70_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES70_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER1_R_NVIC_RES71_MASK    ((uint32_t)0x00800000u)
#define NVIC_ISER1_R_NVIC_RES71_BIT     (23u)
#define NVIC_ISER1_R_NVIC_RES71_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES71_EN      ((uint32_t)0x00800000u)

#define NVIC_ISER1_NVIC_RES71_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES71_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES71_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_RES72_MASK    ((uint32_t)0x01000000u)
#define NVIC_ISER1_R_NVIC_RES72_BIT     (24u)
#define NVIC_ISER1_R_NVIC_RES72_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_RES72_EN      ((uint32_t)0x01000000u)

#define NVIC_ISER1_NVIC_RES72_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_RES72_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_RES72_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_SSI2_MASK     ((uint32_t)0x02000000u)
#define NVIC_ISER1_R_NVIC_SSI2_BIT      (25u)
#define NVIC_ISER1_R_NVIC_SSI2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_SSI2_EN       ((uint32_t)0x02000000u)

#define NVIC_ISER1_NVIC_SSI2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_SSI2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_SSI2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_SSI3_MASK     ((uint32_t)0x04000000u)
#define NVIC_ISER1_R_NVIC_SSI3_BIT      (26u)
#define NVIC_ISER1_R_NVIC_SSI3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_SSI3_EN       ((uint32_t)0x04000000u)

#define NVIC_ISER1_NVIC_SSI3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_SSI3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_SSI3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART3_MASK    ((uint32_t)0x08000000u)
#define NVIC_ISER1_R_NVIC_UART3_BIT     (27u)
#define NVIC_ISER1_R_NVIC_UART3_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART3_EN      ((uint32_t)0x08000000u)

#define NVIC_ISER1_NVIC_UART3_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART3_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART3_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART4_MASK    ((uint32_t)0x10000000u)
#define NVIC_ISER1_R_NVIC_UART4_BIT     (28u)
#define NVIC_ISER1_R_NVIC_UART4_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART4_EN      ((uint32_t)0x10000000u)

#define NVIC_ISER1_NVIC_UART4_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART4_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART4_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART5_MASK    ((uint32_t)0x20000000u)
#define NVIC_ISER1_R_NVIC_UART5_BIT     (29u)
#define NVIC_ISER1_R_NVIC_UART5_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART5_EN      ((uint32_t)0x20000000u)

#define NVIC_ISER1_NVIC_UART5_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART5_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART5_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART6_MASK    ((uint32_t)0x40000000u)
#define NVIC_ISER1_R_NVIC_UART6_BIT     (30u)
#define NVIC_ISER1_R_NVIC_UART6_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART6_EN      ((uint32_t)0x40000000u)

#define NVIC_ISER1_NVIC_UART6_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART6_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART6_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER1_R_NVIC_UART7_MASK    ((uint32_t)0x80000000u)
#define NVIC_ISER1_R_NVIC_UART7_BIT     (31u)
#define NVIC_ISER1_R_NVIC_UART7_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER1_R_NVIC_UART7_EN      ((uint32_t)0x80000000u)

#define NVIC_ISER1_NVIC_UART7_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER1_NVIC_UART7_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER1_NVIC_UART7_EN        ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICER1 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER1_R_NVIC_RES48_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER1_R_NVIC_RES48_BIT     (0u)
#define NVIC_ICER1_R_NVIC_RES48_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES48_EN      ((uint32_t)0x00000001u)

#define NVIC_ICER1_NVIC_RES48_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES48_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES48_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART2_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICER1_R_NVIC_UART2_BIT     (1u)
#define NVIC_ICER1_R_NVIC_UART2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART2_EN      ((uint32_t)0x00000002u)

#define NVIC_ICER1_NVIC_UART2_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART2_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART2_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_SSI1_MASK     ((uint32_t)0x00000004u)
#define NVIC_ICER1_R_NVIC_SSI1_BIT      (2u)
#define NVIC_ICER1_R_NVIC_SSI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_SSI1_EN       ((uint32_t)0x00000004u)

#define NVIC_ICER1_NVIC_SSI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_SSI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_SSI1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER1_R_NVIC_TIMER3A_MASK  ((uint32_t)0x00000008u)
#define NVIC_ICER1_R_NVIC_TIMER3A_BIT   (3u)
#define NVIC_ICER1_R_NVIC_TIMER3A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_TIMER3A_EN    ((uint32_t)0x00000008u)

#define NVIC_ICER1_NVIC_TIMER3A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_TIMER3A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_TIMER3A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_TIMER3B_MASK  ((uint32_t)0x00000010u)
#define NVIC_ICER1_R_NVIC_TIMER3B_BIT   (4u)
#define NVIC_ICER1_R_NVIC_TIMER3B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_TIMER3B_EN    ((uint32_t)0x00000010u)

#define NVIC_ICER1_NVIC_TIMER3B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_TIMER3B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_TIMER3B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_I2C1_MASK     ((uint32_t)0x00000020u)
#define NVIC_ICER1_R_NVIC_I2C1_BIT      (5u)
#define NVIC_ICER1_R_NVIC_I2C1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_I2C1_EN       ((uint32_t)0x00000020u)

#define NVIC_ICER1_NVIC_I2C1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_I2C1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_I2C1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_QEI1_MASK     ((uint32_t)0x00000040u)
#define NVIC_ICER1_R_NVIC_QEI1_BIT      (6u)
#define NVIC_ICER1_R_NVIC_QEI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_QEI1_EN       ((uint32_t)0x00000040u)

#define NVIC_ICER1_NVIC_QEI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_QEI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_QEI1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_CAN0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ICER1_R_NVIC_CAN0_BIT      (7u)
#define NVIC_ICER1_R_NVIC_CAN0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_CAN0_EN       ((uint32_t)0x00000080u)

#define NVIC_ICER1_NVIC_CAN0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_CAN0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_CAN0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_CAN1_MASK     ((uint32_t)0x00000100u)
#define NVIC_ICER1_R_NVIC_CAN1_BIT      (8u)
#define NVIC_ICER1_R_NVIC_CAN1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_CAN1_EN       ((uint32_t)0x00000100u)

#define NVIC_ICER1_NVIC_CAN1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_CAN1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_CAN1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER1_R_NVIC_RES57_MASK    ((uint32_t)0x00000200u)
#define NVIC_ICER1_R_NVIC_RES57_BIT     (9u)
#define NVIC_ICER1_R_NVIC_RES57_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES57_EN      ((uint32_t)0x00000200u)

#define NVIC_ICER1_NVIC_RES57_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES57_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES57_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER1_R_NVIC_RES58_MASK    ((uint32_t)0x00000400u)
#define NVIC_ICER1_R_NVIC_RES58_BIT     (10u)
#define NVIC_ICER1_R_NVIC_RES58_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES58_EN      ((uint32_t)0x00000400u)

#define NVIC_ICER1_NVIC_RES58_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES58_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES58_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_HIB_MASK      ((uint32_t)0x00000800u)
#define NVIC_ICER1_R_NVIC_HIB_BIT       (11u)
#define NVIC_ICER1_R_NVIC_HIB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_HIB_EN        ((uint32_t)0x00000800u)

#define NVIC_ICER1_NVIC_HIB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_HIB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_HIB_EN          ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_USB_MASK      ((uint32_t)0x00001000u)
#define NVIC_ICER1_R_NVIC_USB_BIT       (12u)
#define NVIC_ICER1_R_NVIC_USB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_USB_EN        ((uint32_t)0x00001000u)

#define NVIC_ICER1_NVIC_USB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_USB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_USB_EN          ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER1_R_NVIC_PWM0GEN3_MASK ((uint32_t)0x00002000u)
#define NVIC_ICER1_R_NVIC_PWM0GEN3_BIT  (13u)
#define NVIC_ICER1_R_NVIC_PWM0GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_PWM0GEN3_EN   ((uint32_t)0x00002000u)

#define NVIC_ICER1_NVIC_PWM0GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_PWM0GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_PWM0GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UDMASOFT_MASK ((uint32_t)0x00004000u)
#define NVIC_ICER1_R_NVIC_UDMASOFT_BIT  (14u)
#define NVIC_ICER1_R_NVIC_UDMASOFT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UDMASOFT_EN   ((uint32_t)0x00004000u)

#define NVIC_ICER1_NVIC_UDMASOFT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UDMASOFT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UDMASOFT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UDMAERROR_MASK ((uint32_t)0x00008000u)
#define NVIC_ICER1_R_NVIC_UDMAERROR_BIT (15u)
#define NVIC_ICER1_R_NVIC_UDMAERROR_DIS ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UDMAERROR_EN  ((uint32_t)0x00008000u)

#define NVIC_ICER1_NVIC_UDMAERROR_MASK  ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UDMAERROR_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UDMAERROR_EN    ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_ADC1SEQ0_MASK ((uint32_t)0x00010000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ0_BIT  (16u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ0_EN   ((uint32_t)0x00010000u)

#define NVIC_ICER1_NVIC_ADC1SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_ADC1SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_ADC1SEQ0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_ADC1SEQ1_MASK ((uint32_t)0x00020000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ1_BIT  (17u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ1_EN   ((uint32_t)0x00020000u)

#define NVIC_ICER1_NVIC_ADC1SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_ADC1SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_ADC1SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_ADC1SEQ2_MASK ((uint32_t)0x00040000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ2_BIT  (18u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ2_EN   ((uint32_t)0x00040000u)

#define NVIC_ICER1_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_ADC1SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_ADC1SEQ2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_ADC1SEQ3_MASK ((uint32_t)0x00080000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ3_BIT  (19u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_ADC1SEQ3_EN   ((uint32_t)0x00080000u)

#define NVIC_ICER1_NVIC_ADC1SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_ADC1SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_ADC1SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_RES68_MASK    ((uint32_t)0x00100000u)
#define NVIC_ICER1_R_NVIC_RES68_BIT     (20u)
#define NVIC_ICER1_R_NVIC_RES68_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES68_EN      ((uint32_t)0x00100000u)

#define NVIC_ICER1_NVIC_RES68_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES68_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES68_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_RES69_MASK    ((uint32_t)0x00200000u)
#define NVIC_ICER1_R_NVIC_RES69_BIT     (21u)
#define NVIC_ICER1_R_NVIC_RES69_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES69_EN      ((uint32_t)0x00200000u)

#define NVIC_ICER1_NVIC_RES69_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES69_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES69_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_RES70_MASK    ((uint32_t)0x00400000u)
#define NVIC_ICER1_R_NVIC_RES70_BIT     (22u)
#define NVIC_ICER1_R_NVIC_RES70_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES70_EN      ((uint32_t)0x00400000u)

#define NVIC_ICER1_NVIC_RES70_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES70_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES70_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER1_R_NVIC_RES71_MASK    ((uint32_t)0x00800000u)
#define NVIC_ICER1_R_NVIC_RES71_BIT     (23u)
#define NVIC_ICER1_R_NVIC_RES71_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES71_EN      ((uint32_t)0x00800000u)

#define NVIC_ICER1_NVIC_RES71_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES71_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES71_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_RES72_MASK    ((uint32_t)0x01000000u)
#define NVIC_ICER1_R_NVIC_RES72_BIT     (24u)
#define NVIC_ICER1_R_NVIC_RES72_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_RES72_EN      ((uint32_t)0x01000000u)

#define NVIC_ICER1_NVIC_RES72_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_RES72_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_RES72_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_SSI2_MASK     ((uint32_t)0x02000000u)
#define NVIC_ICER1_R_NVIC_SSI2_BIT      (25u)
#define NVIC_ICER1_R_NVIC_SSI2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_SSI2_EN       ((uint32_t)0x02000000u)

#define NVIC_ICER1_NVIC_SSI2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_SSI2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_SSI2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_SSI3_MASK     ((uint32_t)0x04000000u)
#define NVIC_ICER1_R_NVIC_SSI3_BIT      (26u)
#define NVIC_ICER1_R_NVIC_SSI3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_SSI3_EN       ((uint32_t)0x04000000u)

#define NVIC_ICER1_NVIC_SSI3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_SSI3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_SSI3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART3_MASK    ((uint32_t)0x08000000u)
#define NVIC_ICER1_R_NVIC_UART3_BIT     (27u)
#define NVIC_ICER1_R_NVIC_UART3_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART3_EN      ((uint32_t)0x08000000u)

#define NVIC_ICER1_NVIC_UART3_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART3_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART3_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART4_MASK    ((uint32_t)0x10000000u)
#define NVIC_ICER1_R_NVIC_UART4_BIT     (28u)
#define NVIC_ICER1_R_NVIC_UART4_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART4_EN      ((uint32_t)0x10000000u)

#define NVIC_ICER1_NVIC_UART4_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART4_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART4_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART5_MASK    ((uint32_t)0x20000000u)
#define NVIC_ICER1_R_NVIC_UART5_BIT     (29u)
#define NVIC_ICER1_R_NVIC_UART5_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART5_EN      ((uint32_t)0x20000000u)

#define NVIC_ICER1_NVIC_UART5_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART5_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART5_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART6_MASK    ((uint32_t)0x40000000u)
#define NVIC_ICER1_R_NVIC_UART6_BIT     (30u)
#define NVIC_ICER1_R_NVIC_UART6_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART6_EN      ((uint32_t)0x40000000u)

#define NVIC_ICER1_NVIC_UART6_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART6_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART6_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER1_R_NVIC_UART7_MASK    ((uint32_t)0x80000000u)
#define NVIC_ICER1_R_NVIC_UART7_BIT     (31u)
#define NVIC_ICER1_R_NVIC_UART7_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER1_R_NVIC_UART7_EN      ((uint32_t)0x80000000u)

#define NVIC_ICER1_NVIC_UART7_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER1_NVIC_UART7_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER1_NVIC_UART7_EN        ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISPR1 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR1_R_NVIC_RES48_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR1_R_NVIC_RES48_BIT     (0u)
#define NVIC_ISPR1_R_NVIC_RES48_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES48_EN      ((uint32_t)0x00000001u)

#define NVIC_ISPR1_NVIC_RES48_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES48_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES48_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART2_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISPR1_R_NVIC_UART2_BIT     (1u)
#define NVIC_ISPR1_R_NVIC_UART2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART2_EN      ((uint32_t)0x00000002u)

#define NVIC_ISPR1_NVIC_UART2_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART2_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART2_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_SSI1_MASK     ((uint32_t)0x00000004u)
#define NVIC_ISPR1_R_NVIC_SSI1_BIT      (2u)
#define NVIC_ISPR1_R_NVIC_SSI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_SSI1_EN       ((uint32_t)0x00000004u)

#define NVIC_ISPR1_NVIC_SSI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_SSI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_SSI1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR1_R_NVIC_TIMER3A_MASK  ((uint32_t)0x00000008u)
#define NVIC_ISPR1_R_NVIC_TIMER3A_BIT   (3u)
#define NVIC_ISPR1_R_NVIC_TIMER3A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_TIMER3A_EN    ((uint32_t)0x00000008u)

#define NVIC_ISPR1_NVIC_TIMER3A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_TIMER3A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_TIMER3A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_TIMER3B_MASK  ((uint32_t)0x00000010u)
#define NVIC_ISPR1_R_NVIC_TIMER3B_BIT   (4u)
#define NVIC_ISPR1_R_NVIC_TIMER3B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_TIMER3B_EN    ((uint32_t)0x00000010u)

#define NVIC_ISPR1_NVIC_TIMER3B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_TIMER3B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_TIMER3B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_I2C1_MASK     ((uint32_t)0x00000020u)
#define NVIC_ISPR1_R_NVIC_I2C1_BIT      (5u)
#define NVIC_ISPR1_R_NVIC_I2C1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_I2C1_EN       ((uint32_t)0x00000020u)

#define NVIC_ISPR1_NVIC_I2C1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_I2C1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_I2C1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_QEI1_MASK     ((uint32_t)0x00000040u)
#define NVIC_ISPR1_R_NVIC_QEI1_BIT      (6u)
#define NVIC_ISPR1_R_NVIC_QEI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_QEI1_EN       ((uint32_t)0x00000040u)

#define NVIC_ISPR1_NVIC_QEI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_QEI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_QEI1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_CAN0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ISPR1_R_NVIC_CAN0_BIT      (7u)
#define NVIC_ISPR1_R_NVIC_CAN0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_CAN0_EN       ((uint32_t)0x00000080u)

#define NVIC_ISPR1_NVIC_CAN0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_CAN0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_CAN0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_CAN1_MASK     ((uint32_t)0x00000100u)
#define NVIC_ISPR1_R_NVIC_CAN1_BIT      (8u)
#define NVIC_ISPR1_R_NVIC_CAN1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_CAN1_EN       ((uint32_t)0x00000100u)

#define NVIC_ISPR1_NVIC_CAN1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_CAN1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_CAN1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR1_R_NVIC_RES57_MASK    ((uint32_t)0x00000200u)
#define NVIC_ISPR1_R_NVIC_RES57_BIT     (9u)
#define NVIC_ISPR1_R_NVIC_RES57_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES57_EN      ((uint32_t)0x00000200u)

#define NVIC_ISPR1_NVIC_RES57_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES57_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES57_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR1_R_NVIC_RES58_MASK    ((uint32_t)0x00000400u)
#define NVIC_ISPR1_R_NVIC_RES58_BIT     (10u)
#define NVIC_ISPR1_R_NVIC_RES58_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES58_EN      ((uint32_t)0x00000400u)

#define NVIC_ISPR1_NVIC_RES58_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES58_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES58_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_HIB_MASK      ((uint32_t)0x00000800u)
#define NVIC_ISPR1_R_NVIC_HIB_BIT       (11u)
#define NVIC_ISPR1_R_NVIC_HIB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_HIB_EN        ((uint32_t)0x00000800u)

#define NVIC_ISPR1_NVIC_HIB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_HIB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_HIB_EN          ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_USB_MASK      ((uint32_t)0x00001000u)
#define NVIC_ISPR1_R_NVIC_USB_BIT       (12u)
#define NVIC_ISPR1_R_NVIC_USB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_USB_EN        ((uint32_t)0x00001000u)

#define NVIC_ISPR1_NVIC_USB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_USB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_USB_EN          ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR1_R_NVIC_PWM0GEN3_MASK ((uint32_t)0x00002000u)
#define NVIC_ISPR1_R_NVIC_PWM0GEN3_BIT  (13u)
#define NVIC_ISPR1_R_NVIC_PWM0GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_PWM0GEN3_EN   ((uint32_t)0x00002000u)

#define NVIC_ISPR1_NVIC_PWM0GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_PWM0GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_PWM0GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UDMASOFT_MASK ((uint32_t)0x00004000u)
#define NVIC_ISPR1_R_NVIC_UDMASOFT_BIT  (14u)
#define NVIC_ISPR1_R_NVIC_UDMASOFT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UDMASOFT_EN   ((uint32_t)0x00004000u)

#define NVIC_ISPR1_NVIC_UDMASOFT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UDMASOFT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UDMASOFT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UDMAERROR_MASK ((uint32_t)0x00008000u)
#define NVIC_ISPR1_R_NVIC_UDMAERROR_BIT (15u)
#define NVIC_ISPR1_R_NVIC_UDMAERROR_DIS ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UDMAERROR_EN  ((uint32_t)0x00008000u)

#define NVIC_ISPR1_NVIC_UDMAERROR_MASK  ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UDMAERROR_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UDMAERROR_EN    ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_ADC1SEQ0_MASK ((uint32_t)0x00010000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ0_BIT  (16u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ0_EN   ((uint32_t)0x00010000u)

#define NVIC_ISPR1_NVIC_ADC1SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_ADC1SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_ADC1SEQ0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_ADC1SEQ1_MASK ((uint32_t)0x00020000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ1_BIT  (17u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ1_EN   ((uint32_t)0x00020000u)

#define NVIC_ISPR1_NVIC_ADC1SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_ADC1SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_ADC1SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_ADC1SEQ2_MASK ((uint32_t)0x00040000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ2_BIT  (18u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ2_EN   ((uint32_t)0x00040000u)

#define NVIC_ISPR1_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_ADC1SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_ADC1SEQ2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_ADC1SEQ3_MASK ((uint32_t)0x00080000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ3_BIT  (19u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_ADC1SEQ3_EN   ((uint32_t)0x00080000u)

#define NVIC_ISPR1_NVIC_ADC1SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_ADC1SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_ADC1SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_RES68_MASK    ((uint32_t)0x00100000u)
#define NVIC_ISPR1_R_NVIC_RES68_BIT     (20u)
#define NVIC_ISPR1_R_NVIC_RES68_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES68_EN      ((uint32_t)0x00100000u)

#define NVIC_ISPR1_NVIC_RES68_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES68_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES68_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_RES69_MASK    ((uint32_t)0x00200000u)
#define NVIC_ISPR1_R_NVIC_RES69_BIT     (21u)
#define NVIC_ISPR1_R_NVIC_RES69_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES69_EN      ((uint32_t)0x00200000u)

#define NVIC_ISPR1_NVIC_RES69_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES69_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES69_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_RES70_MASK    ((uint32_t)0x00400000u)
#define NVIC_ISPR1_R_NVIC_RES70_BIT     (22u)
#define NVIC_ISPR1_R_NVIC_RES70_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES70_EN      ((uint32_t)0x00400000u)

#define NVIC_ISPR1_NVIC_RES70_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES70_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES70_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR1_R_NVIC_RES71_MASK    ((uint32_t)0x00800000u)
#define NVIC_ISPR1_R_NVIC_RES71_BIT     (23u)
#define NVIC_ISPR1_R_NVIC_RES71_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES71_EN      ((uint32_t)0x00800000u)

#define NVIC_ISPR1_NVIC_RES71_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES71_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES71_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_RES72_MASK    ((uint32_t)0x01000000u)
#define NVIC_ISPR1_R_NVIC_RES72_BIT     (24u)
#define NVIC_ISPR1_R_NVIC_RES72_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_RES72_EN      ((uint32_t)0x01000000u)

#define NVIC_ISPR1_NVIC_RES72_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_RES72_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_RES72_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_SSI2_MASK     ((uint32_t)0x02000000u)
#define NVIC_ISPR1_R_NVIC_SSI2_BIT      (25u)
#define NVIC_ISPR1_R_NVIC_SSI2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_SSI2_EN       ((uint32_t)0x02000000u)

#define NVIC_ISPR1_NVIC_SSI2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_SSI2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_SSI2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_SSI3_MASK     ((uint32_t)0x04000000u)
#define NVIC_ISPR1_R_NVIC_SSI3_BIT      (26u)
#define NVIC_ISPR1_R_NVIC_SSI3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_SSI3_EN       ((uint32_t)0x04000000u)

#define NVIC_ISPR1_NVIC_SSI3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_SSI3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_SSI3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART3_MASK    ((uint32_t)0x08000000u)
#define NVIC_ISPR1_R_NVIC_UART3_BIT     (27u)
#define NVIC_ISPR1_R_NVIC_UART3_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART3_EN      ((uint32_t)0x08000000u)

#define NVIC_ISPR1_NVIC_UART3_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART3_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART3_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART4_MASK    ((uint32_t)0x10000000u)
#define NVIC_ISPR1_R_NVIC_UART4_BIT     (28u)
#define NVIC_ISPR1_R_NVIC_UART4_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART4_EN      ((uint32_t)0x10000000u)

#define NVIC_ISPR1_NVIC_UART4_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART4_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART4_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART5_MASK    ((uint32_t)0x20000000u)
#define NVIC_ISPR1_R_NVIC_UART5_BIT     (29u)
#define NVIC_ISPR1_R_NVIC_UART5_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART5_EN      ((uint32_t)0x20000000u)

#define NVIC_ISPR1_NVIC_UART5_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART5_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART5_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART6_MASK    ((uint32_t)0x40000000u)
#define NVIC_ISPR1_R_NVIC_UART6_BIT     (30u)
#define NVIC_ISPR1_R_NVIC_UART6_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART6_EN      ((uint32_t)0x40000000u)

#define NVIC_ISPR1_NVIC_UART6_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART6_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART6_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR1_R_NVIC_UART7_MASK    ((uint32_t)0x80000000u)
#define NVIC_ISPR1_R_NVIC_UART7_BIT     (31u)
#define NVIC_ISPR1_R_NVIC_UART7_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR1_R_NVIC_UART7_EN      ((uint32_t)0x80000000u)

#define NVIC_ISPR1_NVIC_UART7_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR1_NVIC_UART7_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR1_NVIC_UART7_EN        ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICPR1 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICPR1_R_NVIC_RES48_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR1_R_NVIC_RES48_BIT     (0u)
#define NVIC_ICPR1_R_NVIC_RES48_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES48_EN      ((uint32_t)0x00000001u)

#define NVIC_ICPR1_NVIC_RES48_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES48_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES48_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART2_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICPR1_R_NVIC_UART2_BIT     (1u)
#define NVIC_ICPR1_R_NVIC_UART2_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART2_EN      ((uint32_t)0x00000002u)

#define NVIC_ICPR1_NVIC_UART2_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART2_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART2_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_SSI1_MASK     ((uint32_t)0x00000004u)
#define NVIC_ICPR1_R_NVIC_SSI1_BIT      (2u)
#define NVIC_ICPR1_R_NVIC_SSI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_SSI1_EN       ((uint32_t)0x00000004u)

#define NVIC_ICPR1_NVIC_SSI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_SSI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_SSI1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR1_R_NVIC_TIMER3A_MASK  ((uint32_t)0x00000008u)
#define NVIC_ICPR1_R_NVIC_TIMER3A_BIT   (3u)
#define NVIC_ICPR1_R_NVIC_TIMER3A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_TIMER3A_EN    ((uint32_t)0x00000008u)

#define NVIC_ICPR1_NVIC_TIMER3A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_TIMER3A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_TIMER3A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_TIMER3B_MASK  ((uint32_t)0x00000010u)
#define NVIC_ICPR1_R_NVIC_TIMER3B_BIT   (4u)
#define NVIC_ICPR1_R_NVIC_TIMER3B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_TIMER3B_EN    ((uint32_t)0x00000010u)

#define NVIC_ICPR1_NVIC_TIMER3B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_TIMER3B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_TIMER3B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_I2C1_MASK     ((uint32_t)0x00000020u)
#define NVIC_ICPR1_R_NVIC_I2C1_BIT      (5u)
#define NVIC_ICPR1_R_NVIC_I2C1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_I2C1_EN       ((uint32_t)0x00000020u)

#define NVIC_ICPR1_NVIC_I2C1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_I2C1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_I2C1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_QEI1_MASK     ((uint32_t)0x00000040u)
#define NVIC_ICPR1_R_NVIC_QEI1_BIT      (6u)
#define NVIC_ICPR1_R_NVIC_QEI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_QEI1_EN       ((uint32_t)0x00000040u)

#define NVIC_ICPR1_NVIC_QEI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_QEI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_QEI1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_CAN0_MASK     ((uint32_t)0x00000080u)
#define NVIC_ICPR1_R_NVIC_CAN0_BIT      (7u)
#define NVIC_ICPR1_R_NVIC_CAN0_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_CAN0_EN       ((uint32_t)0x00000080u)

#define NVIC_ICPR1_NVIC_CAN0_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_CAN0_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_CAN0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_CAN1_MASK     ((uint32_t)0x00000100u)
#define NVIC_ICPR1_R_NVIC_CAN1_BIT      (8u)
#define NVIC_ICPR1_R_NVIC_CAN1_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_CAN1_EN       ((uint32_t)0x00000100u)

#define NVIC_ICPR1_NVIC_CAN1_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_CAN1_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_CAN1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR1_R_NVIC_RES57_MASK    ((uint32_t)0x00000200u)
#define NVIC_ICPR1_R_NVIC_RES57_BIT     (9u)
#define NVIC_ICPR1_R_NVIC_RES57_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES57_EN      ((uint32_t)0x00000200u)

#define NVIC_ICPR1_NVIC_RES57_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES57_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES57_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR1_R_NVIC_RES58_MASK    ((uint32_t)0x00000400u)
#define NVIC_ICPR1_R_NVIC_RES58_BIT     (10u)
#define NVIC_ICPR1_R_NVIC_RES58_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES58_EN      ((uint32_t)0x00000400u)

#define NVIC_ICPR1_NVIC_RES58_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES58_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES58_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_HIB_MASK      ((uint32_t)0x00000800u)
#define NVIC_ICPR1_R_NVIC_HIB_BIT       (11u)
#define NVIC_ICPR1_R_NVIC_HIB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_HIB_EN        ((uint32_t)0x00000800u)

#define NVIC_ICPR1_NVIC_HIB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_HIB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_HIB_EN          ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_USB_MASK      ((uint32_t)0x00001000u)
#define NVIC_ICPR1_R_NVIC_USB_BIT       (12u)
#define NVIC_ICPR1_R_NVIC_USB_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_USB_EN        ((uint32_t)0x00001000u)

#define NVIC_ICPR1_NVIC_USB_MASK        ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_USB_DIS         ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_USB_EN          ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR1_R_NVIC_PWM0GEN3_MASK ((uint32_t)0x00002000u)
#define NVIC_ICPR1_R_NVIC_PWM0GEN3_BIT  (13u)
#define NVIC_ICPR1_R_NVIC_PWM0GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_PWM0GEN3_EN   ((uint32_t)0x00002000u)

#define NVIC_ICPR1_NVIC_PWM0GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_PWM0GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_PWM0GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UDMASOFT_MASK ((uint32_t)0x00004000u)
#define NVIC_ICPR1_R_NVIC_UDMASOFT_BIT  (14u)
#define NVIC_ICPR1_R_NVIC_UDMASOFT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UDMASOFT_EN   ((uint32_t)0x00004000u)

#define NVIC_ICPR1_NVIC_UDMASOFT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UDMASOFT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UDMASOFT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UDMAERROR_MASK ((uint32_t)0x00008000u)
#define NVIC_ICPR1_R_NVIC_UDMAERROR_BIT (15u)
#define NVIC_ICPR1_R_NVIC_UDMAERROR_DIS ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UDMAERROR_EN  ((uint32_t)0x00008000u)

#define NVIC_ICPR1_NVIC_UDMAERROR_MASK  ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UDMAERROR_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UDMAERROR_EN    ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_ADC1SEQ0_MASK ((uint32_t)0x00010000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ0_BIT  (16u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ0_EN   ((uint32_t)0x00010000u)

#define NVIC_ICPR1_NVIC_ADC1SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_ADC1SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_ADC1SEQ0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_ADC1SEQ1_MASK ((uint32_t)0x00020000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ1_BIT  (17u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ1_EN   ((uint32_t)0x00020000u)

#define NVIC_ICPR1_NVIC_ADC1SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_ADC1SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_ADC1SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_ADC1SEQ2_MASK ((uint32_t)0x00040000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ2_BIT  (18u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ2_EN   ((uint32_t)0x00040000u)

#define NVIC_ICPR1_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_ADC1SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_ADC1SEQ2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_ADC1SEQ3_MASK ((uint32_t)0x00080000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ3_BIT  (19u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_ADC1SEQ3_EN   ((uint32_t)0x00080000u)

#define NVIC_ICPR1_NVIC_ADC1SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_ADC1SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_ADC1SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_RES68_MASK    ((uint32_t)0x00100000u)
#define NVIC_ICPR1_R_NVIC_RES68_BIT     (20u)
#define NVIC_ICPR1_R_NVIC_RES68_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES68_EN      ((uint32_t)0x00100000u)

#define NVIC_ICPR1_NVIC_RES68_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES68_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES68_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_RES69_MASK    ((uint32_t)0x00200000u)
#define NVIC_ICPR1_R_NVIC_RES69_BIT     (21u)
#define NVIC_ICPR1_R_NVIC_RES69_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES69_EN      ((uint32_t)0x00200000u)

#define NVIC_ICPR1_NVIC_RES69_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES69_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES69_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_RES70_MASK    ((uint32_t)0x00400000u)
#define NVIC_ICPR1_R_NVIC_RES70_BIT     (22u)
#define NVIC_ICPR1_R_NVIC_RES70_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES70_EN      ((uint32_t)0x00400000u)

#define NVIC_ICPR1_NVIC_RES70_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES70_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES70_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR1_R_NVIC_RES71_MASK    ((uint32_t)0x00800000u)
#define NVIC_ICPR1_R_NVIC_RES71_BIT     (23u)
#define NVIC_ICPR1_R_NVIC_RES71_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES71_EN      ((uint32_t)0x00800000u)

#define NVIC_ICPR1_NVIC_RES71_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES71_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES71_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_RES72_MASK    ((uint32_t)0x01000000u)
#define NVIC_ICPR1_R_NVIC_RES72_BIT     (24u)
#define NVIC_ICPR1_R_NVIC_RES72_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_RES72_EN      ((uint32_t)0x01000000u)

#define NVIC_ICPR1_NVIC_RES72_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_RES72_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_RES72_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_SSI2_MASK     ((uint32_t)0x02000000u)
#define NVIC_ICPR1_R_NVIC_SSI2_BIT      (25u)
#define NVIC_ICPR1_R_NVIC_SSI2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_SSI2_EN       ((uint32_t)0x02000000u)

#define NVIC_ICPR1_NVIC_SSI2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_SSI2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_SSI2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_SSI3_MASK     ((uint32_t)0x04000000u)
#define NVIC_ICPR1_R_NVIC_SSI3_BIT      (26u)
#define NVIC_ICPR1_R_NVIC_SSI3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_SSI3_EN       ((uint32_t)0x04000000u)

#define NVIC_ICPR1_NVIC_SSI3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_SSI3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_SSI3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART3_MASK    ((uint32_t)0x08000000u)
#define NVIC_ICPR1_R_NVIC_UART3_BIT     (27u)
#define NVIC_ICPR1_R_NVIC_UART3_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART3_EN      ((uint32_t)0x08000000u)

#define NVIC_ICPR1_NVIC_UART3_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART3_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART3_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART4_MASK    ((uint32_t)0x10000000u)
#define NVIC_ICPR1_R_NVIC_UART4_BIT     (28u)
#define NVIC_ICPR1_R_NVIC_UART4_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART4_EN      ((uint32_t)0x10000000u)

#define NVIC_ICPR1_NVIC_UART4_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART4_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART4_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART5_MASK    ((uint32_t)0x20000000u)
#define NVIC_ICPR1_R_NVIC_UART5_BIT     (29u)
#define NVIC_ICPR1_R_NVIC_UART5_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART5_EN      ((uint32_t)0x20000000u)

#define NVIC_ICPR1_NVIC_UART5_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART5_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART5_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART6_MASK    ((uint32_t)0x40000000u)
#define NVIC_ICPR1_R_NVIC_UART6_BIT     (30u)
#define NVIC_ICPR1_R_NVIC_UART6_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART6_EN      ((uint32_t)0x40000000u)

#define NVIC_ICPR1_NVIC_UART6_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART6_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART6_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR1_R_NVIC_UART7_MASK    ((uint32_t)0x80000000u)
#define NVIC_ICPR1_R_NVIC_UART7_BIT     (31u)
#define NVIC_ICPR1_R_NVIC_UART7_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR1_R_NVIC_UART7_EN      ((uint32_t)0x80000000u)

#define NVIC_ICPR1_NVIC_UART7_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR1_NVIC_UART7_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR1_NVIC_UART7_EN        ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* IABR1 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR1_R_NVIC_RES48_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR1_R_NVIC_RES48_BIT     (0u)
#define NVIC_IABR1_R_NVIC_RES48_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES48_EN      ((uint32_t)0x00000001u)

#define NVIC_IABR1_NVIC_RES48_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES48_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES48_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART2_MASK    ((uint32_t)0x00000002u)
#define NVIC_IABR1_R_NVIC_UART2_BIT     (1u)
#define NVIC_IABR1_R_NVIC_UART2_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART2_EN      ((uint32_t)0x00000002u)

#define NVIC_IABR1_NVIC_UART2_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART2_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART2_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_SSI1_MASK     ((uint32_t)0x00000004u)
#define NVIC_IABR1_R_NVIC_SSI1_BIT      (2u)
#define NVIC_IABR1_R_NVIC_SSI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_SSI1_EN       ((uint32_t)0x00000004u)

#define NVIC_IABR1_NVIC_SSI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_SSI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_SSI1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR1_R_NVIC_TIMER3A_MASK  ((uint32_t)0x00000008u)
#define NVIC_IABR1_R_NVIC_TIMER3A_BIT   (3u)
#define NVIC_IABR1_R_NVIC_TIMER3A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_TIMER3A_EN    ((uint32_t)0x00000008u)

#define NVIC_IABR1_NVIC_TIMER3A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_TIMER3A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_TIMER3A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_TIMER3B_MASK  ((uint32_t)0x00000010u)
#define NVIC_IABR1_R_NVIC_TIMER3B_BIT   (4u)
#define NVIC_IABR1_R_NVIC_TIMER3B_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_TIMER3B_EN    ((uint32_t)0x00000010u)

#define NVIC_IABR1_NVIC_TIMER3B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_TIMER3B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_TIMER3B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_I2C1_MASK     ((uint32_t)0x00000020u)
#define NVIC_IABR1_R_NVIC_I2C1_BIT      (5u)
#define NVIC_IABR1_R_NVIC_I2C1_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_I2C1_EN       ((uint32_t)0x00000020u)

#define NVIC_IABR1_NVIC_I2C1_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_I2C1_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_I2C1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_QEI1_MASK     ((uint32_t)0x00000040u)
#define NVIC_IABR1_R_NVIC_QEI1_BIT      (6u)
#define NVIC_IABR1_R_NVIC_QEI1_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_QEI1_EN       ((uint32_t)0x00000040u)

#define NVIC_IABR1_NVIC_QEI1_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_QEI1_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_QEI1_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_CAN0_MASK     ((uint32_t)0x00000080u)
#define NVIC_IABR1_R_NVIC_CAN0_BIT      (7u)
#define NVIC_IABR1_R_NVIC_CAN0_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_CAN0_EN       ((uint32_t)0x00000080u)

#define NVIC_IABR1_NVIC_CAN0_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_CAN0_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_CAN0_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_CAN1_MASK     ((uint32_t)0x00000100u)
#define NVIC_IABR1_R_NVIC_CAN1_BIT      (8u)
#define NVIC_IABR1_R_NVIC_CAN1_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_CAN1_EN       ((uint32_t)0x00000100u)

#define NVIC_IABR1_NVIC_CAN1_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_CAN1_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_CAN1_EN         ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR1_R_NVIC_RES57_MASK    ((uint32_t)0x00000200u)
#define NVIC_IABR1_R_NVIC_RES57_BIT     (9u)
#define NVIC_IABR1_R_NVIC_RES57_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES57_EN      ((uint32_t)0x00000200u)

#define NVIC_IABR1_NVIC_RES57_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES57_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES57_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR1_R_NVIC_RES58_MASK    ((uint32_t)0x00000400u)
#define NVIC_IABR1_R_NVIC_RES58_BIT     (10u)
#define NVIC_IABR1_R_NVIC_RES58_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES58_EN      ((uint32_t)0x00000400u)

#define NVIC_IABR1_NVIC_RES58_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES58_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES58_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_HIB_MASK      ((uint32_t)0x00000800u)
#define NVIC_IABR1_R_NVIC_HIB_BIT       (11u)
#define NVIC_IABR1_R_NVIC_HIB_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_HIB_EN        ((uint32_t)0x00000800u)

#define NVIC_IABR1_NVIC_HIB_MASK        ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_HIB_DIS         ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_HIB_EN          ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_USB_MASK      ((uint32_t)0x00001000u)
#define NVIC_IABR1_R_NVIC_USB_BIT       (12u)
#define NVIC_IABR1_R_NVIC_USB_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_USB_EN        ((uint32_t)0x00001000u)

#define NVIC_IABR1_NVIC_USB_MASK        ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_USB_DIS         ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_USB_EN          ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR1_R_NVIC_PWM0GEN3_MASK ((uint32_t)0x00002000u)
#define NVIC_IABR1_R_NVIC_PWM0GEN3_BIT  (13u)
#define NVIC_IABR1_R_NVIC_PWM0GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_PWM0GEN3_EN   ((uint32_t)0x00002000u)

#define NVIC_IABR1_NVIC_PWM0GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_PWM0GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_PWM0GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UDMASOFT_MASK ((uint32_t)0x00004000u)
#define NVIC_IABR1_R_NVIC_UDMASOFT_BIT  (14u)
#define NVIC_IABR1_R_NVIC_UDMASOFT_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UDMASOFT_EN   ((uint32_t)0x00004000u)

#define NVIC_IABR1_NVIC_UDMASOFT_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UDMASOFT_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UDMASOFT_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UDMAERROR_MASK ((uint32_t)0x00008000u)
#define NVIC_IABR1_R_NVIC_UDMAERROR_BIT (15u)
#define NVIC_IABR1_R_NVIC_UDMAERROR_DIS ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UDMAERROR_EN  ((uint32_t)0x00008000u)

#define NVIC_IABR1_NVIC_UDMAERROR_MASK  ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UDMAERROR_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UDMAERROR_EN    ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_ADC1SEQ0_MASK ((uint32_t)0x00010000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ0_BIT  (16u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ0_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ0_EN   ((uint32_t)0x00010000u)

#define NVIC_IABR1_NVIC_ADC1SEQ0_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_ADC1SEQ0_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_ADC1SEQ0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_ADC1SEQ1_MASK ((uint32_t)0x00020000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ1_BIT  (17u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ1_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ1_EN   ((uint32_t)0x00020000u)

#define NVIC_IABR1_NVIC_ADC1SEQ1_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_ADC1SEQ1_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_ADC1SEQ1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_ADC1SEQ2_MASK ((uint32_t)0x00040000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ2_BIT  (18u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ2_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ2_EN   ((uint32_t)0x00040000u)

#define NVIC_IABR1_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_ADC1SEQ2_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_ADC1SEQ2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_ADC1SEQ3_MASK ((uint32_t)0x00080000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ3_BIT  (19u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ3_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_ADC1SEQ3_EN   ((uint32_t)0x00080000u)

#define NVIC_IABR1_NVIC_ADC1SEQ3_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_ADC1SEQ3_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_ADC1SEQ3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_RES68_MASK    ((uint32_t)0x00100000u)
#define NVIC_IABR1_R_NVIC_RES68_BIT     (20u)
#define NVIC_IABR1_R_NVIC_RES68_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES68_EN      ((uint32_t)0x00100000u)

#define NVIC_IABR1_NVIC_RES68_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES68_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES68_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_RES69_MASK    ((uint32_t)0x00200000u)
#define NVIC_IABR1_R_NVIC_RES69_BIT     (21u)
#define NVIC_IABR1_R_NVIC_RES69_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES69_EN      ((uint32_t)0x00200000u)

#define NVIC_IABR1_NVIC_RES69_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES69_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES69_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_RES70_MASK    ((uint32_t)0x00400000u)
#define NVIC_IABR1_R_NVIC_RES70_BIT     (22u)
#define NVIC_IABR1_R_NVIC_RES70_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES70_EN      ((uint32_t)0x00400000u)

#define NVIC_IABR1_NVIC_RES70_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES70_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES70_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR1_R_NVIC_RES71_MASK    ((uint32_t)0x00800000u)
#define NVIC_IABR1_R_NVIC_RES71_BIT     (23u)
#define NVIC_IABR1_R_NVIC_RES71_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES71_EN      ((uint32_t)0x00800000u)

#define NVIC_IABR1_NVIC_RES71_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES71_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES71_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_RES72_MASK    ((uint32_t)0x01000000u)
#define NVIC_IABR1_R_NVIC_RES72_BIT     (24u)
#define NVIC_IABR1_R_NVIC_RES72_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_RES72_EN      ((uint32_t)0x01000000u)

#define NVIC_IABR1_NVIC_RES72_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_RES72_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_RES72_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_SSI2_MASK     ((uint32_t)0x02000000u)
#define NVIC_IABR1_R_NVIC_SSI2_BIT      (25u)
#define NVIC_IABR1_R_NVIC_SSI2_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_SSI2_EN       ((uint32_t)0x02000000u)

#define NVIC_IABR1_NVIC_SSI2_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_SSI2_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_SSI2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_SSI3_MASK     ((uint32_t)0x04000000u)
#define NVIC_IABR1_R_NVIC_SSI3_BIT      (26u)
#define NVIC_IABR1_R_NVIC_SSI3_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_SSI3_EN       ((uint32_t)0x04000000u)

#define NVIC_IABR1_NVIC_SSI3_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_SSI3_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_SSI3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART3_MASK    ((uint32_t)0x08000000u)
#define NVIC_IABR1_R_NVIC_UART3_BIT     (27u)
#define NVIC_IABR1_R_NVIC_UART3_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART3_EN      ((uint32_t)0x08000000u)

#define NVIC_IABR1_NVIC_UART3_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART3_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART3_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART4_MASK    ((uint32_t)0x10000000u)
#define NVIC_IABR1_R_NVIC_UART4_BIT     (28u)
#define NVIC_IABR1_R_NVIC_UART4_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART4_EN      ((uint32_t)0x10000000u)

#define NVIC_IABR1_NVIC_UART4_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART4_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART4_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART5_MASK    ((uint32_t)0x20000000u)
#define NVIC_IABR1_R_NVIC_UART5_BIT     (29u)
#define NVIC_IABR1_R_NVIC_UART5_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART5_EN      ((uint32_t)0x20000000u)

#define NVIC_IABR1_NVIC_UART5_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART5_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART5_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART6_MASK    ((uint32_t)0x40000000u)
#define NVIC_IABR1_R_NVIC_UART6_BIT     (30u)
#define NVIC_IABR1_R_NVIC_UART6_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART6_EN      ((uint32_t)0x40000000u)

#define NVIC_IABR1_NVIC_UART6_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART6_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART6_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR1_R_NVIC_UART7_MASK    ((uint32_t)0x80000000u)
#define NVIC_IABR1_R_NVIC_UART7_BIT     (31u)
#define NVIC_IABR1_R_NVIC_UART7_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR1_R_NVIC_UART7_EN      ((uint32_t)0x80000000u)

#define NVIC_IABR1_NVIC_UART7_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR1_NVIC_UART7_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR1_NVIC_UART7_EN        ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISER2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER2_R_NVIC_RES80_BIT     (0u)
#define NVIC_ISER2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES80_EN      ((uint32_t)0x00000001u)

#define NVIC_ISER2_NVIC_RES80_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES80_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES80_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISER2_R_NVIC_RES81_BIT     (1u)
#define NVIC_ISER2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES81_EN      ((uint32_t)0x00000002u)

#define NVIC_ISER2_NVIC_RES81_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES81_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES81_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004u)
#define NVIC_ISER2_R_NVIC_RES82_BIT     (2u)
#define NVIC_ISER2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES82_EN      ((uint32_t)0x00000004u)

#define NVIC_ISER2_NVIC_RES82_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES82_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES82_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008u)
#define NVIC_ISER2_R_NVIC_RES83_BIT     (3u)
#define NVIC_ISER2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES83_EN      ((uint32_t)0x00000008u)

#define NVIC_ISER2_NVIC_RES83_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES83_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES83_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010u)
#define NVIC_ISER2_R_NVIC_I2C2_BIT      (4u)
#define NVIC_ISER2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010u)

#define NVIC_ISER2_NVIC_I2C2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_I2C2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_I2C2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020u)
#define NVIC_ISER2_R_NVIC_I2C3_BIT      (5u)
#define NVIC_ISER2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020u)

#define NVIC_ISER2_NVIC_I2C3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_I2C3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_I2C3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040u)
#define NVIC_ISER2_R_NVIC_TIMER4A_BIT   (6u)
#define NVIC_ISER2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040u)

#define NVIC_ISER2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080u)
#define NVIC_ISER2_R_NVIC_TIMER4B_BIT   (7u)
#define NVIC_ISER2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080u)

#define NVIC_ISER2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100u)
#define NVIC_ISER2_R_NVIC_RES88_BIT     (8u)
#define NVIC_ISER2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES88_EN      ((uint32_t)0x00000100u)

#define NVIC_ISER2_NVIC_RES88_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES88_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES88_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200u)
#define NVIC_ISER2_R_NVIC_RES89_BIT     (9u)
#define NVIC_ISER2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES89_EN      ((uint32_t)0x00000200u)

#define NVIC_ISER2_NVIC_RES89_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES89_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES89_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400u)
#define NVIC_ISER2_R_NVIC_RES90_BIT     (10u)
#define NVIC_ISER2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES90_EN      ((uint32_t)0x00000400u)

#define NVIC_ISER2_NVIC_RES90_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES90_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES90_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800u)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_BIT  (11u)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800u)

#define NVIC_ISER2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000u)
#define NVIC_ISER2_R_NVIC_RES92_BIT     (12u)
#define NVIC_ISER2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES92_EN      ((uint32_t)0x00001000u)

#define NVIC_ISER2_NVIC_RES92_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES92_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES92_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000u)
#define NVIC_ISER2_R_NVIC_RES93_BIT     (13u)
#define NVIC_ISER2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES93_EN      ((uint32_t)0x00002000u)

#define NVIC_ISER2_NVIC_RES93_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES93_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES93_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000u)
#define NVIC_ISER2_R_NVIC_RES94_BIT     (14u)
#define NVIC_ISER2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES94_EN      ((uint32_t)0x00004000u)

#define NVIC_ISER2_NVIC_RES94_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES94_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES94_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000u)
#define NVIC_ISER2_R_NVIC_RES95_BIT     (15u)
#define NVIC_ISER2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES95_EN      ((uint32_t)0x00008000u)

#define NVIC_ISER2_NVIC_RES95_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES95_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES95_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000u)
#define NVIC_ISER2_R_NVIC_RES96_BIT     (16u)
#define NVIC_ISER2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES96_EN      ((uint32_t)0x00010000u)

#define NVIC_ISER2_NVIC_RES96_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES96_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES96_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000u)
#define NVIC_ISER2_R_NVIC_RES97_BIT     (17u)
#define NVIC_ISER2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES97_EN      ((uint32_t)0x00020000u)

#define NVIC_ISER2_NVIC_RES97_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES97_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES97_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000u)
#define NVIC_ISER2_R_NVIC_RES98_BIT     (18u)
#define NVIC_ISER2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES98_EN      ((uint32_t)0x00040000u)

#define NVIC_ISER2_NVIC_RES98_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES98_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES98_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000u)
#define NVIC_ISER2_R_NVIC_RES99_BIT     (19u)
#define NVIC_ISER2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES99_EN      ((uint32_t)0x00080000u)

#define NVIC_ISER2_NVIC_RES99_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES99_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES99_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000u)
#define NVIC_ISER2_R_NVIC_RES100_BIT    (20u)
#define NVIC_ISER2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES100_EN     ((uint32_t)0x00100000u)

#define NVIC_ISER2_NVIC_RES100_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES100_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES100_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000u)
#define NVIC_ISER2_R_NVIC_RES101_BIT    (21u)
#define NVIC_ISER2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES101_EN     ((uint32_t)0x00200000u)

#define NVIC_ISER2_NVIC_RES101_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES101_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES101_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000u)
#define NVIC_ISER2_R_NVIC_RES102_BIT    (22u)
#define NVIC_ISER2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES102_EN     ((uint32_t)0x00400000u)

#define NVIC_ISER2_NVIC_RES102_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES102_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES102_EN       ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISER2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000u)
#define NVIC_ISER2_R_NVIC_RES103_BIT    (23u)
#define NVIC_ISER2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES103_EN     ((uint32_t)0x00800000u)

#define NVIC_ISER2_NVIC_RES103_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES103_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES103_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000u)
#define NVIC_ISER2_R_NVIC_RES104_BIT    (24u)
#define NVIC_ISER2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES104_EN     ((uint32_t)0x01000000u)

#define NVIC_ISER2_NVIC_RES104_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES104_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES104_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000u)
#define NVIC_ISER2_R_NVIC_RES105_BIT    (25u)
#define NVIC_ISER2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES105_EN     ((uint32_t)0x02000000u)

#define NVIC_ISER2_NVIC_RES105_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES105_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES105_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000u)
#define NVIC_ISER2_R_NVIC_RES106_BIT    (26u)
#define NVIC_ISER2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES106_EN     ((uint32_t)0x04000000u)

#define NVIC_ISER2_NVIC_RES106_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES106_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES106_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000u)
#define NVIC_ISER2_R_NVIC_RES107_BIT    (27u)
#define NVIC_ISER2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_RES107_EN     ((uint32_t)0x08000000u)

#define NVIC_ISER2_NVIC_RES107_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_RES107_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_RES107_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000u)
#define NVIC_ISER2_R_NVIC_TIMER5A_BIT   (28u)
#define NVIC_ISER2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000u)

#define NVIC_ISER2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000u)
#define NVIC_ISER2_R_NVIC_TIMER5B_BIT   (29u)
#define NVIC_ISER2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000u)

#define NVIC_ISER2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000u)
#define NVIC_ISER2_R_NVIC_WTIMER0A_BIT  (30u)
#define NVIC_ISER2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000u)

#define NVIC_ISER2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000u)
#define NVIC_ISER2_R_NVIC_WTIMER0B_BIT  (31u)
#define NVIC_ISER2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000u)

#define NVIC_ISER2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ICER2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER2_R_NVIC_RES80_BIT     (0u)
#define NVIC_ICER2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES80_EN      ((uint32_t)0x00000001u)

#define NVIC_ICER2_NVIC_RES80_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES80_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES80_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICER2_R_NVIC_RES81_BIT     (1u)
#define NVIC_ICER2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES81_EN      ((uint32_t)0x00000002u)

#define NVIC_ICER2_NVIC_RES81_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES81_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES81_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004u)
#define NVIC_ICER2_R_NVIC_RES82_BIT     (2u)
#define NVIC_ICER2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES82_EN      ((uint32_t)0x00000004u)

#define NVIC_ICER2_NVIC_RES82_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES82_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES82_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008u)
#define NVIC_ICER2_R_NVIC_RES83_BIT     (3u)
#define NVIC_ICER2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES83_EN      ((uint32_t)0x00000008u)

#define NVIC_ICER2_NVIC_RES83_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES83_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES83_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010u)
#define NVIC_ICER2_R_NVIC_I2C2_BIT      (4u)
#define NVIC_ICER2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010u)

#define NVIC_ICER2_NVIC_I2C2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_I2C2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_I2C2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020u)
#define NVIC_ICER2_R_NVIC_I2C3_BIT      (5u)
#define NVIC_ICER2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020u)

#define NVIC_ICER2_NVIC_I2C3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_I2C3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_I2C3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040u)
#define NVIC_ICER2_R_NVIC_TIMER4A_BIT   (6u)
#define NVIC_ICER2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040u)

#define NVIC_ICER2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080u)
#define NVIC_ICER2_R_NVIC_TIMER4B_BIT   (7u)
#define NVIC_ICER2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080u)

#define NVIC_ICER2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100u)
#define NVIC_ICER2_R_NVIC_RES88_BIT     (8u)
#define NVIC_ICER2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES88_EN      ((uint32_t)0x00000100u)

#define NVIC_ICER2_NVIC_RES88_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES88_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES88_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200u)
#define NVIC_ICER2_R_NVIC_RES89_BIT     (9u)
#define NVIC_ICER2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES89_EN      ((uint32_t)0x00000200u)

#define NVIC_ICER2_NVIC_RES89_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES89_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES89_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400u)
#define NVIC_ICER2_R_NVIC_RES90_BIT     (10u)
#define NVIC_ICER2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES90_EN      ((uint32_t)0x00000400u)

#define NVIC_ICER2_NVIC_RES90_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES90_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES90_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800u)
#define NVIC_ICER2_R_NVIC_RES93_EPI_IN_BIT  (11u)
#define NVIC_ICER2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800u)

#define NVIC_ICER2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000u)
#define NVIC_ICER2_R_NVIC_RES92_BIT     (12u)
#define NVIC_ICER2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES92_EN      ((uint32_t)0x00001000u)

#define NVIC_ICER2_NVIC_RES92_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES92_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES92_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000u)
#define NVIC_ICER2_R_NVIC_RES93_BIT     (13u)
#define NVIC_ICER2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES93_EN      ((uint32_t)0x00002000u)

#define NVIC_ICER2_NVIC_RES93_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES93_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES93_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000u)
#define NVIC_ICER2_R_NVIC_RES94_BIT     (14u)
#define NVIC_ICER2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES94_EN      ((uint32_t)0x00004000u)

#define NVIC_ICER2_NVIC_RES94_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES94_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES94_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000u)
#define NVIC_ICER2_R_NVIC_RES95_BIT     (15u)
#define NVIC_ICER2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES95_EN      ((uint32_t)0x00008000u)

#define NVIC_ICER2_NVIC_RES95_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES95_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES95_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000u)
#define NVIC_ICER2_R_NVIC_RES96_BIT     (16u)
#define NVIC_ICER2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES96_EN      ((uint32_t)0x00010000u)

#define NVIC_ICER2_NVIC_RES96_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES96_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES96_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000u)
#define NVIC_ICER2_R_NVIC_RES97_BIT     (17u)
#define NVIC_ICER2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES97_EN      ((uint32_t)0x00020000u)

#define NVIC_ICER2_NVIC_RES97_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES97_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES97_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000u)
#define NVIC_ICER2_R_NVIC_RES98_BIT     (18u)
#define NVIC_ICER2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES98_EN      ((uint32_t)0x00040000u)

#define NVIC_ICER2_NVIC_RES98_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES98_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES98_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000u)
#define NVIC_ICER2_R_NVIC_RES99_BIT     (19u)
#define NVIC_ICER2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES99_EN      ((uint32_t)0x00080000u)

#define NVIC_ICER2_NVIC_RES99_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES99_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES99_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000u)
#define NVIC_ICER2_R_NVIC_RES100_BIT    (20u)
#define NVIC_ICER2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES100_EN     ((uint32_t)0x00100000u)

#define NVIC_ICER2_NVIC_RES100_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES100_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES100_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000u)
#define NVIC_ICER2_R_NVIC_RES101_BIT    (21u)
#define NVIC_ICER2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES101_EN     ((uint32_t)0x00200000u)

#define NVIC_ICER2_NVIC_RES101_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES101_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES101_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000u)
#define NVIC_ICER2_R_NVIC_RES102_BIT    (22u)
#define NVIC_ICER2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES102_EN     ((uint32_t)0x00400000u)

#define NVIC_ICER2_NVIC_RES102_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES102_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES102_EN       ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICER2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000u)
#define NVIC_ICER2_R_NVIC_RES103_BIT    (23u)
#define NVIC_ICER2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES103_EN     ((uint32_t)0x00800000u)

#define NVIC_ICER2_NVIC_RES103_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES103_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES103_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000u)
#define NVIC_ICER2_R_NVIC_RES104_BIT    (24u)
#define NVIC_ICER2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES104_EN     ((uint32_t)0x01000000u)

#define NVIC_ICER2_NVIC_RES104_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES104_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES104_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000u)
#define NVIC_ICER2_R_NVIC_RES105_BIT    (25u)
#define NVIC_ICER2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES105_EN     ((uint32_t)0x02000000u)

#define NVIC_ICER2_NVIC_RES105_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES105_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES105_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000u)
#define NVIC_ICER2_R_NVIC_RES106_BIT    (26u)
#define NVIC_ICER2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES106_EN     ((uint32_t)0x04000000u)

#define NVIC_ICER2_NVIC_RES106_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES106_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES106_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000u)
#define NVIC_ICER2_R_NVIC_RES107_BIT    (27u)
#define NVIC_ICER2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_RES107_EN     ((uint32_t)0x08000000u)

#define NVIC_ICER2_NVIC_RES107_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_RES107_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_RES107_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000u)
#define NVIC_ICER2_R_NVIC_TIMER5A_BIT   (28u)
#define NVIC_ICER2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000u)

#define NVIC_ICER2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000u)
#define NVIC_ICER2_R_NVIC_TIMER5B_BIT   (29u)
#define NVIC_ICER2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000u)

#define NVIC_ICER2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000u)
#define NVIC_ICER2_R_NVIC_WTIMER0A_BIT  (30u)
#define NVIC_ICER2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000u)

#define NVIC_ICER2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000u)
#define NVIC_ICER2_R_NVIC_WTIMER0B_BIT  (31u)
#define NVIC_ICER2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000u)

#define NVIC_ICER2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISPR2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR2_R_NVIC_RES80_BIT     (0u)
#define NVIC_ISPR2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES80_EN      ((uint32_t)0x00000001u)

#define NVIC_ISPR2_NVIC_RES80_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES80_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES80_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002u)
#define NVIC_ISPR2_R_NVIC_RES81_BIT     (1u)
#define NVIC_ISPR2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES81_EN      ((uint32_t)0x00000002u)

#define NVIC_ISPR2_NVIC_RES81_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES81_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES81_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004u)
#define NVIC_ISPR2_R_NVIC_RES82_BIT     (2u)
#define NVIC_ISPR2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES82_EN      ((uint32_t)0x00000004u)

#define NVIC_ISPR2_NVIC_RES82_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES82_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES82_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008u)
#define NVIC_ISPR2_R_NVIC_RES83_BIT     (3u)
#define NVIC_ISPR2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES83_EN      ((uint32_t)0x00000008u)

#define NVIC_ISPR2_NVIC_RES83_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES83_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES83_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010u)
#define NVIC_ISPR2_R_NVIC_I2C2_BIT      (4u)
#define NVIC_ISPR2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010u)

#define NVIC_ISPR2_NVIC_I2C2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_I2C2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_I2C2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020u)
#define NVIC_ISPR2_R_NVIC_I2C3_BIT      (5u)
#define NVIC_ISPR2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020u)

#define NVIC_ISPR2_NVIC_I2C3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_I2C3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_I2C3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040u)
#define NVIC_ISPR2_R_NVIC_TIMER4A_BIT   (6u)
#define NVIC_ISPR2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040u)

#define NVIC_ISPR2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080u)
#define NVIC_ISPR2_R_NVIC_TIMER4B_BIT   (7u)
#define NVIC_ISPR2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080u)

#define NVIC_ISPR2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100u)
#define NVIC_ISPR2_R_NVIC_RES88_BIT     (8u)
#define NVIC_ISPR2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES88_EN      ((uint32_t)0x00000100u)

#define NVIC_ISPR2_NVIC_RES88_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES88_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES88_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200u)
#define NVIC_ISPR2_R_NVIC_RES89_BIT     (9u)
#define NVIC_ISPR2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES89_EN      ((uint32_t)0x00000200u)

#define NVIC_ISPR2_NVIC_RES89_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES89_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES89_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400u)
#define NVIC_ISPR2_R_NVIC_RES90_BIT     (10u)
#define NVIC_ISPR2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES90_EN      ((uint32_t)0x00000400u)

#define NVIC_ISPR2_NVIC_RES90_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES90_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES90_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800u)
#define NVIC_ISPR2_R_NVIC_RES93_EPI_IN_BIT  (11u)
#define NVIC_ISPR2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800u)

#define NVIC_ISPR2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000u)
#define NVIC_ISPR2_R_NVIC_RES92_BIT     (12u)
#define NVIC_ISPR2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES92_EN      ((uint32_t)0x00001000u)

#define NVIC_ISPR2_NVIC_RES92_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES92_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES92_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000u)
#define NVIC_ISPR2_R_NVIC_RES93_BIT     (13u)
#define NVIC_ISPR2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES93_EN      ((uint32_t)0x00002000u)

#define NVIC_ISPR2_NVIC_RES93_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES93_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES93_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000u)
#define NVIC_ISPR2_R_NVIC_RES94_BIT     (14u)
#define NVIC_ISPR2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES94_EN      ((uint32_t)0x00004000u)

#define NVIC_ISPR2_NVIC_RES94_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES94_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES94_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000u)
#define NVIC_ISPR2_R_NVIC_RES95_BIT     (15u)
#define NVIC_ISPR2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES95_EN      ((uint32_t)0x00008000u)

#define NVIC_ISPR2_NVIC_RES95_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES95_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES95_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000u)
#define NVIC_ISPR2_R_NVIC_RES96_BIT     (16u)
#define NVIC_ISPR2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES96_EN      ((uint32_t)0x00010000u)

#define NVIC_ISPR2_NVIC_RES96_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES96_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES96_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000u)
#define NVIC_ISPR2_R_NVIC_RES97_BIT     (17u)
#define NVIC_ISPR2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES97_EN      ((uint32_t)0x00020000u)

#define NVIC_ISPR2_NVIC_RES97_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES97_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES97_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000u)
#define NVIC_ISPR2_R_NVIC_RES98_BIT     (18u)
#define NVIC_ISPR2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES98_EN      ((uint32_t)0x00040000u)

#define NVIC_ISPR2_NVIC_RES98_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES98_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES98_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000u)
#define NVIC_ISPR2_R_NVIC_RES99_BIT     (19u)
#define NVIC_ISPR2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES99_EN      ((uint32_t)0x00080000u)

#define NVIC_ISPR2_NVIC_RES99_MASK      ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES99_DIS       ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES99_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000u)
#define NVIC_ISPR2_R_NVIC_RES100_BIT    (20u)
#define NVIC_ISPR2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES100_EN     ((uint32_t)0x00100000u)

#define NVIC_ISPR2_NVIC_RES100_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES100_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES100_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000u)
#define NVIC_ISPR2_R_NVIC_RES101_BIT    (21u)
#define NVIC_ISPR2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES101_EN     ((uint32_t)0x00200000u)

#define NVIC_ISPR2_NVIC_RES101_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES101_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES101_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000u)
#define NVIC_ISPR2_R_NVIC_RES102_BIT    (22u)
#define NVIC_ISPR2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES102_EN     ((uint32_t)0x00400000u)

#define NVIC_ISPR2_NVIC_RES102_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES102_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES102_EN       ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ISPR2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000u)
#define NVIC_ISPR2_R_NVIC_RES103_BIT    (23u)
#define NVIC_ISPR2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES103_EN     ((uint32_t)0x00800000u)

#define NVIC_ISPR2_NVIC_RES103_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES103_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES103_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000u)
#define NVIC_ISPR2_R_NVIC_RES104_BIT    (24u)
#define NVIC_ISPR2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES104_EN     ((uint32_t)0x01000000u)

#define NVIC_ISPR2_NVIC_RES104_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES104_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES104_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000u)
#define NVIC_ISPR2_R_NVIC_RES105_BIT    (25u)
#define NVIC_ISPR2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES105_EN     ((uint32_t)0x02000000u)

#define NVIC_ISPR2_NVIC_RES105_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES105_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES105_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000u)
#define NVIC_ISPR2_R_NVIC_RES106_BIT    (26u)
#define NVIC_ISPR2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES106_EN     ((uint32_t)0x04000000u)

#define NVIC_ISPR2_NVIC_RES106_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES106_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES106_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000u)
#define NVIC_ISPR2_R_NVIC_RES107_BIT    (27u)
#define NVIC_ISPR2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_RES107_EN     ((uint32_t)0x08000000u)

#define NVIC_ISPR2_NVIC_RES107_MASK     ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_RES107_DIS      ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_RES107_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000u)
#define NVIC_ISPR2_R_NVIC_TIMER5A_BIT   (28u)
#define NVIC_ISPR2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000u)

#define NVIC_ISPR2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000u)
#define NVIC_ISPR2_R_NVIC_TIMER5B_BIT   (29u)
#define NVIC_ISPR2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000u)

#define NVIC_ISPR2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000u)
#define NVIC_ISPR2_R_NVIC_WTIMER0A_BIT  (30u)
#define NVIC_ISPR2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000u)

#define NVIC_ISPR2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000u)
#define NVIC_ISPR2_R_NVIC_WTIMER0B_BIT  (31u)
#define NVIC_ISPR2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000u)

#define NVIC_ISPR2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICPR2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR2_R_NVIC_RES80_BIT     (0u)
#define NVIC_ICPR2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES80_EN      ((uint32_t)0x00000001u)

#define NVIC_ICPR2_NVIC_RES80_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES80_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES80_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002u)
#define NVIC_ICPR2_R_NVIC_RES81_BIT     (1u)
#define NVIC_ICPR2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES81_EN      ((uint32_t)0x00000002u)

#define NVIC_ICPR2_NVIC_RES81_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES81_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES81_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004u)
#define NVIC_ICPR2_R_NVIC_RES82_BIT     (2u)
#define NVIC_ICPR2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES82_EN      ((uint32_t)0x00000004u)

#define NVIC_ICPR2_NVIC_RES82_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES82_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES82_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008u)
#define NVIC_ICPR2_R_NVIC_RES83_BIT     (3u)
#define NVIC_ICPR2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES83_EN      ((uint32_t)0x00000008u)

#define NVIC_ICPR2_NVIC_RES83_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES83_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES83_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010u)
#define NVIC_ICPR2_R_NVIC_I2C2_BIT      (4u)
#define NVIC_ICPR2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010u)

#define NVIC_ICPR2_NVIC_I2C2_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_I2C2_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_I2C2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020u)
#define NVIC_ICPR2_R_NVIC_I2C3_BIT      (5u)
#define NVIC_ICPR2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020u)

#define NVIC_ICPR2_NVIC_I2C3_MASK       ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_I2C3_DIS        ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_I2C3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040u)
#define NVIC_ICPR2_R_NVIC_TIMER4A_BIT   (6u)
#define NVIC_ICPR2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040u)

#define NVIC_ICPR2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080u)
#define NVIC_ICPR2_R_NVIC_TIMER4B_BIT   (7u)
#define NVIC_ICPR2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080u)

#define NVIC_ICPR2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100u)
#define NVIC_ICPR2_R_NVIC_RES88_BIT     (8u)
#define NVIC_ICPR2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES88_EN      ((uint32_t)0x00000100u)

#define NVIC_ICPR2_NVIC_RES88_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES88_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES88_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200u)
#define NVIC_ICPR2_R_NVIC_RES89_BIT     (9u)
#define NVIC_ICPR2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES89_EN      ((uint32_t)0x00000200u)

#define NVIC_ICPR2_NVIC_RES89_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES89_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES89_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400u)
#define NVIC_ICPR2_R_NVIC_RES90_BIT     (10u)
#define NVIC_ICPR2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES90_EN      ((uint32_t)0x00000400u)

#define NVIC_ICPR2_NVIC_RES90_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES90_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES90_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800u)
#define NVIC_ICPR2_R_NVIC_RES93_EPI_IN_BIT  (11u)
#define NVIC_ICPR2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800u)

#define NVIC_ICPR2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000u)
#define NVIC_ICPR2_R_NVIC_RES92_BIT     (12u)
#define NVIC_ICPR2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES92_EN      ((uint32_t)0x00001000u)

#define NVIC_ICPR2_NVIC_RES92_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES92_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES92_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000u)
#define NVIC_ICPR2_R_NVIC_RES93_BIT     (13u)
#define NVIC_ICPR2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES93_EN      ((uint32_t)0x00002000u)

#define NVIC_ICPR2_NVIC_RES93_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES93_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES93_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000u)
#define NVIC_ICPR2_R_NVIC_RES94_BIT     (14u)
#define NVIC_ICPR2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES94_EN      ((uint32_t)0x00004000u)

#define NVIC_ICPR2_NVIC_RES94_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES94_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES94_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000u)
#define NVIC_ICPR2_R_NVIC_RES95_BIT     (15u)
#define NVIC_ICPR2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES95_EN      ((uint32_t)0x00008000u)

#define NVIC_ICPR2_NVIC_RES95_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES95_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES95_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000u)
#define NVIC_ICPR2_R_NVIC_RES96_BIT     (16u)
#define NVIC_ICPR2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES96_EN      ((uint32_t)0x00010000u)

#define NVIC_ICPR2_NVIC_RES96_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES96_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES96_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000u)
#define NVIC_ICPR2_R_NVIC_RES97_BIT     (17u)
#define NVIC_ICPR2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES97_EN      ((uint32_t)0x00020000u)

#define NVIC_ICPR2_NVIC_RES97_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES97_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES97_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000u)
#define NVIC_ICPR2_R_NVIC_RES98_BIT     (18u)
#define NVIC_ICPR2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES98_EN      ((uint32_t)0x00040000u)

#define NVIC_ICPR2_NVIC_RES98_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES98_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES98_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000u)
#define NVIC_ICPR2_R_NVIC_RES99_BIT     (19u)
#define NVIC_ICPR2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES99_EN      ((uint32_t)0x00080000u)

#define NVIC_ICPR2_NVIC_RES99_MASK      ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES99_DIS       ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES99_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000u)
#define NVIC_ICPR2_R_NVIC_RES100_BIT    (20u)
#define NVIC_ICPR2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES100_EN     ((uint32_t)0x00100000u)

#define NVIC_ICPR2_NVIC_RES100_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES100_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES100_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000u)
#define NVIC_ICPR2_R_NVIC_RES101_BIT    (21u)
#define NVIC_ICPR2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES101_EN     ((uint32_t)0x00200000u)

#define NVIC_ICPR2_NVIC_RES101_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES101_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES101_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000u)
#define NVIC_ICPR2_R_NVIC_RES102_BIT    (22u)
#define NVIC_ICPR2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES102_EN     ((uint32_t)0x00400000u)

#define NVIC_ICPR2_NVIC_RES102_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES102_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES102_EN       ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_ICPR2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000u)
#define NVIC_ICPR2_R_NVIC_RES103_BIT    (23u)
#define NVIC_ICPR2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES103_EN     ((uint32_t)0x00800000u)

#define NVIC_ICPR2_NVIC_RES103_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES103_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES103_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000u)
#define NVIC_ICPR2_R_NVIC_RES104_BIT    (24u)
#define NVIC_ICPR2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES104_EN     ((uint32_t)0x01000000u)

#define NVIC_ICPR2_NVIC_RES104_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES104_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES104_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000u)
#define NVIC_ICPR2_R_NVIC_RES105_BIT    (25u)
#define NVIC_ICPR2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES105_EN     ((uint32_t)0x02000000u)

#define NVIC_ICPR2_NVIC_RES105_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES105_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES105_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000u)
#define NVIC_ICPR2_R_NVIC_RES106_BIT    (26u)
#define NVIC_ICPR2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES106_EN     ((uint32_t)0x04000000u)

#define NVIC_ICPR2_NVIC_RES106_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES106_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES106_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000u)
#define NVIC_ICPR2_R_NVIC_RES107_BIT    (27u)
#define NVIC_ICPR2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_RES107_EN     ((uint32_t)0x08000000u)

#define NVIC_ICPR2_NVIC_RES107_MASK     ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_RES107_DIS      ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_RES107_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000u)
#define NVIC_ICPR2_R_NVIC_TIMER5A_BIT   (28u)
#define NVIC_ICPR2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000u)

#define NVIC_ICPR2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000u)
#define NVIC_ICPR2_R_NVIC_TIMER5B_BIT   (29u)
#define NVIC_ICPR2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000u)

#define NVIC_ICPR2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000u)
#define NVIC_ICPR2_R_NVIC_WTIMER0A_BIT  (30u)
#define NVIC_ICPR2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000u)

#define NVIC_ICPR2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000u)
#define NVIC_ICPR2_R_NVIC_WTIMER0B_BIT  (31u)
#define NVIC_ICPR2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000u)

#define NVIC_ICPR2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* IABR2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR2_R_NVIC_RES80_BIT     (0u)
#define NVIC_IABR2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES80_EN      ((uint32_t)0x00000001u)

#define NVIC_IABR2_NVIC_RES80_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES80_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES80_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002u)
#define NVIC_IABR2_R_NVIC_RES81_BIT     (1u)
#define NVIC_IABR2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES81_EN      ((uint32_t)0x00000002u)

#define NVIC_IABR2_NVIC_RES81_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES81_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES81_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004u)
#define NVIC_IABR2_R_NVIC_RES82_BIT     (2u)
#define NVIC_IABR2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES82_EN      ((uint32_t)0x00000004u)

#define NVIC_IABR2_NVIC_RES82_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES82_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES82_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008u)
#define NVIC_IABR2_R_NVIC_RES83_BIT     (3u)
#define NVIC_IABR2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES83_EN      ((uint32_t)0x00000008u)

#define NVIC_IABR2_NVIC_RES83_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES83_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES83_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010u)
#define NVIC_IABR2_R_NVIC_I2C2_BIT      (4u)
#define NVIC_IABR2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010u)

#define NVIC_IABR2_NVIC_I2C2_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_I2C2_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_I2C2_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020u)
#define NVIC_IABR2_R_NVIC_I2C3_BIT      (5u)
#define NVIC_IABR2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020u)

#define NVIC_IABR2_NVIC_I2C3_MASK       ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_I2C3_DIS        ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_I2C3_EN         ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040u)
#define NVIC_IABR2_R_NVIC_TIMER4A_BIT   (6u)
#define NVIC_IABR2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040u)

#define NVIC_IABR2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080u)
#define NVIC_IABR2_R_NVIC_TIMER4B_BIT   (7u)
#define NVIC_IABR2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080u)

#define NVIC_IABR2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100u)
#define NVIC_IABR2_R_NVIC_RES88_BIT     (8u)
#define NVIC_IABR2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES88_EN      ((uint32_t)0x00000100u)

#define NVIC_IABR2_NVIC_RES88_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES88_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES88_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200u)
#define NVIC_IABR2_R_NVIC_RES89_BIT     (9u)
#define NVIC_IABR2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES89_EN      ((uint32_t)0x00000200u)

#define NVIC_IABR2_NVIC_RES89_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES89_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES89_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400u)
#define NVIC_IABR2_R_NVIC_RES90_BIT     (10u)
#define NVIC_IABR2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES90_EN      ((uint32_t)0x00000400u)

#define NVIC_IABR2_NVIC_RES90_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES90_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES90_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800u)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_BIT  (11u)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800u)

#define NVIC_IABR2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000u)
#define NVIC_IABR2_R_NVIC_RES92_BIT     (12u)
#define NVIC_IABR2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES92_EN      ((uint32_t)0x00001000u)

#define NVIC_IABR2_NVIC_RES92_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES92_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES92_EN        ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000u)
#define NVIC_IABR2_R_NVIC_RES93_BIT     (13u)
#define NVIC_IABR2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES93_EN      ((uint32_t)0x00002000u)

#define NVIC_IABR2_NVIC_RES93_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES93_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES93_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000u)
#define NVIC_IABR2_R_NVIC_RES94_BIT     (14u)
#define NVIC_IABR2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES94_EN      ((uint32_t)0x00004000u)

#define NVIC_IABR2_NVIC_RES94_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES94_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES94_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000u)
#define NVIC_IABR2_R_NVIC_RES95_BIT     (15u)
#define NVIC_IABR2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES95_EN      ((uint32_t)0x00008000u)

#define NVIC_IABR2_NVIC_RES95_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES95_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES95_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000u)
#define NVIC_IABR2_R_NVIC_RES96_BIT     (16u)
#define NVIC_IABR2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES96_EN      ((uint32_t)0x00010000u)

#define NVIC_IABR2_NVIC_RES96_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES96_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES96_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000u)
#define NVIC_IABR2_R_NVIC_RES97_BIT     (17u)
#define NVIC_IABR2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES97_EN      ((uint32_t)0x00020000u)

#define NVIC_IABR2_NVIC_RES97_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES97_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES97_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000u)
#define NVIC_IABR2_R_NVIC_RES98_BIT     (18u)
#define NVIC_IABR2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES98_EN      ((uint32_t)0x00040000u)

#define NVIC_IABR2_NVIC_RES98_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES98_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES98_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000u)
#define NVIC_IABR2_R_NVIC_RES99_BIT     (19u)
#define NVIC_IABR2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES99_EN      ((uint32_t)0x00080000u)

#define NVIC_IABR2_NVIC_RES99_MASK      ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES99_DIS       ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES99_EN        ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000u)
#define NVIC_IABR2_R_NVIC_RES100_BIT    (20u)
#define NVIC_IABR2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES100_EN     ((uint32_t)0x00100000u)

#define NVIC_IABR2_NVIC_RES100_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES100_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES100_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000u)
#define NVIC_IABR2_R_NVIC_RES101_BIT    (21u)
#define NVIC_IABR2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES101_EN     ((uint32_t)0x00200000u)

#define NVIC_IABR2_NVIC_RES101_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES101_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES101_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000u)
#define NVIC_IABR2_R_NVIC_RES102_BIT    (22u)
#define NVIC_IABR2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES102_EN     ((uint32_t)0x00400000u)

#define NVIC_IABR2_NVIC_RES102_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES102_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES102_EN       ((uint32_t)0x00000001u)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000u)
#define NVIC_IABR2_R_NVIC_RES103_BIT    (23u)
#define NVIC_IABR2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES103_EN     ((uint32_t)0x00800000u)

#define NVIC_IABR2_NVIC_RES103_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES103_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES103_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000u)
#define NVIC_IABR2_R_NVIC_RES104_BIT    (24u)
#define NVIC_IABR2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES104_EN     ((uint32_t)0x01000000u)

#define NVIC_IABR2_NVIC_RES104_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES104_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES104_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000u)
#define NVIC_IABR2_R_NVIC_RES105_BIT    (25u)
#define NVIC_IABR2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES105_EN     ((uint32_t)0x02000000u)

#define NVIC_IABR2_NVIC_RES105_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES105_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES105_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000u)
#define NVIC_IABR2_R_NVIC_RES106_BIT    (26u)
#define NVIC_IABR2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES106_EN     ((uint32_t)0x04000000u)

#define NVIC_IABR2_NVIC_RES106_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES106_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES106_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000u)
#define NVIC_IABR2_R_NVIC_RES107_BIT    (27u)
#define NVIC_IABR2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_RES107_EN     ((uint32_t)0x08000000u)

#define NVIC_IABR2_NVIC_RES107_MASK     ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_RES107_DIS      ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_RES107_EN       ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000u)
#define NVIC_IABR2_R_NVIC_TIMER5A_BIT   (28u)
#define NVIC_IABR2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000u)

#define NVIC_IABR2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000u)
#define NVIC_IABR2_R_NVIC_TIMER5B_BIT   (29u)
#define NVIC_IABR2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000u)

#define NVIC_IABR2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000u)
#define NVIC_IABR2_R_NVIC_WTIMER0A_BIT  (30u)
#define NVIC_IABR2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000u)

#define NVIC_IABR2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000u)
#define NVIC_IABR2_R_NVIC_WTIMER0B_BIT  (31u)
#define NVIC_IABR2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000u)

#define NVIC_IABR2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001u)
/*----------*/

/********************************************************************************************/
/************************************* ISER3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER1A_MASK ((uint32_t)0x00000001u)
#define NVIC_ISER3_R_NVIC_WTIMER1A_BIT  (0u)
#define NVIC_ISER3_R_NVIC_WTIMER1A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER1A_EN   ((uint32_t)0x00000001u)

#define NVIC_ISER3_NVIC_WTIMER1A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER1A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER1A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER1B_MASK ((uint32_t)0x00000002u)
#define NVIC_ISER3_R_NVIC_WTIMER1B_BIT  (1u)
#define NVIC_ISER3_R_NVIC_WTIMER1B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER1B_EN   ((uint32_t)0x00000002u)

#define NVIC_ISER3_NVIC_WTIMER1B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER1B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER1B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER2A_MASK ((uint32_t)0x00000004u)
#define NVIC_ISER3_R_NVIC_WTIMER2A_BIT  (2u)
#define NVIC_ISER3_R_NVIC_WTIMER2A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER2A_EN   ((uint32_t)0x00000004u)

#define NVIC_ISER3_NVIC_WTIMER2A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER2A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER2A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER2B_MASK ((uint32_t)0x00000008u)
#define NVIC_ISER3_R_NVIC_WTIMER2B_BIT  (3u)
#define NVIC_ISER3_R_NVIC_WTIMER2B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER2B_EN   ((uint32_t)0x00000008u)

#define NVIC_ISER3_NVIC_WTIMER2B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER2B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER2B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER3A_MASK ((uint32_t)0x00000010u)
#define NVIC_ISER3_R_NVIC_WTIMER3A_BIT  (4u)
#define NVIC_ISER3_R_NVIC_WTIMER3A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER3A_EN   ((uint32_t)0x00000010u)

#define NVIC_ISER3_NVIC_WTIMER3A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER3A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER3A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER3B_MASK ((uint32_t)0x00000020u)
#define NVIC_ISER3_R_NVIC_WTIMER3B_BIT  (5u)
#define NVIC_ISER3_R_NVIC_WTIMER3B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER3B_EN   ((uint32_t)0x00000020u)

#define NVIC_ISER3_NVIC_WTIMER3B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER3B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER3B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER4A_MASK ((uint32_t)0x00000040u)
#define NVIC_ISER3_R_NVIC_WTIMER4A_BIT  (6u)
#define NVIC_ISER3_R_NVIC_WTIMER4A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER4A_EN   ((uint32_t)0x00000040u)

#define NVIC_ISER3_NVIC_WTIMER4A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER4A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER4A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER4B_MASK ((uint32_t)0x00000080u)
#define NVIC_ISER3_R_NVIC_WTIMER4B_BIT  (7u)
#define NVIC_ISER3_R_NVIC_WTIMER4B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER4B_EN   ((uint32_t)0x00000080u)

#define NVIC_ISER3_NVIC_WTIMER4B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER4B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER4B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER5A_MASK ((uint32_t)0x00000100u)
#define NVIC_ISER3_R_NVIC_WTIMER5A_BIT  (8u)
#define NVIC_ISER3_R_NVIC_WTIMER5A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER5A_EN   ((uint32_t)0x00000100u)

#define NVIC_ISER3_NVIC_WTIMER5A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER5A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER5A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_WTIMER5B_MASK ((uint32_t)0x00000200u)
#define NVIC_ISER3_R_NVIC_WTIMER5B_BIT  (9u)
#define NVIC_ISER3_R_NVIC_WTIMER5B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_WTIMER5B_EN   ((uint32_t)0x00000200u)

#define NVIC_ISER3_NVIC_WTIMER5B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_WTIMER5B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_WTIMER5B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_SYSEXC_MASK ((uint32_t)0x00000400u)
#define NVIC_ISER3_R_NVIC_SYSEXC_BIT  (10u)
#define NVIC_ISER3_R_NVIC_SYSEXC_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_SYSEXC_EN   ((uint32_t)0x00000400u)

#define NVIC_ISER3_NVIC_SYSEXC_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_SYSEXC_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_SYSEXC_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES123_MASK ((uint32_t)0x00000800u)
#define NVIC_ISER3_R_NVIC_RES123_BIT  (11u)
#define NVIC_ISER3_R_NVIC_RES123_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES123_EN   ((uint32_t)0x00000800u)

#define NVIC_ISER3_NVIC_RES123_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES123_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES123_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES124_MASK ((uint32_t)0x00001000u)
#define NVIC_ISER3_R_NVIC_RES124_BIT  (12u)
#define NVIC_ISER3_R_NVIC_RES124_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES124_EN   ((uint32_t)0x00001000u)

#define NVIC_ISER3_NVIC_RES124_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES124_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES124_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES125_MASK ((uint32_t)0x00002000u)
#define NVIC_ISER3_R_NVIC_RES125_BIT  (13u)
#define NVIC_ISER3_R_NVIC_RES125_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES125_EN   ((uint32_t)0x00002000u)

#define NVIC_ISER3_NVIC_RES125_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES125_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES125_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES126_MASK ((uint32_t)0x00004000u)
#define NVIC_ISER3_R_NVIC_RES126_BIT  (14u)
#define NVIC_ISER3_R_NVIC_RES126_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES126_EN   ((uint32_t)0x00004000u)

#define NVIC_ISER3_NVIC_RES126_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES126_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES126_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES127_MASK ((uint32_t)0x00008000u)
#define NVIC_ISER3_R_NVIC_RES127_BIT  (15u)
#define NVIC_ISER3_R_NVIC_RES127_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES127_EN   ((uint32_t)0x00008000u)

#define NVIC_ISER3_NVIC_RES127_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES127_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES127_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES128_MASK ((uint32_t)0x00010000u)
#define NVIC_ISER3_R_NVIC_RES128_BIT  (16u)
#define NVIC_ISER3_R_NVIC_RES128_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES128_EN   ((uint32_t)0x00010000u)

#define NVIC_ISER3_NVIC_RES128_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES128_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES128_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES129_MASK ((uint32_t)0x00020000u)
#define NVIC_ISER3_R_NVIC_RES129_BIT  (17u)
#define NVIC_ISER3_R_NVIC_RES129_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES129_EN   ((uint32_t)0x00020000u)

#define NVIC_ISER3_NVIC_RES129_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES129_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES129_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES130_MASK ((uint32_t)0x00040000u)
#define NVIC_ISER3_R_NVIC_RES130_BIT  (18u)
#define NVIC_ISER3_R_NVIC_RES130_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES130_EN   ((uint32_t)0x00040000u)

#define NVIC_ISER3_NVIC_RES130_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES130_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES130_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES131_MASK ((uint32_t)0x00080000u)
#define NVIC_ISER3_R_NVIC_RES131_BIT  (19u)
#define NVIC_ISER3_R_NVIC_RES131_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES131_EN   ((uint32_t)0x00080000u)

#define NVIC_ISER3_NVIC_RES131_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES131_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES131_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES132_MASK ((uint32_t)0x00100000u)
#define NVIC_ISER3_R_NVIC_RES132_BIT  (20u)
#define NVIC_ISER3_R_NVIC_RES132_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES132_EN   ((uint32_t)0x00100000u)

#define NVIC_ISER3_NVIC_RES132_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES132_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES132_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES133_MASK ((uint32_t)0x00200000u)
#define NVIC_ISER3_R_NVIC_RES133_BIT  (21u)
#define NVIC_ISER3_R_NVIC_RES133_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES133_EN   ((uint32_t)0x00200000u)

#define NVIC_ISER3_NVIC_RES133_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES133_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES133_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES134_MASK ((uint32_t)0x00400000u)
#define NVIC_ISER3_R_NVIC_RES134_BIT  (22u)
#define NVIC_ISER3_R_NVIC_RES134_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES134_EN   ((uint32_t)0x00400000u)

#define NVIC_ISER3_NVIC_RES134_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES134_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES134_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES135_MASK ((uint32_t)0x00800000u)
#define NVIC_ISER3_R_NVIC_RES135_BIT  (23u)
#define NVIC_ISER3_R_NVIC_RES135_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES135_EN   ((uint32_t)0x00800000u)

#define NVIC_ISER3_NVIC_RES135_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES135_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES135_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES136_MASK ((uint32_t)0x01000000u)
#define NVIC_ISER3_R_NVIC_RES136_BIT  (24u)
#define NVIC_ISER3_R_NVIC_RES136_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES136_EN   ((uint32_t)0x01000000u)

#define NVIC_ISER3_NVIC_RES136_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES136_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES136_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES137_MASK ((uint32_t)0x02000000u)
#define NVIC_ISER3_R_NVIC_RES137_BIT  (25u)
#define NVIC_ISER3_R_NVIC_RES137_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES137_EN   ((uint32_t)0x02000000u)

#define NVIC_ISER3_NVIC_RES137_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES137_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES137_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES138_MASK ((uint32_t)0x04000000u)
#define NVIC_ISER3_R_NVIC_RES138_BIT  (26u)
#define NVIC_ISER3_R_NVIC_RES138_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES138_EN   ((uint32_t)0x04000000u)

#define NVIC_ISER3_NVIC_RES138_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES138_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES138_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES139_MASK ((uint32_t)0x08000000u)
#define NVIC_ISER3_R_NVIC_RES139_BIT  (27u)
#define NVIC_ISER3_R_NVIC_RES139_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES139_EN   ((uint32_t)0x08000000u)

#define NVIC_ISER3_NVIC_RES139_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES139_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES139_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES140_MASK ((uint32_t)0x10000000u)
#define NVIC_ISER3_R_NVIC_RES140_BIT  (28u)
#define NVIC_ISER3_R_NVIC_RES140_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES140_EN   ((uint32_t)0x10000000u)

#define NVIC_ISER3_NVIC_RES140_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES140_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES140_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES141_MASK ((uint32_t)0x20000000u)
#define NVIC_ISER3_R_NVIC_RES141_BIT  (29u)
#define NVIC_ISER3_R_NVIC_RES141_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES141_EN   ((uint32_t)0x20000000u)

#define NVIC_ISER3_NVIC_RES141_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES141_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES141_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES142_MASK ((uint32_t)0x40000000u)
#define NVIC_ISER3_R_NVIC_RES142_BIT  (30u)
#define NVIC_ISER3_R_NVIC_RES142_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES142_EN   ((uint32_t)0x40000000u)

#define NVIC_ISER3_NVIC_RES142_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES142_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES142_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER3_R_NVIC_RES143_MASK ((uint32_t)0x80000000u)
#define NVIC_ISER3_R_NVIC_RES143_BIT  (31u)
#define NVIC_ISER3_R_NVIC_RES143_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER3_R_NVIC_RES143_EN   ((uint32_t)0x80000000u)

#define NVIC_ISER3_NVIC_RES143_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER3_NVIC_RES143_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER3_NVIC_RES143_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICER3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER1A_MASK ((uint32_t)0x00000001u)
#define NVIC_ICER3_R_NVIC_WTIMER1A_BIT  (0u)
#define NVIC_ICER3_R_NVIC_WTIMER1A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER1A_EN   ((uint32_t)0x00000001u)

#define NVIC_ICER3_NVIC_WTIMER1A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER1A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER1A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER1B_MASK ((uint32_t)0x00000002u)
#define NVIC_ICER3_R_NVIC_WTIMER1B_BIT  (1u)
#define NVIC_ICER3_R_NVIC_WTIMER1B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER1B_EN   ((uint32_t)0x00000002u)

#define NVIC_ICER3_NVIC_WTIMER1B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER1B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER1B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER2A_MASK ((uint32_t)0x00000004u)
#define NVIC_ICER3_R_NVIC_WTIMER2A_BIT  (2u)
#define NVIC_ICER3_R_NVIC_WTIMER2A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER2A_EN   ((uint32_t)0x00000004u)

#define NVIC_ICER3_NVIC_WTIMER2A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER2A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER2A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER2B_MASK ((uint32_t)0x00000008u)
#define NVIC_ICER3_R_NVIC_WTIMER2B_BIT  (3u)
#define NVIC_ICER3_R_NVIC_WTIMER2B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER2B_EN   ((uint32_t)0x00000008u)

#define NVIC_ICER3_NVIC_WTIMER2B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER2B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER2B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER3A_MASK ((uint32_t)0x00000010u)
#define NVIC_ICER3_R_NVIC_WTIMER3A_BIT  (4u)
#define NVIC_ICER3_R_NVIC_WTIMER3A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER3A_EN   ((uint32_t)0x00000010u)

#define NVIC_ICER3_NVIC_WTIMER3A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER3A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER3A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER3B_MASK ((uint32_t)0x00000020u)
#define NVIC_ICER3_R_NVIC_WTIMER3B_BIT  (5u)
#define NVIC_ICER3_R_NVIC_WTIMER3B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER3B_EN   ((uint32_t)0x00000020u)

#define NVIC_ICER3_NVIC_WTIMER3B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER3B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER3B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER4A_MASK ((uint32_t)0x00000040u)
#define NVIC_ICER3_R_NVIC_WTIMER4A_BIT  (6u)
#define NVIC_ICER3_R_NVIC_WTIMER4A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER4A_EN   ((uint32_t)0x00000040u)

#define NVIC_ICER3_NVIC_WTIMER4A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER4A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER4A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER4B_MASK ((uint32_t)0x00000080u)
#define NVIC_ICER3_R_NVIC_WTIMER4B_BIT  (7u)
#define NVIC_ICER3_R_NVIC_WTIMER4B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER4B_EN   ((uint32_t)0x00000080u)

#define NVIC_ICER3_NVIC_WTIMER4B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER4B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER4B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER5A_MASK ((uint32_t)0x00000100u)
#define NVIC_ICER3_R_NVIC_WTIMER5A_BIT  (8u)
#define NVIC_ICER3_R_NVIC_WTIMER5A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER5A_EN   ((uint32_t)0x00000100u)

#define NVIC_ICER3_NVIC_WTIMER5A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER5A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER5A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER5B_MASK ((uint32_t)0x00000200u)
#define NVIC_ICER3_R_NVIC_WTIMER5B_BIT  (9u)
#define NVIC_ICER3_R_NVIC_WTIMER5B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_WTIMER5B_EN   ((uint32_t)0x00000200u)

#define NVIC_ICER3_NVIC_WTIMER5B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_WTIMER5B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_WTIMER5B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_SYSEXC_MASK ((uint32_t)0x00000400u)
#define NVIC_ICER3_R_NVIC_SYSEXC_BIT  (10u)
#define NVIC_ICER3_R_NVIC_SYSEXC_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_SYSEXC_EN   ((uint32_t)0x00000400u)

#define NVIC_ICER3_NVIC_SYSEXC_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_SYSEXC_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_SYSEXC_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES123_MASK ((uint32_t)0x00000800u)
#define NVIC_ICER3_R_NVIC_RES123_BIT  (11u)
#define NVIC_ICER3_R_NVIC_RES123_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES123_EN   ((uint32_t)0x00000800u)

#define NVIC_ICER3_NVIC_RES123_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES123_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES123_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES124_MASK ((uint32_t)0x00001000u)
#define NVIC_ICER3_R_NVIC_RES124_BIT  (12u)
#define NVIC_ICER3_R_NVIC_RES124_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES124_EN   ((uint32_t)0x00001000u)

#define NVIC_ICER3_NVIC_RES124_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES124_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES124_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES125_MASK ((uint32_t)0x00002000u)
#define NVIC_ICER3_R_NVIC_RES125_BIT  (13u)
#define NVIC_ICER3_R_NVIC_RES125_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES125_EN   ((uint32_t)0x00002000u)

#define NVIC_ICER3_NVIC_RES125_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES125_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES125_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES126_MASK ((uint32_t)0x00004000u)
#define NVIC_ICER3_R_NVIC_RES126_BIT  (14u)
#define NVIC_ICER3_R_NVIC_RES126_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES126_EN   ((uint32_t)0x00004000u)

#define NVIC_ICER3_NVIC_RES126_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES126_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES126_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES127_MASK ((uint32_t)0x00008000u)
#define NVIC_ICER3_R_NVIC_RES127_BIT  (15u)
#define NVIC_ICER3_R_NVIC_RES127_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES127_EN   ((uint32_t)0x00008000u)

#define NVIC_ICER3_NVIC_RES127_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES127_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES127_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES128_MASK ((uint32_t)0x00010000u)
#define NVIC_ICER3_R_NVIC_RES128_BIT  (16u)
#define NVIC_ICER3_R_NVIC_RES128_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES128_EN   ((uint32_t)0x00010000u)

#define NVIC_ICER3_NVIC_RES128_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES128_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES128_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES129_MASK ((uint32_t)0x00020000u)
#define NVIC_ICER3_R_NVIC_RES129_BIT  (17u)
#define NVIC_ICER3_R_NVIC_RES129_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES129_EN   ((uint32_t)0x00020000u)

#define NVIC_ICER3_NVIC_RES129_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES129_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES129_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES130_MASK ((uint32_t)0x00040000u)
#define NVIC_ICER3_R_NVIC_RES130_BIT  (18u)
#define NVIC_ICER3_R_NVIC_RES130_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES130_EN   ((uint32_t)0x00040000u)

#define NVIC_ICER3_NVIC_RES130_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES130_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES130_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES131_MASK ((uint32_t)0x00080000u)
#define NVIC_ICER3_R_NVIC_RES131_BIT  (19u)
#define NVIC_ICER3_R_NVIC_RES131_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES131_EN   ((uint32_t)0x00080000u)

#define NVIC_ICER3_NVIC_RES131_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES131_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES131_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES132_MASK ((uint32_t)0x00100000u)
#define NVIC_ICER3_R_NVIC_RES132_BIT  (20u)
#define NVIC_ICER3_R_NVIC_RES132_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES132_EN   ((uint32_t)0x00100000u)

#define NVIC_ICER3_NVIC_RES132_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES132_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES132_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES133_MASK ((uint32_t)0x00200000u)
#define NVIC_ICER3_R_NVIC_RES133_BIT  (21u)
#define NVIC_ICER3_R_NVIC_RES133_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES133_EN   ((uint32_t)0x00200000u)

#define NVIC_ICER3_NVIC_RES133_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES133_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES133_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES134_MASK ((uint32_t)0x00400000u)
#define NVIC_ICER3_R_NVIC_RES134_BIT  (22u)
#define NVIC_ICER3_R_NVIC_RES134_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES134_EN   ((uint32_t)0x00400000u)

#define NVIC_ICER3_NVIC_RES134_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES134_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES134_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES135_MASK ((uint32_t)0x00800000u)
#define NVIC_ICER3_R_NVIC_RES135_BIT  (23u)
#define NVIC_ICER3_R_NVIC_RES135_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES135_EN   ((uint32_t)0x00800000u)

#define NVIC_ICER3_NVIC_RES135_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES135_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES135_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES136_MASK ((uint32_t)0x01000000u)
#define NVIC_ICER3_R_NVIC_RES136_BIT  (24u)
#define NVIC_ICER3_R_NVIC_RES136_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES136_EN   ((uint32_t)0x01000000u)

#define NVIC_ICER3_NVIC_RES136_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES136_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES136_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES137_MASK ((uint32_t)0x02000000u)
#define NVIC_ICER3_R_NVIC_RES137_BIT  (25u)
#define NVIC_ICER3_R_NVIC_RES137_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES137_EN   ((uint32_t)0x02000000u)

#define NVIC_ICER3_NVIC_RES137_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES137_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES137_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES138_MASK ((uint32_t)0x04000000u)
#define NVIC_ICER3_R_NVIC_RES138_BIT  (26u)
#define NVIC_ICER3_R_NVIC_RES138_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES138_EN   ((uint32_t)0x04000000u)

#define NVIC_ICER3_NVIC_RES138_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES138_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES138_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES139_MASK ((uint32_t)0x08000000u)
#define NVIC_ICER3_R_NVIC_RES139_BIT  (27u)
#define NVIC_ICER3_R_NVIC_RES139_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES139_EN   ((uint32_t)0x08000000u)

#define NVIC_ICER3_NVIC_RES139_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES139_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES139_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES140_MASK ((uint32_t)0x10000000u)
#define NVIC_ICER3_R_NVIC_RES140_BIT  (28u)
#define NVIC_ICER3_R_NVIC_RES140_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES140_EN   ((uint32_t)0x10000000u)

#define NVIC_ICER3_NVIC_RES140_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES140_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES140_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES141_MASK ((uint32_t)0x20000000u)
#define NVIC_ICER3_R_NVIC_RES141_BIT  (29u)
#define NVIC_ICER3_R_NVIC_RES141_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES141_EN   ((uint32_t)0x20000000u)

#define NVIC_ICER3_NVIC_RES141_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES141_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES141_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES142_MASK ((uint32_t)0x40000000u)
#define NVIC_ICER3_R_NVIC_RES142_BIT  (30u)
#define NVIC_ICER3_R_NVIC_RES142_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES142_EN   ((uint32_t)0x40000000u)

#define NVIC_ICER3_NVIC_RES142_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES142_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES142_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES143_MASK ((uint32_t)0x80000000u)
#define NVIC_ICER3_R_NVIC_RES143_BIT  (31u)
#define NVIC_ICER3_R_NVIC_RES143_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER3_R_NVIC_RES143_EN   ((uint32_t)0x80000000u)

#define NVIC_ICER3_NVIC_RES143_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER3_NVIC_RES143_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER3_NVIC_RES143_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISPR3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER1A_MASK ((uint32_t)0x00000001u)
#define NVIC_ISPR3_R_NVIC_WTIMER1A_BIT  (0u)
#define NVIC_ISPR3_R_NVIC_WTIMER1A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER1A_EN   ((uint32_t)0x00000001u)

#define NVIC_ISPR3_NVIC_WTIMER1A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER1A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER1A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER1B_MASK ((uint32_t)0x00000002u)
#define NVIC_ISPR3_R_NVIC_WTIMER1B_BIT  (1u)
#define NVIC_ISPR3_R_NVIC_WTIMER1B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER1B_EN   ((uint32_t)0x00000002u)

#define NVIC_ISPR3_NVIC_WTIMER1B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER1B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER1B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER2A_MASK ((uint32_t)0x00000004u)
#define NVIC_ISPR3_R_NVIC_WTIMER2A_BIT  (2u)
#define NVIC_ISPR3_R_NVIC_WTIMER2A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER2A_EN   ((uint32_t)0x00000004u)

#define NVIC_ISPR3_NVIC_WTIMER2A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER2A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER2A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER2B_MASK ((uint32_t)0x00000008u)
#define NVIC_ISPR3_R_NVIC_WTIMER2B_BIT  (3u)
#define NVIC_ISPR3_R_NVIC_WTIMER2B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER2B_EN   ((uint32_t)0x00000008u)

#define NVIC_ISPR3_NVIC_WTIMER2B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER2B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER2B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER3A_MASK ((uint32_t)0x00000010u)
#define NVIC_ISPR3_R_NVIC_WTIMER3A_BIT  (4u)
#define NVIC_ISPR3_R_NVIC_WTIMER3A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER3A_EN   ((uint32_t)0x00000010u)

#define NVIC_ISPR3_NVIC_WTIMER3A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER3A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER3A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER3B_MASK ((uint32_t)0x00000020u)
#define NVIC_ISPR3_R_NVIC_WTIMER3B_BIT  (5u)
#define NVIC_ISPR3_R_NVIC_WTIMER3B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER3B_EN   ((uint32_t)0x00000020u)

#define NVIC_ISPR3_NVIC_WTIMER3B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER3B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER3B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER4A_MASK ((uint32_t)0x00000040u)
#define NVIC_ISPR3_R_NVIC_WTIMER4A_BIT  (6u)
#define NVIC_ISPR3_R_NVIC_WTIMER4A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER4A_EN   ((uint32_t)0x00000040u)

#define NVIC_ISPR3_NVIC_WTIMER4A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER4A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER4A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER4B_MASK ((uint32_t)0x00000080u)
#define NVIC_ISPR3_R_NVIC_WTIMER4B_BIT  (7u)
#define NVIC_ISPR3_R_NVIC_WTIMER4B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER4B_EN   ((uint32_t)0x00000080u)

#define NVIC_ISPR3_NVIC_WTIMER4B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER4B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER4B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER5A_MASK ((uint32_t)0x00000100u)
#define NVIC_ISPR3_R_NVIC_WTIMER5A_BIT  (8u)
#define NVIC_ISPR3_R_NVIC_WTIMER5A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER5A_EN   ((uint32_t)0x00000100u)

#define NVIC_ISPR3_NVIC_WTIMER5A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER5A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER5A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_WTIMER5B_MASK ((uint32_t)0x00000200u)
#define NVIC_ISPR3_R_NVIC_WTIMER5B_BIT  (9u)
#define NVIC_ISPR3_R_NVIC_WTIMER5B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_WTIMER5B_EN   ((uint32_t)0x00000200u)

#define NVIC_ISPR3_NVIC_WTIMER5B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_WTIMER5B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_WTIMER5B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_SYSEXC_MASK ((uint32_t)0x00000400u)
#define NVIC_ISPR3_R_NVIC_SYSEXC_BIT  (10u)
#define NVIC_ISPR3_R_NVIC_SYSEXC_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_SYSEXC_EN   ((uint32_t)0x00000400u)

#define NVIC_ISPR3_NVIC_SYSEXC_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_SYSEXC_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_SYSEXC_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES123_MASK ((uint32_t)0x00000800u)
#define NVIC_ISPR3_R_NVIC_RES123_BIT  (11u)
#define NVIC_ISPR3_R_NVIC_RES123_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES123_EN   ((uint32_t)0x00000800u)

#define NVIC_ISPR3_NVIC_RES123_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES123_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES123_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES124_MASK ((uint32_t)0x00001000u)
#define NVIC_ISPR3_R_NVIC_RES124_BIT  (12u)
#define NVIC_ISPR3_R_NVIC_RES124_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES124_EN   ((uint32_t)0x00001000u)

#define NVIC_ISPR3_NVIC_RES124_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES124_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES124_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES125_MASK ((uint32_t)0x00002000u)
#define NVIC_ISPR3_R_NVIC_RES125_BIT  (13u)
#define NVIC_ISPR3_R_NVIC_RES125_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES125_EN   ((uint32_t)0x00002000u)

#define NVIC_ISPR3_NVIC_RES125_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES125_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES125_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES126_MASK ((uint32_t)0x00004000u)
#define NVIC_ISPR3_R_NVIC_RES126_BIT  (14u)
#define NVIC_ISPR3_R_NVIC_RES126_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES126_EN   ((uint32_t)0x00004000u)

#define NVIC_ISPR3_NVIC_RES126_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES126_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES126_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES127_MASK ((uint32_t)0x00008000u)
#define NVIC_ISPR3_R_NVIC_RES127_BIT  (15u)
#define NVIC_ISPR3_R_NVIC_RES127_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES127_EN   ((uint32_t)0x00008000u)

#define NVIC_ISPR3_NVIC_RES127_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES127_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES127_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES128_MASK ((uint32_t)0x00010000u)
#define NVIC_ISPR3_R_NVIC_RES128_BIT  (16u)
#define NVIC_ISPR3_R_NVIC_RES128_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES128_EN   ((uint32_t)0x00010000u)

#define NVIC_ISPR3_NVIC_RES128_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES128_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES128_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES129_MASK ((uint32_t)0x00020000u)
#define NVIC_ISPR3_R_NVIC_RES129_BIT  (17u)
#define NVIC_ISPR3_R_NVIC_RES129_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES129_EN   ((uint32_t)0x00020000u)

#define NVIC_ISPR3_NVIC_RES129_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES129_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES129_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES130_MASK ((uint32_t)0x00040000u)
#define NVIC_ISPR3_R_NVIC_RES130_BIT  (18u)
#define NVIC_ISPR3_R_NVIC_RES130_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES130_EN   ((uint32_t)0x00040000u)

#define NVIC_ISPR3_NVIC_RES130_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES130_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES130_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES131_MASK ((uint32_t)0x00080000u)
#define NVIC_ISPR3_R_NVIC_RES131_BIT  (19u)
#define NVIC_ISPR3_R_NVIC_RES131_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES131_EN   ((uint32_t)0x00080000u)

#define NVIC_ISPR3_NVIC_RES131_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES131_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES131_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES132_MASK ((uint32_t)0x00100000u)
#define NVIC_ISPR3_R_NVIC_RES132_BIT  (20u)
#define NVIC_ISPR3_R_NVIC_RES132_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES132_EN   ((uint32_t)0x00100000u)

#define NVIC_ISPR3_NVIC_RES132_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES132_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES132_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES133_MASK ((uint32_t)0x00200000u)
#define NVIC_ISPR3_R_NVIC_RES133_BIT  (21u)
#define NVIC_ISPR3_R_NVIC_RES133_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES133_EN   ((uint32_t)0x00200000u)

#define NVIC_ISPR3_NVIC_RES133_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES133_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES133_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES134_MASK ((uint32_t)0x00400000u)
#define NVIC_ISPR3_R_NVIC_RES134_BIT  (22u)
#define NVIC_ISPR3_R_NVIC_RES134_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES134_EN   ((uint32_t)0x00400000u)

#define NVIC_ISPR3_NVIC_RES134_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES134_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES134_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES135_MASK ((uint32_t)0x00800000u)
#define NVIC_ISPR3_R_NVIC_RES135_BIT  (23u)
#define NVIC_ISPR3_R_NVIC_RES135_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES135_EN   ((uint32_t)0x00800000u)

#define NVIC_ISPR3_NVIC_RES135_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES135_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES135_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES136_MASK ((uint32_t)0x01000000u)
#define NVIC_ISPR3_R_NVIC_RES136_BIT  (24u)
#define NVIC_ISPR3_R_NVIC_RES136_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES136_EN   ((uint32_t)0x01000000u)

#define NVIC_ISPR3_NVIC_RES136_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES136_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES136_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES137_MASK ((uint32_t)0x02000000u)
#define NVIC_ISPR3_R_NVIC_RES137_BIT  (25u)
#define NVIC_ISPR3_R_NVIC_RES137_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES137_EN   ((uint32_t)0x02000000u)

#define NVIC_ISPR3_NVIC_RES137_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES137_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES137_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES138_MASK ((uint32_t)0x04000000u)
#define NVIC_ISPR3_R_NVIC_RES138_BIT  (26u)
#define NVIC_ISPR3_R_NVIC_RES138_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES138_EN   ((uint32_t)0x04000000u)

#define NVIC_ISPR3_NVIC_RES138_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES138_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES138_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES139_MASK ((uint32_t)0x08000000u)
#define NVIC_ISPR3_R_NVIC_RES139_BIT  (27u)
#define NVIC_ISPR3_R_NVIC_RES139_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES139_EN   ((uint32_t)0x08000000u)

#define NVIC_ISPR3_NVIC_RES139_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES139_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES139_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES140_MASK ((uint32_t)0x10000000u)
#define NVIC_ISPR3_R_NVIC_RES140_BIT  (28u)
#define NVIC_ISPR3_R_NVIC_RES140_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES140_EN   ((uint32_t)0x10000000u)

#define NVIC_ISPR3_NVIC_RES140_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES140_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES140_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES141_MASK ((uint32_t)0x20000000u)
#define NVIC_ISPR3_R_NVIC_RES141_BIT  (29u)
#define NVIC_ISPR3_R_NVIC_RES141_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES141_EN   ((uint32_t)0x20000000u)

#define NVIC_ISPR3_NVIC_RES141_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES141_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES141_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES142_MASK ((uint32_t)0x40000000u)
#define NVIC_ISPR3_R_NVIC_RES142_BIT  (30u)
#define NVIC_ISPR3_R_NVIC_RES142_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES142_EN   ((uint32_t)0x40000000u)

#define NVIC_ISPR3_NVIC_RES142_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES142_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES142_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR3_R_NVIC_RES143_MASK ((uint32_t)0x80000000u)
#define NVIC_ISPR3_R_NVIC_RES143_BIT  (31u)
#define NVIC_ISPR3_R_NVIC_RES143_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR3_R_NVIC_RES143_EN   ((uint32_t)0x80000000u)

#define NVIC_ISPR3_NVIC_RES143_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR3_NVIC_RES143_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR3_NVIC_RES143_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICPR3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER1A_MASK ((uint32_t)0x00000001u)
#define NVIC_ICPR3_R_NVIC_WTIMER1A_BIT  (0u)
#define NVIC_ICPR3_R_NVIC_WTIMER1A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER1A_EN   ((uint32_t)0x00000001u)

#define NVIC_ICPR3_NVIC_WTIMER1A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER1A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER1A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER1B_MASK ((uint32_t)0x00000002u)
#define NVIC_ICPR3_R_NVIC_WTIMER1B_BIT  (1u)
#define NVIC_ICPR3_R_NVIC_WTIMER1B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER1B_EN   ((uint32_t)0x00000002u)

#define NVIC_ICPR3_NVIC_WTIMER1B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER1B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER1B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER2A_MASK ((uint32_t)0x00000004u)
#define NVIC_ICPR3_R_NVIC_WTIMER2A_BIT  (2u)
#define NVIC_ICPR3_R_NVIC_WTIMER2A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER2A_EN   ((uint32_t)0x00000004u)

#define NVIC_ICPR3_NVIC_WTIMER2A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER2A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER2A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER2B_MASK ((uint32_t)0x00000008u)
#define NVIC_ICPR3_R_NVIC_WTIMER2B_BIT  (3u)
#define NVIC_ICPR3_R_NVIC_WTIMER2B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER2B_EN   ((uint32_t)0x00000008u)

#define NVIC_ICPR3_NVIC_WTIMER2B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER2B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER2B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER3A_MASK ((uint32_t)0x00000010u)
#define NVIC_ICPR3_R_NVIC_WTIMER3A_BIT  (4u)
#define NVIC_ICPR3_R_NVIC_WTIMER3A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER3A_EN   ((uint32_t)0x00000010u)

#define NVIC_ICPR3_NVIC_WTIMER3A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER3A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER3A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER3B_MASK ((uint32_t)0x00000020u)
#define NVIC_ICPR3_R_NVIC_WTIMER3B_BIT  (5u)
#define NVIC_ICPR3_R_NVIC_WTIMER3B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER3B_EN   ((uint32_t)0x00000020u)

#define NVIC_ICPR3_NVIC_WTIMER3B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER3B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER3B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER4A_MASK ((uint32_t)0x00000040u)
#define NVIC_ICPR3_R_NVIC_WTIMER4A_BIT  (6u)
#define NVIC_ICPR3_R_NVIC_WTIMER4A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER4A_EN   ((uint32_t)0x00000040u)

#define NVIC_ICPR3_NVIC_WTIMER4A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER4A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER4A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER4B_MASK ((uint32_t)0x00000080u)
#define NVIC_ICPR3_R_NVIC_WTIMER4B_BIT  (7u)
#define NVIC_ICPR3_R_NVIC_WTIMER4B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER4B_EN   ((uint32_t)0x00000080u)

#define NVIC_ICPR3_NVIC_WTIMER4B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER4B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER4B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER5A_MASK ((uint32_t)0x00000100u)
#define NVIC_ICPR3_R_NVIC_WTIMER5A_BIT  (8u)
#define NVIC_ICPR3_R_NVIC_WTIMER5A_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER5A_EN   ((uint32_t)0x00000100u)

#define NVIC_ICPR3_NVIC_WTIMER5A_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER5A_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER5A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_WTIMER5B_MASK ((uint32_t)0x00000200u)
#define NVIC_ICPR3_R_NVIC_WTIMER5B_BIT  (9u)
#define NVIC_ICPR3_R_NVIC_WTIMER5B_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_WTIMER5B_EN   ((uint32_t)0x00000200u)

#define NVIC_ICPR3_NVIC_WTIMER5B_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_WTIMER5B_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_WTIMER5B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_SYSEXC_MASK ((uint32_t)0x00000400u)
#define NVIC_ICPR3_R_NVIC_SYSEXC_BIT  (10u)
#define NVIC_ICPR3_R_NVIC_SYSEXC_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_SYSEXC_EN   ((uint32_t)0x00000400u)

#define NVIC_ICPR3_NVIC_SYSEXC_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_SYSEXC_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_SYSEXC_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES123_MASK ((uint32_t)0x00000800u)
#define NVIC_ICPR3_R_NVIC_RES123_BIT  (11u)
#define NVIC_ICPR3_R_NVIC_RES123_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES123_EN   ((uint32_t)0x00000800u)

#define NVIC_ICPR3_NVIC_RES123_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES123_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES123_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES124_MASK ((uint32_t)0x00001000u)
#define NVIC_ICPR3_R_NVIC_RES124_BIT  (12u)
#define NVIC_ICPR3_R_NVIC_RES124_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES124_EN   ((uint32_t)0x00001000u)

#define NVIC_ICPR3_NVIC_RES124_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES124_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES124_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES125_MASK ((uint32_t)0x00002000u)
#define NVIC_ICPR3_R_NVIC_RES125_BIT  (13u)
#define NVIC_ICPR3_R_NVIC_RES125_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES125_EN   ((uint32_t)0x00002000u)

#define NVIC_ICPR3_NVIC_RES125_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES125_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES125_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES126_MASK ((uint32_t)0x00004000u)
#define NVIC_ICPR3_R_NVIC_RES126_BIT  (14u)
#define NVIC_ICPR3_R_NVIC_RES126_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES126_EN   ((uint32_t)0x00004000u)

#define NVIC_ICPR3_NVIC_RES126_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES126_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES126_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES127_MASK ((uint32_t)0x00008000u)
#define NVIC_ICPR3_R_NVIC_RES127_BIT  (15u)
#define NVIC_ICPR3_R_NVIC_RES127_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES127_EN   ((uint32_t)0x00008000u)

#define NVIC_ICPR3_NVIC_RES127_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES127_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES127_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES128_MASK ((uint32_t)0x00010000u)
#define NVIC_ICPR3_R_NVIC_RES128_BIT  (16u)
#define NVIC_ICPR3_R_NVIC_RES128_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES128_EN   ((uint32_t)0x00010000u)

#define NVIC_ICPR3_NVIC_RES128_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES128_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES128_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES129_MASK ((uint32_t)0x00020000u)
#define NVIC_ICPR3_R_NVIC_RES129_BIT  (17u)
#define NVIC_ICPR3_R_NVIC_RES129_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES129_EN   ((uint32_t)0x00020000u)

#define NVIC_ICPR3_NVIC_RES129_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES129_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES129_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES130_MASK ((uint32_t)0x00040000u)
#define NVIC_ICPR3_R_NVIC_RES130_BIT  (18u)
#define NVIC_ICPR3_R_NVIC_RES130_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES130_EN   ((uint32_t)0x00040000u)

#define NVIC_ICPR3_NVIC_RES130_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES130_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES130_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES131_MASK ((uint32_t)0x00080000u)
#define NVIC_ICPR3_R_NVIC_RES131_BIT  (19u)
#define NVIC_ICPR3_R_NVIC_RES131_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES131_EN   ((uint32_t)0x00080000u)

#define NVIC_ICPR3_NVIC_RES131_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES131_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES131_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES132_MASK ((uint32_t)0x00100000u)
#define NVIC_ICPR3_R_NVIC_RES132_BIT  (20u)
#define NVIC_ICPR3_R_NVIC_RES132_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES132_EN   ((uint32_t)0x00100000u)

#define NVIC_ICPR3_NVIC_RES132_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES132_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES132_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES133_MASK ((uint32_t)0x00200000u)
#define NVIC_ICPR3_R_NVIC_RES133_BIT  (21u)
#define NVIC_ICPR3_R_NVIC_RES133_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES133_EN   ((uint32_t)0x00200000u)

#define NVIC_ICPR3_NVIC_RES133_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES133_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES133_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES134_MASK ((uint32_t)0x00400000u)
#define NVIC_ICPR3_R_NVIC_RES134_BIT  (22u)
#define NVIC_ICPR3_R_NVIC_RES134_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES134_EN   ((uint32_t)0x00400000u)

#define NVIC_ICPR3_NVIC_RES134_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES134_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES134_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES135_MASK ((uint32_t)0x00800000u)
#define NVIC_ICPR3_R_NVIC_RES135_BIT  (23u)
#define NVIC_ICPR3_R_NVIC_RES135_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES135_EN   ((uint32_t)0x00800000u)

#define NVIC_ICPR3_NVIC_RES135_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES135_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES135_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES136_MASK ((uint32_t)0x01000000u)
#define NVIC_ICPR3_R_NVIC_RES136_BIT  (24u)
#define NVIC_ICPR3_R_NVIC_RES136_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES136_EN   ((uint32_t)0x01000000u)

#define NVIC_ICPR3_NVIC_RES136_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES136_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES136_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES137_MASK ((uint32_t)0x02000000u)
#define NVIC_ICPR3_R_NVIC_RES137_BIT  (25u)
#define NVIC_ICPR3_R_NVIC_RES137_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES137_EN   ((uint32_t)0x02000000u)

#define NVIC_ICPR3_NVIC_RES137_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES137_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES137_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES138_MASK ((uint32_t)0x04000000u)
#define NVIC_ICPR3_R_NVIC_RES138_BIT  (26u)
#define NVIC_ICPR3_R_NVIC_RES138_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES138_EN   ((uint32_t)0x04000000u)

#define NVIC_ICPR3_NVIC_RES138_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES138_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES138_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES139_MASK ((uint32_t)0x08000000u)
#define NVIC_ICPR3_R_NVIC_RES139_BIT  (27u)
#define NVIC_ICPR3_R_NVIC_RES139_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES139_EN   ((uint32_t)0x08000000u)

#define NVIC_ICPR3_NVIC_RES139_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES139_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES139_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES140_MASK ((uint32_t)0x10000000u)
#define NVIC_ICPR3_R_NVIC_RES140_BIT  (28u)
#define NVIC_ICPR3_R_NVIC_RES140_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES140_EN   ((uint32_t)0x10000000u)

#define NVIC_ICPR3_NVIC_RES140_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES140_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES140_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES141_MASK ((uint32_t)0x20000000u)
#define NVIC_ICPR3_R_NVIC_RES141_BIT  (29u)
#define NVIC_ICPR3_R_NVIC_RES141_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES141_EN   ((uint32_t)0x20000000u)

#define NVIC_ICPR3_NVIC_RES141_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES141_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES141_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES142_MASK ((uint32_t)0x40000000u)
#define NVIC_ICPR3_R_NVIC_RES142_BIT  (30u)
#define NVIC_ICPR3_R_NVIC_RES142_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES142_EN   ((uint32_t)0x40000000u)

#define NVIC_ICPR3_NVIC_RES142_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES142_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES142_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR3_R_NVIC_RES143_MASK ((uint32_t)0x80000000u)
#define NVIC_ICPR3_R_NVIC_RES143_BIT  (31u)
#define NVIC_ICPR3_R_NVIC_RES143_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR3_R_NVIC_RES143_EN   ((uint32_t)0x80000000u)

#define NVIC_ICPR3_NVIC_RES143_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR3_NVIC_RES143_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR3_NVIC_RES143_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* IABR3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER1A_MASK ((uint32_t)0x00000001u)
#define NVIC_IABR3_R_NVIC_WTIMER1A_BIT  (0u)
#define NVIC_IABR3_R_NVIC_WTIMER1A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER1A_EN   ((uint32_t)0x00000001u)

#define NVIC_IABR3_NVIC_WTIMER1A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER1A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER1A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER1B_MASK ((uint32_t)0x00000002u)
#define NVIC_IABR3_R_NVIC_WTIMER1B_BIT  (1u)
#define NVIC_IABR3_R_NVIC_WTIMER1B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER1B_EN   ((uint32_t)0x00000002u)

#define NVIC_IABR3_NVIC_WTIMER1B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER1B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER1B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER2A_MASK ((uint32_t)0x00000004u)
#define NVIC_IABR3_R_NVIC_WTIMER2A_BIT  (2u)
#define NVIC_IABR3_R_NVIC_WTIMER2A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER2A_EN   ((uint32_t)0x00000004u)

#define NVIC_IABR3_NVIC_WTIMER2A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER2A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER2A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER2B_MASK ((uint32_t)0x00000008u)
#define NVIC_IABR3_R_NVIC_WTIMER2B_BIT  (3u)
#define NVIC_IABR3_R_NVIC_WTIMER2B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER2B_EN   ((uint32_t)0x00000008u)

#define NVIC_IABR3_NVIC_WTIMER2B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER2B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER2B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER3A_MASK ((uint32_t)0x00000010u)
#define NVIC_IABR3_R_NVIC_WTIMER3A_BIT  (4u)
#define NVIC_IABR3_R_NVIC_WTIMER3A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER3A_EN   ((uint32_t)0x00000010u)

#define NVIC_IABR3_NVIC_WTIMER3A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER3A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER3A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER3B_MASK ((uint32_t)0x00000020u)
#define NVIC_IABR3_R_NVIC_WTIMER3B_BIT  (5u)
#define NVIC_IABR3_R_NVIC_WTIMER3B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER3B_EN   ((uint32_t)0x00000020u)

#define NVIC_IABR3_NVIC_WTIMER3B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER3B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER3B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER4A_MASK ((uint32_t)0x00000040u)
#define NVIC_IABR3_R_NVIC_WTIMER4A_BIT  (6u)
#define NVIC_IABR3_R_NVIC_WTIMER4A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER4A_EN   ((uint32_t)0x00000040u)

#define NVIC_IABR3_NVIC_WTIMER4A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER4A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER4A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER4B_MASK ((uint32_t)0x00000080u)
#define NVIC_IABR3_R_NVIC_WTIMER4B_BIT  (7u)
#define NVIC_IABR3_R_NVIC_WTIMER4B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER4B_EN   ((uint32_t)0x00000080u)

#define NVIC_IABR3_NVIC_WTIMER4B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER4B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER4B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER5A_MASK ((uint32_t)0x00000100u)
#define NVIC_IABR3_R_NVIC_WTIMER5A_BIT  (8u)
#define NVIC_IABR3_R_NVIC_WTIMER5A_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER5A_EN   ((uint32_t)0x00000100u)

#define NVIC_IABR3_NVIC_WTIMER5A_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER5A_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER5A_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_WTIMER5B_MASK ((uint32_t)0x00000200u)
#define NVIC_IABR3_R_NVIC_WTIMER5B_BIT  (9u)
#define NVIC_IABR3_R_NVIC_WTIMER5B_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_WTIMER5B_EN   ((uint32_t)0x00000200u)

#define NVIC_IABR3_NVIC_WTIMER5B_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_WTIMER5B_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_WTIMER5B_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_SYSEXC_MASK ((uint32_t)0x00000400u)
#define NVIC_IABR3_R_NVIC_SYSEXC_BIT  (10u)
#define NVIC_IABR3_R_NVIC_SYSEXC_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_SYSEXC_EN   ((uint32_t)0x00000400u)

#define NVIC_IABR3_NVIC_SYSEXC_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_SYSEXC_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_SYSEXC_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES123_MASK ((uint32_t)0x00000800u)
#define NVIC_IABR3_R_NVIC_RES123_BIT  (11u)
#define NVIC_IABR3_R_NVIC_RES123_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES123_EN   ((uint32_t)0x00000800u)

#define NVIC_IABR3_NVIC_RES123_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES123_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES123_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES124_MASK ((uint32_t)0x00001000u)
#define NVIC_IABR3_R_NVIC_RES124_BIT  (12u)
#define NVIC_IABR3_R_NVIC_RES124_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES124_EN   ((uint32_t)0x00001000u)

#define NVIC_IABR3_NVIC_RES124_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES124_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES124_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES125_MASK ((uint32_t)0x00002000u)
#define NVIC_IABR3_R_NVIC_RES125_BIT  (13u)
#define NVIC_IABR3_R_NVIC_RES125_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES125_EN   ((uint32_t)0x00002000u)

#define NVIC_IABR3_NVIC_RES125_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES125_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES125_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES126_MASK ((uint32_t)0x00004000u)
#define NVIC_IABR3_R_NVIC_RES126_BIT  (14u)
#define NVIC_IABR3_R_NVIC_RES126_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES126_EN   ((uint32_t)0x00004000u)

#define NVIC_IABR3_NVIC_RES126_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES126_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES126_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES127_MASK ((uint32_t)0x00008000u)
#define NVIC_IABR3_R_NVIC_RES127_BIT  (15u)
#define NVIC_IABR3_R_NVIC_RES127_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES127_EN   ((uint32_t)0x00008000u)

#define NVIC_IABR3_NVIC_RES127_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES127_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES127_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES128_MASK ((uint32_t)0x00010000u)
#define NVIC_IABR3_R_NVIC_RES128_BIT  (16u)
#define NVIC_IABR3_R_NVIC_RES128_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES128_EN   ((uint32_t)0x00010000u)

#define NVIC_IABR3_NVIC_RES128_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES128_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES128_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES129_MASK ((uint32_t)0x00020000u)
#define NVIC_IABR3_R_NVIC_RES129_BIT  (17u)
#define NVIC_IABR3_R_NVIC_RES129_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES129_EN   ((uint32_t)0x00020000u)

#define NVIC_IABR3_NVIC_RES129_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES129_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES129_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES130_MASK ((uint32_t)0x00040000u)
#define NVIC_IABR3_R_NVIC_RES130_BIT  (18u)
#define NVIC_IABR3_R_NVIC_RES130_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES130_EN   ((uint32_t)0x00040000u)

#define NVIC_IABR3_NVIC_RES130_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES130_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES130_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES131_MASK ((uint32_t)0x00080000u)
#define NVIC_IABR3_R_NVIC_RES131_BIT  (19u)
#define NVIC_IABR3_R_NVIC_RES131_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES131_EN   ((uint32_t)0x00080000u)

#define NVIC_IABR3_NVIC_RES131_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES131_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES131_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES132_MASK ((uint32_t)0x00100000u)
#define NVIC_IABR3_R_NVIC_RES132_BIT  (20u)
#define NVIC_IABR3_R_NVIC_RES132_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES132_EN   ((uint32_t)0x00100000u)

#define NVIC_IABR3_NVIC_RES132_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES132_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES132_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES133_MASK ((uint32_t)0x00200000u)
#define NVIC_IABR3_R_NVIC_RES133_BIT  (21u)
#define NVIC_IABR3_R_NVIC_RES133_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES133_EN   ((uint32_t)0x00200000u)

#define NVIC_IABR3_NVIC_RES133_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES133_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES133_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES134_MASK ((uint32_t)0x00400000u)
#define NVIC_IABR3_R_NVIC_RES134_BIT  (22u)
#define NVIC_IABR3_R_NVIC_RES134_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES134_EN   ((uint32_t)0x00400000u)

#define NVIC_IABR3_NVIC_RES134_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES134_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES134_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES135_MASK ((uint32_t)0x00800000u)
#define NVIC_IABR3_R_NVIC_RES135_BIT  (23u)
#define NVIC_IABR3_R_NVIC_RES135_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES135_EN   ((uint32_t)0x00800000u)

#define NVIC_IABR3_NVIC_RES135_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES135_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES135_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES136_MASK ((uint32_t)0x01000000u)
#define NVIC_IABR3_R_NVIC_RES136_BIT  (24u)
#define NVIC_IABR3_R_NVIC_RES136_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES136_EN   ((uint32_t)0x01000000u)

#define NVIC_IABR3_NVIC_RES136_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES136_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES136_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES137_MASK ((uint32_t)0x02000000u)
#define NVIC_IABR3_R_NVIC_RES137_BIT  (25u)
#define NVIC_IABR3_R_NVIC_RES137_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES137_EN   ((uint32_t)0x02000000u)

#define NVIC_IABR3_NVIC_RES137_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES137_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES137_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES138_MASK ((uint32_t)0x04000000u)
#define NVIC_IABR3_R_NVIC_RES138_BIT  (26u)
#define NVIC_IABR3_R_NVIC_RES138_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES138_EN   ((uint32_t)0x04000000u)

#define NVIC_IABR3_NVIC_RES138_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES138_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES138_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES139_MASK ((uint32_t)0x08000000u)
#define NVIC_IABR3_R_NVIC_RES139_BIT  (27u)
#define NVIC_IABR3_R_NVIC_RES139_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES139_EN   ((uint32_t)0x08000000u)

#define NVIC_IABR3_NVIC_RES139_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES139_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES139_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES140_MASK ((uint32_t)0x10000000u)
#define NVIC_IABR3_R_NVIC_RES140_BIT  (28u)
#define NVIC_IABR3_R_NVIC_RES140_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES140_EN   ((uint32_t)0x10000000u)

#define NVIC_IABR3_NVIC_RES140_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES140_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES140_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES141_MASK ((uint32_t)0x20000000u)
#define NVIC_IABR3_R_NVIC_RES141_BIT  (29u)
#define NVIC_IABR3_R_NVIC_RES141_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES141_EN   ((uint32_t)0x20000000u)

#define NVIC_IABR3_NVIC_RES141_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES141_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES141_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES142_MASK ((uint32_t)0x40000000u)
#define NVIC_IABR3_R_NVIC_RES142_BIT  (30u)
#define NVIC_IABR3_R_NVIC_RES142_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES142_EN   ((uint32_t)0x40000000u)

#define NVIC_IABR3_NVIC_RES142_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES142_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES142_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR3_R_NVIC_RES143_MASK ((uint32_t)0x80000000u)
#define NVIC_IABR3_R_NVIC_RES143_BIT  (31u)
#define NVIC_IABR3_R_NVIC_RES143_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR3_R_NVIC_RES143_EN   ((uint32_t)0x80000000u)

#define NVIC_IABR3_NVIC_RES143_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR3_NVIC_RES143_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR3_NVIC_RES143_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISER4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES144_MASK ((uint32_t)0x00000001u)
#define NVIC_ISER4_R_NVIC_RES144_BIT  (0u)
#define NVIC_ISER4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES144_EN   ((uint32_t)0x00000001u)

#define NVIC_ISER4_NVIC_RES144_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES144_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES144_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES145_MASK ((uint32_t)0x00000002u)
#define NVIC_ISER4_R_NVIC_RES145_BIT  (1u)
#define NVIC_ISER4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES145_EN   ((uint32_t)0x00000002u)

#define NVIC_ISER4_NVIC_RES145_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES145_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES145_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES146_MASK ((uint32_t)0x00000004u)
#define NVIC_ISER4_R_NVIC_RES146_BIT  (2u)
#define NVIC_ISER4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES146_EN   ((uint32_t)0x00000004u)

#define NVIC_ISER4_NVIC_RES146_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES146_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES146_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES147_MASK ((uint32_t)0x00000008u)
#define NVIC_ISER4_R_NVIC_RES147_BIT  (3u)
#define NVIC_ISER4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES147_EN   ((uint32_t)0x00000008u)

#define NVIC_ISER4_NVIC_RES147_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES147_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES147_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES148_MASK ((uint32_t)0x00000010u)
#define NVIC_ISER4_R_NVIC_RES148_BIT  (4u)
#define NVIC_ISER4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES148_EN   ((uint32_t)0x00000010u)

#define NVIC_ISER4_NVIC_RES148_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES148_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES148_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_RES149_MASK ((uint32_t)0x00000020u)
#define NVIC_ISER4_R_NVIC_RES149_BIT  (5u)
#define NVIC_ISER4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_RES149_EN   ((uint32_t)0x00000020u)

#define NVIC_ISER4_NVIC_RES149_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_RES149_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_RES149_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040u)
#define NVIC_ISER4_R_NVIC_PWM1GEN0_BIT  (6u)
#define NVIC_ISER4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040u)

#define NVIC_ISER4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080u)
#define NVIC_ISER4_R_NVIC_PWM1GEN1_BIT  (7u)
#define NVIC_ISER4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080u)

#define NVIC_ISER4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100u)
#define NVIC_ISER4_R_NVIC_PWM1GEN2_BIT  (8u)
#define NVIC_ISER4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100u)

#define NVIC_ISER4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200u)
#define NVIC_ISER4_R_NVIC_PWM1GEN3_BIT  (9u)
#define NVIC_ISER4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200u)

#define NVIC_ISER4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISER4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400u)
#define NVIC_ISER4_R_NVIC_PWM1FAULT_BIT  (10u)
#define NVIC_ISER4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISER4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400u)

#define NVIC_ISER4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISER4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISER4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICER4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES144_MASK ((uint32_t)0x00000001u)
#define NVIC_ICER4_R_NVIC_RES144_BIT  (0u)
#define NVIC_ICER4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES144_EN   ((uint32_t)0x00000001u)

#define NVIC_ICER4_NVIC_RES144_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES144_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES144_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES145_MASK ((uint32_t)0x00000002u)
#define NVIC_ICER4_R_NVIC_RES145_BIT  (1u)
#define NVIC_ICER4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES145_EN   ((uint32_t)0x00000002u)

#define NVIC_ICER4_NVIC_RES145_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES145_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES145_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES146_MASK ((uint32_t)0x00000004u)
#define NVIC_ICER4_R_NVIC_RES146_BIT  (2u)
#define NVIC_ICER4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES146_EN   ((uint32_t)0x00000004u)

#define NVIC_ICER4_NVIC_RES146_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES146_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES146_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES147_MASK ((uint32_t)0x00000008u)
#define NVIC_ICER4_R_NVIC_RES147_BIT  (3u)
#define NVIC_ICER4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES147_EN   ((uint32_t)0x00000008u)

#define NVIC_ICER4_NVIC_RES147_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES147_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES147_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES148_MASK ((uint32_t)0x00000010u)
#define NVIC_ICER4_R_NVIC_RES148_BIT  (4u)
#define NVIC_ICER4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES148_EN   ((uint32_t)0x00000010u)

#define NVIC_ICER4_NVIC_RES148_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES148_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES148_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_RES149_MASK ((uint32_t)0x00000020u)
#define NVIC_ICER4_R_NVIC_RES149_BIT  (5u)
#define NVIC_ICER4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_RES149_EN   ((uint32_t)0x00000020u)

#define NVIC_ICER4_NVIC_RES149_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_RES149_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_RES149_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040u)
#define NVIC_ICER4_R_NVIC_PWM1GEN0_BIT  (6u)
#define NVIC_ICER4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040u)

#define NVIC_ICER4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080u)
#define NVIC_ICER4_R_NVIC_PWM1GEN1_BIT  (7u)
#define NVIC_ICER4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080u)

#define NVIC_ICER4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100u)
#define NVIC_ICER4_R_NVIC_PWM1GEN2_BIT  (8u)
#define NVIC_ICER4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100u)

#define NVIC_ICER4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200u)
#define NVIC_ICER4_R_NVIC_PWM1GEN3_BIT  (9u)
#define NVIC_ICER4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200u)

#define NVIC_ICER4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICER4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400u)
#define NVIC_ICER4_R_NVIC_PWM1FAULT_BIT  (10u)
#define NVIC_ICER4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICER4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400u)

#define NVIC_ICER4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICER4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICER4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ISPR4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES144_MASK ((uint32_t)0x00000001u)
#define NVIC_ISPR4_R_NVIC_RES144_BIT  (0u)
#define NVIC_ISPR4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES144_EN   ((uint32_t)0x00000001u)

#define NVIC_ISPR4_NVIC_RES144_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES144_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES144_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES145_MASK ((uint32_t)0x00000002u)
#define NVIC_ISPR4_R_NVIC_RES145_BIT  (1u)
#define NVIC_ISPR4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES145_EN   ((uint32_t)0x00000002u)

#define NVIC_ISPR4_NVIC_RES145_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES145_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES145_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES146_MASK ((uint32_t)0x00000004u)
#define NVIC_ISPR4_R_NVIC_RES146_BIT  (2u)
#define NVIC_ISPR4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES146_EN   ((uint32_t)0x00000004u)

#define NVIC_ISPR4_NVIC_RES146_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES146_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES146_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES147_MASK ((uint32_t)0x00000008u)
#define NVIC_ISPR4_R_NVIC_RES147_BIT  (3u)
#define NVIC_ISPR4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES147_EN   ((uint32_t)0x00000008u)

#define NVIC_ISPR4_NVIC_RES147_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES147_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES147_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES148_MASK ((uint32_t)0x00000010u)
#define NVIC_ISPR4_R_NVIC_RES148_BIT  (4u)
#define NVIC_ISPR4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES148_EN   ((uint32_t)0x00000010u)

#define NVIC_ISPR4_NVIC_RES148_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES148_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES148_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_RES149_MASK ((uint32_t)0x00000020u)
#define NVIC_ISPR4_R_NVIC_RES149_BIT  (5u)
#define NVIC_ISPR4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_RES149_EN   ((uint32_t)0x00000020u)

#define NVIC_ISPR4_NVIC_RES149_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_RES149_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_RES149_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_BIT  (6u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040u)

#define NVIC_ISPR4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_BIT  (7u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080u)

#define NVIC_ISPR4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_BIT  (8u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100u)

#define NVIC_ISPR4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_BIT  (9u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200u)

#define NVIC_ISPR4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400u)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_BIT  (10u)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ISPR4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400u)

#define NVIC_ISPR4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ISPR4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ISPR4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* ICPR4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES144_MASK ((uint32_t)0x00000001u)
#define NVIC_ICPR4_R_NVIC_RES144_BIT  (0u)
#define NVIC_ICPR4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES144_EN   ((uint32_t)0x00000001u)

#define NVIC_ICPR4_NVIC_RES144_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES144_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES144_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES145_MASK ((uint32_t)0x00000002u)
#define NVIC_ICPR4_R_NVIC_RES145_BIT  (1u)
#define NVIC_ICPR4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES145_EN   ((uint32_t)0x00000002u)

#define NVIC_ICPR4_NVIC_RES145_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES145_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES145_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES146_MASK ((uint32_t)0x00000004u)
#define NVIC_ICPR4_R_NVIC_RES146_BIT  (2u)
#define NVIC_ICPR4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES146_EN   ((uint32_t)0x00000004u)

#define NVIC_ICPR4_NVIC_RES146_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES146_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES146_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES147_MASK ((uint32_t)0x00000008u)
#define NVIC_ICPR4_R_NVIC_RES147_BIT  (3u)
#define NVIC_ICPR4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES147_EN   ((uint32_t)0x00000008u)

#define NVIC_ICPR4_NVIC_RES147_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES147_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES147_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES148_MASK ((uint32_t)0x00000010u)
#define NVIC_ICPR4_R_NVIC_RES148_BIT  (4u)
#define NVIC_ICPR4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES148_EN   ((uint32_t)0x00000010u)

#define NVIC_ICPR4_NVIC_RES148_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES148_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES148_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_RES149_MASK ((uint32_t)0x00000020u)
#define NVIC_ICPR4_R_NVIC_RES149_BIT  (5u)
#define NVIC_ICPR4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_RES149_EN   ((uint32_t)0x00000020u)

#define NVIC_ICPR4_NVIC_RES149_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_RES149_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_RES149_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN0_BIT  (6u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040u)

#define NVIC_ICPR4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN1_BIT  (7u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080u)

#define NVIC_ICPR4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN2_BIT  (8u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100u)

#define NVIC_ICPR4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN3_BIT  (9u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200u)

#define NVIC_ICPR4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_ICPR4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400u)
#define NVIC_ICPR4_R_NVIC_PWM1FAULT_BIT  (10u)
#define NVIC_ICPR4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_ICPR4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400u)

#define NVIC_ICPR4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_ICPR4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_ICPR4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* IABR4 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES144_MASK ((uint32_t)0x00000001u)
#define NVIC_IABR4_R_NVIC_RES144_BIT  (0u)
#define NVIC_IABR4_R_NVIC_RES144_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES144_EN   ((uint32_t)0x00000001u)

#define NVIC_IABR4_NVIC_RES144_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES144_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES144_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES145_MASK ((uint32_t)0x00000002u)
#define NVIC_IABR4_R_NVIC_RES145_BIT  (1u)
#define NVIC_IABR4_R_NVIC_RES145_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES145_EN   ((uint32_t)0x00000002u)

#define NVIC_IABR4_NVIC_RES145_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES145_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES145_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES146_MASK ((uint32_t)0x00000004u)
#define NVIC_IABR4_R_NVIC_RES146_BIT  (2u)
#define NVIC_IABR4_R_NVIC_RES146_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES146_EN   ((uint32_t)0x00000004u)

#define NVIC_IABR4_NVIC_RES146_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES146_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES146_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES147_MASK ((uint32_t)0x00000008u)
#define NVIC_IABR4_R_NVIC_RES147_BIT  (3u)
#define NVIC_IABR4_R_NVIC_RES147_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES147_EN   ((uint32_t)0x00000008u)

#define NVIC_IABR4_NVIC_RES147_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES147_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES147_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES148_MASK ((uint32_t)0x00000010u)
#define NVIC_IABR4_R_NVIC_RES148_BIT  (4u)
#define NVIC_IABR4_R_NVIC_RES148_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES148_EN   ((uint32_t)0x00000010u)

#define NVIC_IABR4_NVIC_RES148_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES148_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES148_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_RES149_MASK ((uint32_t)0x00000020u)
#define NVIC_IABR4_R_NVIC_RES149_BIT  (5u)
#define NVIC_IABR4_R_NVIC_RES149_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_RES149_EN   ((uint32_t)0x00000020u)

#define NVIC_IABR4_NVIC_RES149_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_RES149_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_RES149_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN0_MASK ((uint32_t)0x00000040u)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_BIT  (6u)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_PWM1GEN0_EN   ((uint32_t)0x00000040u)

#define NVIC_IABR4_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_PWM1GEN0_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_PWM1GEN0_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN1_MASK ((uint32_t)0x00000080u)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_BIT  (7u)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_PWM1GEN1_EN   ((uint32_t)0x00000080u)

#define NVIC_IABR4_NVIC_PWM1GEN1_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_PWM1GEN1_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_PWM1GEN1_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN2_MASK ((uint32_t)0x00000100u)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_BIT  (8u)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_PWM1GEN2_EN   ((uint32_t)0x00000100u)

#define NVIC_IABR4_NVIC_PWM1GEN2_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_PWM1GEN2_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_PWM1GEN2_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1GEN3_MASK ((uint32_t)0x00000200u)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_BIT  (9u)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_PWM1GEN3_EN   ((uint32_t)0x00000200u)

#define NVIC_IABR4_NVIC_PWM1GEN3_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_PWM1GEN3_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_PWM1GEN3_EN     ((uint32_t)0x00000001u)
/*----------*/

/*----------*/
#define NVIC_IABR4_R_NVIC_PWM1FAULT_MASK ((uint32_t)0x00000400u)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_BIT  (10u)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_DIS  ((uint32_t)0x00000000u)
#define NVIC_IABR4_R_NVIC_PWM1FAULT_EN   ((uint32_t)0x00000400u)

#define NVIC_IABR4_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00000001u)
#define NVIC_IABR4_NVIC_PWM1FAULT_DIS    ((uint32_t)0x00000000u)
#define NVIC_IABR4_NVIC_PWM1FAULT_EN     ((uint32_t)0x00000001u)
/*----------*/


/********************************************************************************************/
/************************************* IPR ***********************************************/
/******************************************************************************************/


/********************************************************************************************/
/************************************* IPR0 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOA_MASK     ((uint32_t)0x000000E0u)
#define NVIC_IPR0_R_NVIC_GPIOA_BIT      (5u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP1      ((uint32_t)0x00000020u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP2      ((uint32_t)0x00000040u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP3      ((uint32_t)0x00000060u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP4      ((uint32_t)0x00000080u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP5      ((uint32_t)0x000000A0u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP6      ((uint32_t)0x000000C0u)
#define NVIC_IPR0_R_NVIC_GPIOA_IP7      ((uint32_t)0x000000E0u)

#define NVIC_IPR0_NVIC_GPIOA_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOA_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOA_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOA_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOA_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOA_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOA_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOA_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOA_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOB_MASK     ((uint32_t)0x0000E000u)
#define NVIC_IPR0_R_NVIC_GPIOB_BIT      (13u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP1      ((uint32_t)0x00002000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP2      ((uint32_t)0x00004000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP3      ((uint32_t)0x00006000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP4      ((uint32_t)0x00008000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP5      ((uint32_t)0x0000A000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP6      ((uint32_t)0x0000C000u)
#define NVIC_IPR0_R_NVIC_GPIOB_IP7      ((uint32_t)0x0000E000u)

#define NVIC_IPR0_NVIC_GPIOB_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOB_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOB_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOB_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOB_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOB_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOB_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOB_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOB_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOC_MASK     ((uint32_t)0x00E00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_BIT      (21u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP1      ((uint32_t)0x00200000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP2      ((uint32_t)0x00400000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP3      ((uint32_t)0x00600000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP4      ((uint32_t)0x00800000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP5      ((uint32_t)0x00A00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP6      ((uint32_t)0x00C00000u)
#define NVIC_IPR0_R_NVIC_GPIOC_IP7      ((uint32_t)0x00E00000u)

#define NVIC_IPR0_NVIC_GPIOC_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOC_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOC_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOC_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOC_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOC_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOC_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOC_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOC_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR0_R_NVIC_GPIOD_MASK     ((uint32_t)0xF0000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_BIT      (29u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP1      ((uint32_t)0x10000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP2      ((uint32_t)0x20000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP3      ((uint32_t)0x30000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP4      ((uint32_t)0x40000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP5      ((uint32_t)0x50000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP6      ((uint32_t)0x60000000u)
#define NVIC_IPR0_R_NVIC_GPIOD_IP7      ((uint32_t)0x70000000u)

#define NVIC_IPR0_NVIC_GPIOD_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR0_NVIC_GPIOD_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR0_NVIC_GPIOD_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR0_NVIC_GPIOD_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR0_NVIC_GPIOD_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR0_NVIC_GPIOD_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR0_NVIC_GPIOD_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR0_NVIC_GPIOD_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR0_NVIC_GPIOD_IP7        ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR1 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR1_R_NVIC_GPIOE_MASK     ((uint32_t)0x000000E0u)
#define NVIC_IPR1_R_NVIC_GPIOE_BIT      (5u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP1      ((uint32_t)0x00000020u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP2      ((uint32_t)0x00000040u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP3      ((uint32_t)0x00000060u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP4      ((uint32_t)0x00000080u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP5      ((uint32_t)0x000000A0u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP6      ((uint32_t)0x000000C0u)
#define NVIC_IPR1_R_NVIC_GPIOE_IP7      ((uint32_t)0x000000E0u)

#define NVIC_IPR1_NVIC_GPIOE_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR1_NVIC_GPIOE_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR1_NVIC_GPIOE_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR1_NVIC_GPIOE_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR1_NVIC_GPIOE_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR1_NVIC_GPIOE_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR1_NVIC_GPIOE_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR1_NVIC_GPIOE_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR1_NVIC_GPIOE_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR1_R_NVIC_UART0_MASK     ((uint32_t)0x0000E000u)
#define NVIC_IPR1_R_NVIC_UART0_BIT      (13u)
#define NVIC_IPR1_R_NVIC_UART0_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR1_R_NVIC_UART0_IP1      ((uint32_t)0x00002000u)
#define NVIC_IPR1_R_NVIC_UART0_IP2      ((uint32_t)0x00004000u)
#define NVIC_IPR1_R_NVIC_UART0_IP3      ((uint32_t)0x00006000u)
#define NVIC_IPR1_R_NVIC_UART0_IP4      ((uint32_t)0x00008000u)
#define NVIC_IPR1_R_NVIC_UART0_IP5      ((uint32_t)0x0000A000u)
#define NVIC_IPR1_R_NVIC_UART0_IP6      ((uint32_t)0x0000C000u)
#define NVIC_IPR1_R_NVIC_UART0_IP7      ((uint32_t)0x0000E000u)

#define NVIC_IPR1_NVIC_UART0_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR1_NVIC_UART0_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR1_NVIC_UART0_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR1_NVIC_UART0_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR1_NVIC_UART0_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR1_NVIC_UART0_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR1_NVIC_UART0_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR1_NVIC_UART0_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR1_NVIC_UART0_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR1_R_NVIC_UART1_MASK     ((uint32_t)0x00E00000u)
#define NVIC_IPR1_R_NVIC_UART1_BIT      (21u)
#define NVIC_IPR1_R_NVIC_UART1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR1_R_NVIC_UART1_IP1      ((uint32_t)0x00200000u)
#define NVIC_IPR1_R_NVIC_UART1_IP2      ((uint32_t)0x00400000u)
#define NVIC_IPR1_R_NVIC_UART1_IP3      ((uint32_t)0x00600000u)
#define NVIC_IPR1_R_NVIC_UART1_IP4      ((uint32_t)0x00800000u)
#define NVIC_IPR1_R_NVIC_UART1_IP5      ((uint32_t)0x00A00000u)
#define NVIC_IPR1_R_NVIC_UART1_IP6      ((uint32_t)0x00C00000u)
#define NVIC_IPR1_R_NVIC_UART1_IP7      ((uint32_t)0x00E00000u)

#define NVIC_IPR1_NVIC_UART1_MASK       ((uint32_t)0x00000007u)
#define NVIC_IPR1_NVIC_UART1_IP0        ((uint32_t)0x00000000u)
#define NVIC_IPR1_NVIC_UART1_IP1        ((uint32_t)0x00000001u)
#define NVIC_IPR1_NVIC_UART1_IP2        ((uint32_t)0x00000002u)
#define NVIC_IPR1_NVIC_UART1_IP3        ((uint32_t)0x00000003u)
#define NVIC_IPR1_NVIC_UART1_IP4        ((uint32_t)0x00000004u)
#define NVIC_IPR1_NVIC_UART1_IP5        ((uint32_t)0x00000005u)
#define NVIC_IPR1_NVIC_UART1_IP6        ((uint32_t)0x00000006u)
#define NVIC_IPR1_NVIC_UART1_IP7        ((uint32_t)0x00000007u)
/*----------*/

/*-------*/
#define NVIC_IPR1_R_NVIC_SSI0_MASK      ((uint32_t)0xE0000000u)
#define NVIC_IPR1_R_NVIC_SSI0_BIT       (29u)
#define NVIC_IPR1_R_NVIC_SSI0_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP1       ((uint32_t)0x20000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP2       ((uint32_t)0x40000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP3       ((uint32_t)0x60000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP4       ((uint32_t)0x80000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP5       ((uint32_t)0xA0000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP6       ((uint32_t)0xC0000000u)
#define NVIC_IPR1_R_NVIC_SSI0_IP7       ((uint32_t)0xE0000000u)

#define NVIC_IPR1_NVIC_SSI0_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR1_NVIC_SSI0_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR1_NVIC_SSI0_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR1_NVIC_SSI0_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR1_NVIC_SSI0_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR1_NVIC_SSI0_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR1_NVIC_SSI0_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR1_NVIC_SSI0_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR1_NVIC_SSI0_IP7         ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR2 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR2_R_NVIC_I2C0_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR2_R_NVIC_I2C0_BIT       (5u)
#define NVIC_IPR2_R_NVIC_I2C0_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR2_R_NVIC_I2C0_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR2_R_NVIC_I2C0_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR2_R_NVIC_I2C0_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR2_R_NVIC_I2C0_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR2_R_NVIC_I2C0_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR2_R_NVIC_I2C0_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR2_R_NVIC_I2C0_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR2_NVIC_I2C0_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR2_NVIC_I2C0_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR2_NVIC_I2C0_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR2_NVIC_I2C0_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR2_NVIC_I2C0_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR2_NVIC_I2C0_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR2_NVIC_I2C0_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR2_NVIC_I2C0_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR2_NVIC_I2C0_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR2_R_NVIC_PWM0FAULT_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_BIT   (13u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR2_R_NVIC_PWM0FAULT_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR2_NVIC_PWM0FAULT_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR2_NVIC_PWM0FAULT_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR2_R_NVIC_PWM0GEN0_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_BIT    (21u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN0_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR2_NVIC_PWM0GEN0_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR2_NVIC_PWM0GEN0_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR2_R_NVIC_PWM0GEN1_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_BIT    (29u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR2_R_NVIC_PWM0GEN1_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR2_NVIC_PWM0GEN1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR2_NVIC_PWM0GEN1_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR3 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR3_R_NVIC_PWM0GEN2_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_BIT       (5u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR3_R_NVIC_PWM0GEN2_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR3_NVIC_PWM0GEN2_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR3_NVIC_PWM0GEN2_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR3_R_NVIC_QEI0_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR3_R_NVIC_QEI0_BIT   (13u)
#define NVIC_IPR3_R_NVIC_QEI0_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR3_R_NVIC_QEI0_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR3_NVIC_QEI0_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR3_NVIC_QEI0_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR3_NVIC_QEI0_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR3_NVIC_QEI0_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR3_NVIC_QEI0_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR3_NVIC_QEI0_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR3_NVIC_QEI0_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR3_NVIC_QEI0_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR3_NVIC_QEI0_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_BIT    (21u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ0_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR3_NVIC_ADC0SEQ0_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR3_NVIC_ADC0SEQ0_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_BIT    (29u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR3_R_NVIC_ADC0SEQ1_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR3_NVIC_ADC0SEQ1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR3_NVIC_ADC0SEQ1_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR4 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_BIT       (5u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ2_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR4_NVIC_ADC0SEQ2_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR4_NVIC_ADC0SEQ2_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_BIT   (13u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR4_R_NVIC_ADC0SEQ3_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR4_NVIC_ADC0SEQ3_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR4_NVIC_ADC0SEQ3_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR4_R_NVIC_WDT01_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR4_R_NVIC_WDT01_BIT    (21u)
#define NVIC_IPR4_R_NVIC_WDT01_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR4_R_NVIC_WDT01_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR4_NVIC_WDT01_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR4_NVIC_WDT01_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR4_NVIC_WDT01_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR4_NVIC_WDT01_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR4_NVIC_WDT01_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR4_NVIC_WDT01_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR4_NVIC_WDT01_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR4_NVIC_WDT01_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR4_NVIC_WDT01_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR4_R_NVIC_TIMER0A_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_BIT    (29u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR4_R_NVIC_TIMER0A_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR4_NVIC_TIMER0A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR4_NVIC_TIMER0A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR4_NVIC_TIMER0A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR4_NVIC_TIMER0A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR4_NVIC_TIMER0A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR4_NVIC_TIMER0A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR4_NVIC_TIMER0A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR4_NVIC_TIMER0A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR4_NVIC_TIMER0A_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR5 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR5_R_NVIC_TIMER0B_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR5_R_NVIC_TIMER0B_BIT       (5u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR5_R_NVIC_TIMER0B_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR5_NVIC_TIMER0B_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR5_NVIC_TIMER0B_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR5_NVIC_TIMER0B_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR5_NVIC_TIMER0B_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR5_NVIC_TIMER0B_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR5_NVIC_TIMER0B_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR5_NVIC_TIMER0B_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR5_NVIC_TIMER0B_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR5_NVIC_TIMER0B_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR5_R_NVIC_TIMER1A_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_BIT   (13u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR5_R_NVIC_TIMER1A_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR5_NVIC_TIMER1A_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR5_NVIC_TIMER1A_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR5_NVIC_TIMER1A_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR5_NVIC_TIMER1A_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR5_NVIC_TIMER1A_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR5_NVIC_TIMER1A_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR5_NVIC_TIMER1A_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR5_NVIC_TIMER1A_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR5_NVIC_TIMER1A_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR5_R_NVIC_TIMER1B_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_BIT    (21u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR5_R_NVIC_TIMER1B_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR5_NVIC_TIMER1B_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR5_NVIC_TIMER1B_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR5_NVIC_TIMER1B_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR5_NVIC_TIMER1B_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR5_NVIC_TIMER1B_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR5_NVIC_TIMER1B_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR5_NVIC_TIMER1B_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR5_NVIC_TIMER1B_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR5_NVIC_TIMER1B_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR5_R_NVIC_TIMER2A_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_BIT    (29u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR5_R_NVIC_TIMER2A_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR5_NVIC_TIMER2A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR5_NVIC_TIMER2A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR5_NVIC_TIMER2A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR5_NVIC_TIMER2A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR5_NVIC_TIMER2A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR5_NVIC_TIMER2A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR5_NVIC_TIMER2A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR5_NVIC_TIMER2A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR5_NVIC_TIMER2A_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR6 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR6_R_NVIC_TIMER2B_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR6_R_NVIC_TIMER2B_BIT       (5u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR6_R_NVIC_TIMER2B_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR6_NVIC_TIMER2B_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR6_NVIC_TIMER2B_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR6_NVIC_TIMER2B_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR6_NVIC_TIMER2B_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR6_NVIC_TIMER2B_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR6_NVIC_TIMER2B_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR6_NVIC_TIMER2B_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR6_NVIC_TIMER2B_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR6_NVIC_TIMER2B_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR6_R_NVIC_ACOMP0_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_BIT   (13u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR6_R_NVIC_ACOMP0_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR6_NVIC_ACOMP0_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR6_NVIC_ACOMP0_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR6_NVIC_ACOMP0_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR6_NVIC_ACOMP0_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR6_NVIC_ACOMP0_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR6_NVIC_ACOMP0_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR6_NVIC_ACOMP0_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR6_NVIC_ACOMP0_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR6_NVIC_ACOMP0_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR6_R_NVIC_ACOMP1_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_BIT    (21u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR6_R_NVIC_ACOMP1_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR6_NVIC_ACOMP1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR6_NVIC_ACOMP1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR6_NVIC_ACOMP1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR6_NVIC_ACOMP1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR6_NVIC_ACOMP1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR6_NVIC_ACOMP1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR6_NVIC_ACOMP1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR6_NVIC_ACOMP1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR6_NVIC_ACOMP1_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR6_R_NVIC_RES43_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR6_R_NVIC_RES43_BIT    (29u)
#define NVIC_IPR6_R_NVIC_RES43_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR6_R_NVIC_RES43_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR6_NVIC_RES43_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR6_NVIC_RES43_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR6_NVIC_RES43_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR6_NVIC_RES43_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR6_NVIC_RES43_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR6_NVIC_RES43_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR6_NVIC_RES43_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR6_NVIC_RES43_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR6_NVIC_RES43_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR7 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR7_R_NVIC_SYSCTL_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR7_R_NVIC_SYSCTL_BIT       (5u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR7_R_NVIC_SYSCTL_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR7_NVIC_SYSCTL_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR7_NVIC_SYSCTL_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR7_NVIC_SYSCTL_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR7_NVIC_SYSCTL_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR7_NVIC_SYSCTL_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR7_NVIC_SYSCTL_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR7_NVIC_SYSCTL_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR7_NVIC_SYSCTL_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR7_NVIC_SYSCTL_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR7_R_NVIC_FLASH_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR7_R_NVIC_FLASH_BIT   (13u)
#define NVIC_IPR7_R_NVIC_FLASH_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR7_R_NVIC_FLASH_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR7_NVIC_FLASH_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR7_NVIC_FLASH_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR7_NVIC_FLASH_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR7_NVIC_FLASH_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR7_NVIC_FLASH_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR7_NVIC_FLASH_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR7_NVIC_FLASH_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR7_NVIC_FLASH_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR7_NVIC_FLASH_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR7_R_NVIC_GPIOF_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR7_R_NVIC_GPIOF_BIT    (21u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR7_R_NVIC_GPIOF_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR7_NVIC_GPIOF_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR7_NVIC_GPIOF_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR7_NVIC_GPIOF_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR7_NVIC_GPIOF_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR7_NVIC_GPIOF_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR7_NVIC_GPIOF_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR7_NVIC_GPIOF_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR7_NVIC_GPIOF_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR7_NVIC_GPIOF_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR7_R_NVIC_RES47_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR7_R_NVIC_RES47_BIT    (29u)
#define NVIC_IPR7_R_NVIC_RES47_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR7_R_NVIC_RES47_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR7_NVIC_RES47_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR7_NVIC_RES47_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR7_NVIC_RES47_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR7_NVIC_RES47_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR7_NVIC_RES47_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR7_NVIC_RES47_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR7_NVIC_RES47_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR7_NVIC_RES47_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR7_NVIC_RES47_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR8 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR8_R_NVIC_RES48_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR8_R_NVIC_RES48_BIT       (5u)
#define NVIC_IPR8_R_NVIC_RES48_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR8_R_NVIC_RES48_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR8_R_NVIC_RES48_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR8_R_NVIC_RES48_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR8_R_NVIC_RES48_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR8_R_NVIC_RES48_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR8_R_NVIC_RES48_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR8_R_NVIC_RES48_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR8_NVIC_RES48_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR8_NVIC_RES48_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR8_NVIC_RES48_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR8_NVIC_RES48_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR8_NVIC_RES48_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR8_NVIC_RES48_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR8_NVIC_RES48_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR8_NVIC_RES48_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR8_NVIC_RES48_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR8_R_NVIC_UART2_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR8_R_NVIC_UART2_BIT   (13u)
#define NVIC_IPR8_R_NVIC_UART2_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR8_R_NVIC_UART2_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR8_R_NVIC_UART2_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR8_R_NVIC_UART2_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR8_R_NVIC_UART2_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR8_R_NVIC_UART2_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR8_R_NVIC_UART2_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR8_R_NVIC_UART2_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR8_NVIC_UART2_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR8_NVIC_UART2_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR8_NVIC_UART2_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR8_NVIC_UART2_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR8_NVIC_UART2_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR8_NVIC_UART2_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR8_NVIC_UART2_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR8_NVIC_UART2_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR8_NVIC_UART2_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR8_R_NVIC_SSI1_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR8_R_NVIC_SSI1_BIT    (21u)
#define NVIC_IPR8_R_NVIC_SSI1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR8_R_NVIC_SSI1_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR8_NVIC_SSI1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR8_NVIC_SSI1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR8_NVIC_SSI1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR8_NVIC_SSI1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR8_NVIC_SSI1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR8_NVIC_SSI1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR8_NVIC_SSI1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR8_NVIC_SSI1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR8_NVIC_SSI1_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR8_R_NVIC_TIMER3A_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_BIT    (29u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR8_R_NVIC_TIMER3A_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR8_NVIC_TIMER3A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR8_NVIC_TIMER3A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR8_NVIC_TIMER3A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR8_NVIC_TIMER3A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR8_NVIC_TIMER3A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR8_NVIC_TIMER3A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR8_NVIC_TIMER3A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR8_NVIC_TIMER3A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR8_NVIC_TIMER3A_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR9 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR9_R_NVIC_TIMER3B_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR9_R_NVIC_TIMER3B_BIT       (5u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR9_R_NVIC_TIMER3B_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR9_NVIC_TIMER3B_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR9_NVIC_TIMER3B_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR9_NVIC_TIMER3B_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR9_NVIC_TIMER3B_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR9_NVIC_TIMER3B_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR9_NVIC_TIMER3B_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR9_NVIC_TIMER3B_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR9_NVIC_TIMER3B_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR9_NVIC_TIMER3B_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR9_R_NVIC_I2C1_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR9_R_NVIC_I2C1_BIT   (13u)
#define NVIC_IPR9_R_NVIC_I2C1_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR9_R_NVIC_I2C1_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR9_NVIC_I2C1_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR9_NVIC_I2C1_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR9_NVIC_I2C1_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR9_NVIC_I2C1_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR9_NVIC_I2C1_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR9_NVIC_I2C1_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR9_NVIC_I2C1_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR9_NVIC_I2C1_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR9_NVIC_I2C1_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR9_R_NVIC_QEI1_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR9_R_NVIC_QEI1_BIT    (21u)
#define NVIC_IPR9_R_NVIC_QEI1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR9_R_NVIC_QEI1_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR9_NVIC_QEI1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR9_NVIC_QEI1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR9_NVIC_QEI1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR9_NVIC_QEI1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR9_NVIC_QEI1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR9_NVIC_QEI1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR9_NVIC_QEI1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR9_NVIC_QEI1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR9_NVIC_QEI1_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR9_R_NVIC_CAN0_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR9_R_NVIC_CAN0_BIT    (29u)
#define NVIC_IPR9_R_NVIC_CAN0_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR9_R_NVIC_CAN0_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR9_NVIC_CAN0_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR9_NVIC_CAN0_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR9_NVIC_CAN0_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR9_NVIC_CAN0_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR9_NVIC_CAN0_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR9_NVIC_CAN0_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR9_NVIC_CAN0_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR9_NVIC_CAN0_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR9_NVIC_CAN0_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR10 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR10_R_NVIC_CAN1_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR10_R_NVIC_CAN1_BIT       (5u)
#define NVIC_IPR10_R_NVIC_CAN1_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR10_R_NVIC_CAN1_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR10_R_NVIC_CAN1_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR10_R_NVIC_CAN1_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR10_R_NVIC_CAN1_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR10_R_NVIC_CAN1_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR10_R_NVIC_CAN1_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR10_R_NVIC_CAN1_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR10_NVIC_CAN1_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR10_NVIC_CAN1_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR10_NVIC_CAN1_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR10_NVIC_CAN1_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR10_NVIC_CAN1_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR10_NVIC_CAN1_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR10_NVIC_CAN1_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR10_NVIC_CAN1_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR10_NVIC_CAN1_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR10_R_NVIC_RES57_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR10_R_NVIC_RES57_BIT   (13u)
#define NVIC_IPR10_R_NVIC_RES57_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR10_R_NVIC_RES57_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR10_R_NVIC_RES57_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR10_R_NVIC_RES57_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR10_R_NVIC_RES57_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR10_R_NVIC_RES57_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR10_R_NVIC_RES57_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR10_R_NVIC_RES57_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR10_NVIC_RES57_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR10_NVIC_RES57_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR10_NVIC_RES57_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR10_NVIC_RES57_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR10_NVIC_RES57_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR10_NVIC_RES57_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR10_NVIC_RES57_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR10_NVIC_RES57_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR10_NVIC_RES57_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR10_R_NVIC_RES58_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR10_R_NVIC_RES58_BIT    (21u)
#define NVIC_IPR10_R_NVIC_RES58_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR10_R_NVIC_RES58_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR10_R_NVIC_RES58_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR10_R_NVIC_RES58_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR10_R_NVIC_RES58_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR10_R_NVIC_RES58_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR10_R_NVIC_RES58_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR10_R_NVIC_RES58_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR10_NVIC_RES58_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR10_NVIC_RES58_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR10_NVIC_RES58_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR10_NVIC_RES58_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR10_NVIC_RES58_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR10_NVIC_RES58_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR10_NVIC_RES58_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR10_NVIC_RES58_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR10_NVIC_RES58_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR10_R_NVIC_HIB_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR10_R_NVIC_HIB_BIT    (29u)
#define NVIC_IPR10_R_NVIC_HIB_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR10_R_NVIC_HIB_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR10_NVIC_HIB_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR10_NVIC_HIB_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR10_NVIC_HIB_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR10_NVIC_HIB_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR10_NVIC_HIB_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR10_NVIC_HIB_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR10_NVIC_HIB_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR10_NVIC_HIB_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR10_NVIC_HIB_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR11 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR11_R_NVIC_USB_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR11_R_NVIC_USB_BIT       (5u)
#define NVIC_IPR11_R_NVIC_USB_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR11_R_NVIC_USB_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR11_R_NVIC_USB_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR11_R_NVIC_USB_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR11_R_NVIC_USB_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR11_R_NVIC_USB_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR11_R_NVIC_USB_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR11_R_NVIC_USB_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR11_NVIC_USB_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR11_NVIC_USB_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR11_NVIC_USB_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR11_NVIC_USB_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR11_NVIC_USB_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR11_NVIC_USB_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR11_NVIC_USB_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR11_NVIC_USB_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR11_NVIC_USB_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR11_R_NVIC_PWM0GEN3_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_BIT   (13u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR11_R_NVIC_PWM0GEN3_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR11_NVIC_PWM0GEN3_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR11_NVIC_PWM0GEN3_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR11_R_NVIC_UDMASOFT_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_BIT    (21u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR11_R_NVIC_UDMASOFT_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR11_NVIC_UDMASOFT_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR11_NVIC_UDMASOFT_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR11_R_NVIC_UDMAERROR_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_BIT    (29u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR11_R_NVIC_UDMAERROR_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR11_NVIC_UDMAERROR_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR11_NVIC_UDMAERROR_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR12 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_BIT       (5u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ0_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR12_NVIC_ADC1SEQ0_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR12_NVIC_ADC1SEQ0_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_BIT   (13u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ1_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR12_NVIC_ADC1SEQ1_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR12_NVIC_ADC1SEQ1_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_BIT    (21u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ2_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR12_NVIC_ADC1SEQ2_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR12_NVIC_ADC1SEQ2_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_BIT    (29u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR12_R_NVIC_ADC1SEQ3_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR12_NVIC_ADC1SEQ3_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR12_NVIC_ADC1SEQ3_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR13 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR13_R_NVIC_RES68_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR13_R_NVIC_RES68_BIT       (5u)
#define NVIC_IPR13_R_NVIC_RES68_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR13_R_NVIC_RES68_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR13_R_NVIC_RES68_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR13_R_NVIC_RES68_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR13_R_NVIC_RES68_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR13_R_NVIC_RES68_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR13_R_NVIC_RES68_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR13_R_NVIC_RES68_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR13_NVIC_RES68_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR13_NVIC_RES68_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR13_NVIC_RES68_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR13_NVIC_RES68_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR13_NVIC_RES68_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR13_NVIC_RES68_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR13_NVIC_RES68_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR13_NVIC_RES68_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR13_NVIC_RES68_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR13_R_NVIC_RES69_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR13_R_NVIC_RES69_BIT   (13u)
#define NVIC_IPR13_R_NVIC_RES69_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR13_R_NVIC_RES69_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR13_R_NVIC_RES69_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR13_R_NVIC_RES69_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR13_R_NVIC_RES69_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR13_R_NVIC_RES69_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR13_R_NVIC_RES69_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR13_R_NVIC_RES69_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR13_NVIC_RES69_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR13_NVIC_RES69_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR13_NVIC_RES69_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR13_NVIC_RES69_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR13_NVIC_RES69_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR13_NVIC_RES69_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR13_NVIC_RES69_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR13_NVIC_RES69_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR13_NVIC_RES69_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR13_R_NVIC_RES70_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR13_R_NVIC_RES70_BIT    (21u)
#define NVIC_IPR13_R_NVIC_RES70_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR13_R_NVIC_RES70_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR13_R_NVIC_RES70_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR13_R_NVIC_RES70_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR13_R_NVIC_RES70_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR13_R_NVIC_RES70_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR13_R_NVIC_RES70_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR13_R_NVIC_RES70_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR13_NVIC_RES70_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR13_NVIC_RES70_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR13_NVIC_RES70_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR13_NVIC_RES70_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR13_NVIC_RES70_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR13_NVIC_RES70_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR13_NVIC_RES70_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR13_NVIC_RES70_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR13_NVIC_RES70_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR13_R_NVIC_RES71_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR13_R_NVIC_RES71_BIT    (29u)
#define NVIC_IPR13_R_NVIC_RES71_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR13_R_NVIC_RES71_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR13_NVIC_RES71_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR13_NVIC_RES71_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR13_NVIC_RES71_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR13_NVIC_RES71_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR13_NVIC_RES71_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR13_NVIC_RES71_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR13_NVIC_RES71_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR13_NVIC_RES71_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR13_NVIC_RES71_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR14 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR14_R_NVIC_RES72_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR14_R_NVIC_RES72_BIT       (5u)
#define NVIC_IPR14_R_NVIC_RES72_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR14_R_NVIC_RES72_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR14_R_NVIC_RES72_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR14_R_NVIC_RES72_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR14_R_NVIC_RES72_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR14_R_NVIC_RES72_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR14_R_NVIC_RES72_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR14_R_NVIC_RES72_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR14_NVIC_RES72_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR14_NVIC_RES72_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR14_NVIC_RES72_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR14_NVIC_RES72_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR14_NVIC_RES72_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR14_NVIC_RES72_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR14_NVIC_RES72_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR14_NVIC_RES72_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR14_NVIC_RES72_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR14_R_NVIC_SSI2_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR14_R_NVIC_SSI2_BIT   (13u)
#define NVIC_IPR14_R_NVIC_SSI2_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR14_R_NVIC_SSI2_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR14_NVIC_SSI2_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR14_NVIC_SSI2_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR14_NVIC_SSI2_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR14_NVIC_SSI2_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR14_NVIC_SSI2_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR14_NVIC_SSI2_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR14_NVIC_SSI2_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR14_NVIC_SSI2_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR14_NVIC_SSI2_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR14_R_NVIC_SSI3_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR14_R_NVIC_SSI3_BIT    (21u)
#define NVIC_IPR14_R_NVIC_SSI3_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR14_R_NVIC_SSI3_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR14_NVIC_SSI3_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR14_NVIC_SSI3_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR14_NVIC_SSI3_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR14_NVIC_SSI3_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR14_NVIC_SSI3_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR14_NVIC_SSI3_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR14_NVIC_SSI3_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR14_NVIC_SSI3_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR14_NVIC_SSI3_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR14_R_NVIC_UART3_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR14_R_NVIC_UART3_BIT    (29u)
#define NVIC_IPR14_R_NVIC_UART3_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR14_R_NVIC_UART3_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR14_NVIC_UART3_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR14_NVIC_UART3_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR14_NVIC_UART3_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR14_NVIC_UART3_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR14_NVIC_UART3_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR14_NVIC_UART3_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR14_NVIC_UART3_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR14_NVIC_UART3_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR14_NVIC_UART3_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR15 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR15_R_NVIC_UART4_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR15_R_NVIC_UART4_BIT       (5u)
#define NVIC_IPR15_R_NVIC_UART4_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR15_R_NVIC_UART4_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR15_R_NVIC_UART4_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR15_R_NVIC_UART4_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR15_R_NVIC_UART4_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR15_R_NVIC_UART4_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR15_R_NVIC_UART4_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR15_R_NVIC_UART4_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR15_NVIC_UART4_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR15_NVIC_UART4_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR15_NVIC_UART4_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR15_NVIC_UART4_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR15_NVIC_UART4_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR15_NVIC_UART4_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR15_NVIC_UART4_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR15_NVIC_UART4_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR15_NVIC_UART4_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR15_R_NVIC_UART5_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR15_R_NVIC_UART5_BIT   (13u)
#define NVIC_IPR15_R_NVIC_UART5_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR15_R_NVIC_UART5_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR15_R_NVIC_UART5_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR15_R_NVIC_UART5_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR15_R_NVIC_UART5_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR15_R_NVIC_UART5_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR15_R_NVIC_UART5_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR15_R_NVIC_UART5_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR15_NVIC_UART5_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR15_NVIC_UART5_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR15_NVIC_UART5_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR15_NVIC_UART5_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR15_NVIC_UART5_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR15_NVIC_UART5_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR15_NVIC_UART5_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR15_NVIC_UART5_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR15_NVIC_UART5_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR15_R_NVIC_UART6_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR15_R_NVIC_UART6_BIT    (21u)
#define NVIC_IPR15_R_NVIC_UART6_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR15_R_NVIC_UART6_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR15_R_NVIC_UART6_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR15_R_NVIC_UART6_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR15_R_NVIC_UART6_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR15_R_NVIC_UART6_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR15_R_NVIC_UART6_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR15_R_NVIC_UART6_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR15_NVIC_UART6_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR15_NVIC_UART6_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR15_NVIC_UART6_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR15_NVIC_UART6_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR15_NVIC_UART6_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR15_NVIC_UART6_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR15_NVIC_UART6_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR15_NVIC_UART6_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR15_NVIC_UART6_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR15_R_NVIC_UART7_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR15_R_NVIC_UART7_BIT    (29u)
#define NVIC_IPR15_R_NVIC_UART7_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR15_R_NVIC_UART7_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR15_NVIC_UART7_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR15_NVIC_UART7_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR15_NVIC_UART7_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR15_NVIC_UART7_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR15_NVIC_UART7_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR15_NVIC_UART7_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR15_NVIC_UART7_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR15_NVIC_UART7_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR15_NVIC_UART7_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR16 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR16_R_NVIC_RES80_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR16_R_NVIC_RES80_BIT       (5u)
#define NVIC_IPR16_R_NVIC_RES80_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR16_R_NVIC_RES80_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR16_R_NVIC_RES80_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR16_R_NVIC_RES80_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR16_R_NVIC_RES80_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR16_R_NVIC_RES80_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR16_R_NVIC_RES80_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR16_R_NVIC_RES80_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR16_NVIC_RES80_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR16_NVIC_RES80_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR16_NVIC_RES80_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR16_NVIC_RES80_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR16_NVIC_RES80_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR16_NVIC_RES80_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR16_NVIC_RES80_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR16_NVIC_RES80_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR16_NVIC_RES80_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR16_R_NVIC_RES81_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR16_R_NVIC_RES81_BIT   (13u)
#define NVIC_IPR16_R_NVIC_RES81_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR16_R_NVIC_RES81_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR16_R_NVIC_RES81_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR16_R_NVIC_RES81_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR16_R_NVIC_RES81_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR16_R_NVIC_RES81_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR16_R_NVIC_RES81_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR16_R_NVIC_RES81_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR16_NVIC_RES81_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR16_NVIC_RES81_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR16_NVIC_RES81_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR16_NVIC_RES81_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR16_NVIC_RES81_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR16_NVIC_RES81_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR16_NVIC_RES81_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR16_NVIC_RES81_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR16_NVIC_RES81_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR16_R_NVIC_RES82_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR16_R_NVIC_RES82_BIT    (21u)
#define NVIC_IPR16_R_NVIC_RES82_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR16_R_NVIC_RES82_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR16_R_NVIC_RES82_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR16_R_NVIC_RES82_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR16_R_NVIC_RES82_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR16_R_NVIC_RES82_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR16_R_NVIC_RES82_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR16_R_NVIC_RES82_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR16_NVIC_RES82_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR16_NVIC_RES82_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR16_NVIC_RES82_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR16_NVIC_RES82_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR16_NVIC_RES82_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR16_NVIC_RES82_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR16_NVIC_RES82_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR16_NVIC_RES82_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR16_NVIC_RES82_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR16_R_NVIC_RES83_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR16_R_NVIC_RES83_BIT    (29u)
#define NVIC_IPR16_R_NVIC_RES83_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR16_R_NVIC_RES83_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR16_NVIC_RES83_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR16_NVIC_RES83_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR16_NVIC_RES83_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR16_NVIC_RES83_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR16_NVIC_RES83_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR16_NVIC_RES83_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR16_NVIC_RES83_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR16_NVIC_RES83_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR16_NVIC_RES83_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR17 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR17_R_NVIC_I2C2_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR17_R_NVIC_I2C2_BIT       (5u)
#define NVIC_IPR17_R_NVIC_I2C2_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR17_R_NVIC_I2C2_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR17_R_NVIC_I2C2_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR17_R_NVIC_I2C2_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR17_R_NVIC_I2C2_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR17_R_NVIC_I2C2_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR17_R_NVIC_I2C2_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR17_R_NVIC_I2C2_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR17_NVIC_I2C2_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR17_NVIC_I2C2_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR17_NVIC_I2C2_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR17_NVIC_I2C2_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR17_NVIC_I2C2_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR17_NVIC_I2C2_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR17_NVIC_I2C2_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR17_NVIC_I2C2_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR17_NVIC_I2C2_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR17_R_NVIC_I2C3_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR17_R_NVIC_I2C3_BIT   (13u)
#define NVIC_IPR17_R_NVIC_I2C3_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR17_R_NVIC_I2C3_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR17_NVIC_I2C3_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR17_NVIC_I2C3_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR17_NVIC_I2C3_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR17_NVIC_I2C3_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR17_NVIC_I2C3_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR17_NVIC_I2C3_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR17_NVIC_I2C3_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR17_NVIC_I2C3_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR17_NVIC_I2C3_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR17_R_NVIC_TIMER4A_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_BIT    (21u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR17_R_NVIC_TIMER4A_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR17_NVIC_TIMER4A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR17_NVIC_TIMER4A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR17_NVIC_TIMER4A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR17_NVIC_TIMER4A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR17_NVIC_TIMER4A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR17_NVIC_TIMER4A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR17_NVIC_TIMER4A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR17_NVIC_TIMER4A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR17_NVIC_TIMER4A_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR17_R_NVIC_TIMER4B_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_BIT    (29u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR17_R_NVIC_TIMER4B_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR17_NVIC_TIMER4B_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR17_NVIC_TIMER4B_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR17_NVIC_TIMER4B_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR17_NVIC_TIMER4B_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR17_NVIC_TIMER4B_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR17_NVIC_TIMER4B_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR17_NVIC_TIMER4B_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR17_NVIC_TIMER4B_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR17_NVIC_TIMER4B_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR18 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR18_R_NVIC_RES88_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR18_R_NVIC_RES88_BIT       (5u)
#define NVIC_IPR18_R_NVIC_RES88_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR18_R_NVIC_RES88_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR18_R_NVIC_RES88_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR18_R_NVIC_RES88_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR18_R_NVIC_RES88_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR18_R_NVIC_RES88_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR18_R_NVIC_RES88_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR18_R_NVIC_RES88_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR18_NVIC_RES88_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR18_NVIC_RES88_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR18_NVIC_RES88_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR18_NVIC_RES88_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR18_NVIC_RES88_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR18_NVIC_RES88_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR18_NVIC_RES88_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR18_NVIC_RES88_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR18_NVIC_RES88_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR18_R_NVIC_RES89_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR18_R_NVIC_RES89_BIT   (13u)
#define NVIC_IPR18_R_NVIC_RES89_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR18_R_NVIC_RES89_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR18_R_NVIC_RES89_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR18_R_NVIC_RES89_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR18_R_NVIC_RES89_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR18_R_NVIC_RES89_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR18_R_NVIC_RES89_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR18_R_NVIC_RES89_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR18_NVIC_RES89_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR18_NVIC_RES89_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR18_NVIC_RES89_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR18_NVIC_RES89_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR18_NVIC_RES89_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR18_NVIC_RES89_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR18_NVIC_RES89_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR18_NVIC_RES89_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR18_NVIC_RES89_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR18_R_NVIC_RES90_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR18_R_NVIC_RES90_BIT    (21u)
#define NVIC_IPR18_R_NVIC_RES90_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR18_R_NVIC_RES90_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR18_R_NVIC_RES90_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR18_R_NVIC_RES90_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR18_R_NVIC_RES90_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR18_R_NVIC_RES90_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR18_R_NVIC_RES90_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR18_R_NVIC_RES90_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR18_NVIC_RES90_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR18_NVIC_RES90_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR18_NVIC_RES90_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR18_NVIC_RES90_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR18_NVIC_RES90_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR18_NVIC_RES90_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR18_NVIC_RES90_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR18_NVIC_RES90_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR18_NVIC_RES90_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR18_R_NVIC_RES91_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR18_R_NVIC_RES91_BIT    (29u)
#define NVIC_IPR18_R_NVIC_RES91_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR18_R_NVIC_RES91_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR18_NVIC_RES91_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR18_NVIC_RES91_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR18_NVIC_RES91_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR18_NVIC_RES91_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR18_NVIC_RES91_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR18_NVIC_RES91_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR18_NVIC_RES91_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR18_NVIC_RES91_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR18_NVIC_RES91_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR19 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR19_R_NVIC_RES92_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR19_R_NVIC_RES92_BIT       (5u)
#define NVIC_IPR19_R_NVIC_RES92_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR19_R_NVIC_RES92_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR19_R_NVIC_RES92_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR19_R_NVIC_RES92_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR19_R_NVIC_RES92_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR19_R_NVIC_RES92_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR19_R_NVIC_RES92_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR19_R_NVIC_RES92_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR19_NVIC_RES92_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR19_NVIC_RES92_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR19_NVIC_RES92_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR19_NVIC_RES92_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR19_NVIC_RES92_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR19_NVIC_RES92_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR19_NVIC_RES92_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR19_NVIC_RES92_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR19_NVIC_RES92_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR19_R_NVIC_RES93_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR19_R_NVIC_RES93_BIT   (13u)
#define NVIC_IPR19_R_NVIC_RES93_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR19_R_NVIC_RES93_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR19_R_NVIC_RES93_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR19_R_NVIC_RES93_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR19_R_NVIC_RES93_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR19_R_NVIC_RES93_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR19_R_NVIC_RES93_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR19_R_NVIC_RES93_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR19_NVIC_RES93_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR19_NVIC_RES93_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR19_NVIC_RES93_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR19_NVIC_RES93_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR19_NVIC_RES93_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR19_NVIC_RES93_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR19_NVIC_RES93_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR19_NVIC_RES93_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR19_NVIC_RES93_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR19_R_NVIC_RES94_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR19_R_NVIC_RES94_BIT    (21u)
#define NVIC_IPR19_R_NVIC_RES94_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR19_R_NVIC_RES94_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR19_R_NVIC_RES94_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR19_R_NVIC_RES94_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR19_R_NVIC_RES94_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR19_R_NVIC_RES94_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR19_R_NVIC_RES94_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR19_R_NVIC_RES94_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR19_NVIC_RES94_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR19_NVIC_RES94_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR19_NVIC_RES94_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR19_NVIC_RES94_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR19_NVIC_RES94_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR19_NVIC_RES94_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR19_NVIC_RES94_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR19_NVIC_RES94_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR19_NVIC_RES94_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR19_R_NVIC_RES95_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR19_R_NVIC_RES95_BIT    (29u)
#define NVIC_IPR19_R_NVIC_RES95_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR19_R_NVIC_RES95_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR19_NVIC_RES95_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR19_NVIC_RES95_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR19_NVIC_RES95_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR19_NVIC_RES95_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR19_NVIC_RES95_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR19_NVIC_RES95_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR19_NVIC_RES95_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR19_NVIC_RES95_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR19_NVIC_RES95_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR20 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR20_R_NVIC_RES96_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR20_R_NVIC_RES96_BIT       (5u)
#define NVIC_IPR20_R_NVIC_RES96_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR20_R_NVIC_RES96_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR20_R_NVIC_RES96_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR20_R_NVIC_RES96_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR20_R_NVIC_RES96_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR20_R_NVIC_RES96_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR20_R_NVIC_RES96_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR20_R_NVIC_RES96_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR20_NVIC_RES96_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR20_NVIC_RES96_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR20_NVIC_RES96_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR20_NVIC_RES96_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR20_NVIC_RES96_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR20_NVIC_RES96_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR20_NVIC_RES96_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR20_NVIC_RES96_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR20_NVIC_RES96_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR20_R_NVIC_RES97_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR20_R_NVIC_RES97_BIT   (13u)
#define NVIC_IPR20_R_NVIC_RES97_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR20_R_NVIC_RES97_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR20_R_NVIC_RES97_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR20_R_NVIC_RES97_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR20_R_NVIC_RES97_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR20_R_NVIC_RES97_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR20_R_NVIC_RES97_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR20_R_NVIC_RES97_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR20_NVIC_RES97_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR20_NVIC_RES97_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR20_NVIC_RES97_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR20_NVIC_RES97_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR20_NVIC_RES97_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR20_NVIC_RES97_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR20_NVIC_RES97_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR20_NVIC_RES97_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR20_NVIC_RES97_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR20_R_NVIC_RES98_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR20_R_NVIC_RES98_BIT    (21u)
#define NVIC_IPR20_R_NVIC_RES98_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR20_R_NVIC_RES98_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR20_R_NVIC_RES98_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR20_R_NVIC_RES98_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR20_R_NVIC_RES98_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR20_R_NVIC_RES98_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR20_R_NVIC_RES98_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR20_R_NVIC_RES98_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR20_NVIC_RES98_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR20_NVIC_RES98_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR20_NVIC_RES98_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR20_NVIC_RES98_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR20_NVIC_RES98_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR20_NVIC_RES98_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR20_NVIC_RES98_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR20_NVIC_RES98_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR20_NVIC_RES98_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR20_R_NVIC_RES99_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR20_R_NVIC_RES99_BIT    (29u)
#define NVIC_IPR20_R_NVIC_RES99_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR20_R_NVIC_RES99_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR20_NVIC_RES99_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR20_NVIC_RES99_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR20_NVIC_RES99_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR20_NVIC_RES99_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR20_NVIC_RES99_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR20_NVIC_RES99_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR20_NVIC_RES99_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR20_NVIC_RES99_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR20_NVIC_RES99_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR21 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES100_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR21_R_NVIC_RES100_BIT       (5u)
#define NVIC_IPR21_R_NVIC_RES100_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR21_R_NVIC_RES100_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR21_R_NVIC_RES100_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR21_R_NVIC_RES100_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR21_R_NVIC_RES100_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR21_R_NVIC_RES100_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR21_R_NVIC_RES100_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR21_R_NVIC_RES100_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR21_NVIC_RES100_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR21_NVIC_RES100_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR21_NVIC_RES100_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR21_NVIC_RES100_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR21_NVIC_RES100_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR21_NVIC_RES100_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR21_NVIC_RES100_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR21_NVIC_RES100_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR21_NVIC_RES100_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES101_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR21_R_NVIC_RES101_BIT   (13u)
#define NVIC_IPR21_R_NVIC_RES101_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR21_R_NVIC_RES101_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR21_R_NVIC_RES101_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR21_R_NVIC_RES101_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR21_R_NVIC_RES101_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR21_R_NVIC_RES101_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR21_R_NVIC_RES101_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR21_R_NVIC_RES101_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR21_NVIC_RES101_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR21_NVIC_RES101_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR21_NVIC_RES101_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR21_NVIC_RES101_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR21_NVIC_RES101_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR21_NVIC_RES101_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR21_NVIC_RES101_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR21_NVIC_RES101_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR21_NVIC_RES101_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES102_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR21_R_NVIC_RES102_BIT    (21u)
#define NVIC_IPR21_R_NVIC_RES102_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR21_R_NVIC_RES102_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR21_R_NVIC_RES102_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR21_R_NVIC_RES102_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR21_R_NVIC_RES102_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR21_R_NVIC_RES102_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR21_R_NVIC_RES102_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR21_R_NVIC_RES102_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR21_NVIC_RES102_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR21_NVIC_RES102_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR21_NVIC_RES102_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR21_NVIC_RES102_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR21_NVIC_RES102_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR21_NVIC_RES102_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR21_NVIC_RES102_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR21_NVIC_RES102_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR21_NVIC_RES102_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR21_R_NVIC_RES103_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR21_R_NVIC_RES103_BIT    (29u)
#define NVIC_IPR21_R_NVIC_RES103_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR21_R_NVIC_RES103_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR21_NVIC_RES103_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR21_NVIC_RES103_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR21_NVIC_RES103_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR21_NVIC_RES103_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR21_NVIC_RES103_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR21_NVIC_RES103_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR21_NVIC_RES103_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR21_NVIC_RES103_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR21_NVIC_RES103_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR22 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR22_R_NVIC_RES104_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR22_R_NVIC_RES104_BIT       (5u)
#define NVIC_IPR22_R_NVIC_RES104_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR22_R_NVIC_RES104_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR22_R_NVIC_RES104_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR22_R_NVIC_RES104_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR22_R_NVIC_RES104_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR22_R_NVIC_RES104_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR22_R_NVIC_RES104_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR22_R_NVIC_RES104_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR22_NVIC_RES104_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR22_NVIC_RES104_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR22_NVIC_RES104_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR22_NVIC_RES104_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR22_NVIC_RES104_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR22_NVIC_RES104_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR22_NVIC_RES104_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR22_NVIC_RES104_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR22_NVIC_RES104_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR22_R_NVIC_RES105_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR22_R_NVIC_RES105_BIT   (13u)
#define NVIC_IPR22_R_NVIC_RES105_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR22_R_NVIC_RES105_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR22_R_NVIC_RES105_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR22_R_NVIC_RES105_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR22_R_NVIC_RES105_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR22_R_NVIC_RES105_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR22_R_NVIC_RES105_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR22_R_NVIC_RES105_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR22_NVIC_RES105_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR22_NVIC_RES105_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR22_NVIC_RES105_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR22_NVIC_RES105_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR22_NVIC_RES105_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR22_NVIC_RES105_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR22_NVIC_RES105_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR22_NVIC_RES105_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR22_NVIC_RES105_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR22_R_NVIC_RES106_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR22_R_NVIC_RES106_BIT    (21u)
#define NVIC_IPR22_R_NVIC_RES106_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR22_R_NVIC_RES106_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR22_R_NVIC_RES106_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR22_R_NVIC_RES106_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR22_R_NVIC_RES106_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR22_R_NVIC_RES106_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR22_R_NVIC_RES106_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR22_R_NVIC_RES106_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR22_NVIC_RES106_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR22_NVIC_RES106_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR22_NVIC_RES106_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR22_NVIC_RES106_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR22_NVIC_RES106_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR22_NVIC_RES106_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR22_NVIC_RES106_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR22_NVIC_RES106_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR22_NVIC_RES106_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR22_R_NVIC_RES107_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR22_R_NVIC_RES107_BIT    (29u)
#define NVIC_IPR22_R_NVIC_RES107_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR22_R_NVIC_RES107_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR22_NVIC_RES107_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR22_NVIC_RES107_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR22_NVIC_RES107_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR22_NVIC_RES107_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR22_NVIC_RES107_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR22_NVIC_RES107_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR22_NVIC_RES107_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR22_NVIC_RES107_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR22_NVIC_RES107_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR23 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR23_R_NVIC_TIMER5A_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR23_R_NVIC_TIMER5A_BIT       (5u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR23_R_NVIC_TIMER5A_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR23_NVIC_TIMER5A_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR23_NVIC_TIMER5A_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR23_NVIC_TIMER5A_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR23_NVIC_TIMER5A_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR23_NVIC_TIMER5A_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR23_NVIC_TIMER5A_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR23_NVIC_TIMER5A_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR23_NVIC_TIMER5A_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR23_NVIC_TIMER5A_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR23_R_NVIC_TIMER5B_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_BIT   (13u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR23_R_NVIC_TIMER5B_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR23_NVIC_TIMER5B_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR23_NVIC_TIMER5B_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR23_NVIC_TIMER5B_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR23_NVIC_TIMER5B_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR23_NVIC_TIMER5B_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR23_NVIC_TIMER5B_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR23_NVIC_TIMER5B_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR23_NVIC_TIMER5B_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR23_NVIC_TIMER5B_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR23_R_NVIC_WTIMER0A_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_BIT    (21u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR23_R_NVIC_WTIMER0A_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR23_NVIC_WTIMER0A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR23_NVIC_WTIMER0A_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR23_R_NVIC_WTIMER0B_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_BIT    (29u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR23_R_NVIC_WTIMER0B_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR23_NVIC_WTIMER0B_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR23_NVIC_WTIMER0B_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR24 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR24_R_NVIC_WTIMER1A_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_BIT       (5u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR24_R_NVIC_WTIMER1A_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR24_NVIC_WTIMER1A_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR24_NVIC_WTIMER1A_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR24_R_NVIC_WTIMER1B_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_BIT   (13u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR24_R_NVIC_WTIMER1B_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR24_NVIC_WTIMER1B_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR24_NVIC_WTIMER1B_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR24_R_NVIC_WTIMER2A_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_BIT    (21u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR24_R_NVIC_WTIMER2A_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR24_NVIC_WTIMER2A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR24_NVIC_WTIMER2A_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR24_R_NVIC_WTIMER2B_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_BIT    (29u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR24_R_NVIC_WTIMER2B_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR24_NVIC_WTIMER2B_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR24_NVIC_WTIMER2B_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR25 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR25_R_NVIC_WTIMER3A_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_BIT       (5u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR25_R_NVIC_WTIMER3A_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR25_NVIC_WTIMER3A_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR25_NVIC_WTIMER3A_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR25_R_NVIC_WTIMER3B_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_BIT   (13u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR25_R_NVIC_WTIMER3B_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR25_NVIC_WTIMER3B_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR25_NVIC_WTIMER3B_IP7     ((uint32_t)0x00000007u)


#define NVIC_IPR25_R_NVIC_WTIMER4A_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_BIT    (21u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR25_R_NVIC_WTIMER4A_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR25_NVIC_WTIMER4A_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR25_NVIC_WTIMER4A_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR25_R_NVIC_WTIMER4B_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_BIT    (29u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR25_R_NVIC_WTIMER4B_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR25_NVIC_WTIMER4B_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR25_NVIC_WTIMER4B_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR26 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR26_R_NVIC_WTIMER5A_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_BIT       (5u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR26_R_NVIC_WTIMER5A_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR26_NVIC_WTIMER5A_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR26_NVIC_WTIMER5A_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR26_R_NVIC_WTIMER5B_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_BIT   (13u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR26_R_NVIC_WTIMER5B_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR26_NVIC_WTIMER5B_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR26_NVIC_WTIMER5B_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR26_R_NVIC_SYSEXC_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_BIT    (21u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR26_R_NVIC_SYSEXC_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR26_NVIC_SYSEXC_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR26_NVIC_SYSEXC_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR26_NVIC_SYSEXC_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR26_NVIC_SYSEXC_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR26_NVIC_SYSEXC_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR26_NVIC_SYSEXC_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR26_NVIC_SYSEXC_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR26_NVIC_SYSEXC_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR26_NVIC_SYSEXC_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR26_R_NVIC_RES123_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR26_R_NVIC_RES123_BIT    (29u)
#define NVIC_IPR26_R_NVIC_RES123_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR26_R_NVIC_RES123_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR26_NVIC_RES123_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR26_NVIC_RES123_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR26_NVIC_RES123_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR26_NVIC_RES123_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR26_NVIC_RES123_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR26_NVIC_RES123_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR26_NVIC_RES123_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR26_NVIC_RES123_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR26_NVIC_RES123_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR27 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR27_R_NVIC_RES124_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR27_R_NVIC_RES124_BIT       (5u)
#define NVIC_IPR27_R_NVIC_RES124_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR27_R_NVIC_RES124_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR27_R_NVIC_RES124_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR27_R_NVIC_RES124_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR27_R_NVIC_RES124_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR27_R_NVIC_RES124_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR27_R_NVIC_RES124_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR27_R_NVIC_RES124_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR27_NVIC_RES124_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR27_NVIC_RES124_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR27_NVIC_RES124_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR27_NVIC_RES124_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR27_NVIC_RES124_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR27_NVIC_RES124_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR27_NVIC_RES124_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR27_NVIC_RES124_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR27_NVIC_RES124_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR27_R_NVIC_RES125_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR27_R_NVIC_RES125_BIT   (13u)
#define NVIC_IPR27_R_NVIC_RES125_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR27_R_NVIC_RES125_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR27_R_NVIC_RES125_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR27_R_NVIC_RES125_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR27_R_NVIC_RES125_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR27_R_NVIC_RES125_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR27_R_NVIC_RES125_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR27_R_NVIC_RES125_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR27_NVIC_RES125_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR27_NVIC_RES125_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR27_NVIC_RES125_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR27_NVIC_RES125_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR27_NVIC_RES125_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR27_NVIC_RES125_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR27_NVIC_RES125_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR27_NVIC_RES125_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR27_NVIC_RES125_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR27_R_NVIC_RES126_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR27_R_NVIC_RES126_BIT    (21u)
#define NVIC_IPR27_R_NVIC_RES126_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR27_R_NVIC_RES126_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR27_R_NVIC_RES126_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR27_R_NVIC_RES126_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR27_R_NVIC_RES126_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR27_R_NVIC_RES126_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR27_R_NVIC_RES126_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR27_R_NVIC_RES126_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR27_NVIC_RES126_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR27_NVIC_RES126_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR27_NVIC_RES126_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR27_NVIC_RES126_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR27_NVIC_RES126_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR27_NVIC_RES126_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR27_NVIC_RES126_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR27_NVIC_RES126_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR27_NVIC_RES126_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR27_R_NVIC_RES127_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR27_R_NVIC_RES127_BIT    (29u)
#define NVIC_IPR27_R_NVIC_RES127_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR27_R_NVIC_RES127_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR27_NVIC_RES127_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR27_NVIC_RES127_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR27_NVIC_RES127_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR27_NVIC_RES127_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR27_NVIC_RES127_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR27_NVIC_RES127_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR27_NVIC_RES127_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR27_NVIC_RES127_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR27_NVIC_RES127_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR28 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR28_R_NVIC_RES128_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR28_R_NVIC_RES128_BIT       (5u)
#define NVIC_IPR28_R_NVIC_RES128_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR28_R_NVIC_RES128_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR28_R_NVIC_RES128_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR28_R_NVIC_RES128_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR28_R_NVIC_RES128_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR28_R_NVIC_RES128_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR28_R_NVIC_RES128_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR28_R_NVIC_RES128_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR28_NVIC_RES128_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR28_NVIC_RES128_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR28_NVIC_RES128_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR28_NVIC_RES128_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR28_NVIC_RES128_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR28_NVIC_RES128_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR28_NVIC_RES128_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR28_NVIC_RES128_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR28_NVIC_RES128_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR28_R_NVIC_RES129_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR28_R_NVIC_RES129_BIT   (13u)
#define NVIC_IPR28_R_NVIC_RES129_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR28_R_NVIC_RES129_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR28_R_NVIC_RES129_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR28_R_NVIC_RES129_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR28_R_NVIC_RES129_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR28_R_NVIC_RES129_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR28_R_NVIC_RES129_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR28_R_NVIC_RES129_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR28_NVIC_RES129_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR28_NVIC_RES129_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR28_NVIC_RES129_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR28_NVIC_RES129_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR28_NVIC_RES129_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR28_NVIC_RES129_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR28_NVIC_RES129_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR28_NVIC_RES129_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR28_NVIC_RES129_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR28_R_NVIC_RES130_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR28_R_NVIC_RES130_BIT    (21u)
#define NVIC_IPR28_R_NVIC_RES130_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR28_R_NVIC_RES130_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR28_R_NVIC_RES130_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR28_R_NVIC_RES130_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR28_R_NVIC_RES130_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR28_R_NVIC_RES130_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR28_R_NVIC_RES130_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR28_R_NVIC_RES130_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR28_NVIC_RES130_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR28_NVIC_RES130_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR28_NVIC_RES130_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR28_NVIC_RES130_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR28_NVIC_RES130_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR28_NVIC_RES130_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR28_NVIC_RES130_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR28_NVIC_RES130_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR28_NVIC_RES130_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR28_R_NVIC_RES131_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR28_R_NVIC_RES131_BIT    (29u)
#define NVIC_IPR28_R_NVIC_RES131_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR28_R_NVIC_RES131_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR28_NVIC_RES131_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR28_NVIC_RES131_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR28_NVIC_RES131_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR28_NVIC_RES131_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR28_NVIC_RES131_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR28_NVIC_RES131_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR28_NVIC_RES131_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR28_NVIC_RES131_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR28_NVIC_RES131_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR29 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR29_R_NVIC_RES132_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR29_R_NVIC_RES132_BIT       (5u)
#define NVIC_IPR29_R_NVIC_RES132_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR29_R_NVIC_RES132_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR29_R_NVIC_RES132_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR29_R_NVIC_RES132_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR29_R_NVIC_RES132_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR29_R_NVIC_RES132_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR29_R_NVIC_RES132_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR29_R_NVIC_RES132_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR29_NVIC_RES132_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR29_NVIC_RES132_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR29_NVIC_RES132_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR29_NVIC_RES132_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR29_NVIC_RES132_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR29_NVIC_RES132_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR29_NVIC_RES132_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR29_NVIC_RES132_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR29_NVIC_RES132_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR29_R_NVIC_RES133_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR29_R_NVIC_RES133_BIT   (13u)
#define NVIC_IPR29_R_NVIC_RES133_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR29_R_NVIC_RES133_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR29_R_NVIC_RES133_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR29_R_NVIC_RES133_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR29_R_NVIC_RES133_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR29_R_NVIC_RES133_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR29_R_NVIC_RES133_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR29_R_NVIC_RES133_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR29_NVIC_RES133_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR29_NVIC_RES133_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR29_NVIC_RES133_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR29_NVIC_RES133_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR29_NVIC_RES133_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR29_NVIC_RES133_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR29_NVIC_RES133_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR29_NVIC_RES133_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR29_NVIC_RES133_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR29_R_NVIC_RES134_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR29_R_NVIC_RES134_BIT    (21u)
#define NVIC_IPR29_R_NVIC_RES134_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR29_R_NVIC_RES134_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR29_R_NVIC_RES134_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR29_R_NVIC_RES134_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR29_R_NVIC_RES134_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR29_R_NVIC_RES134_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR29_R_NVIC_RES134_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR29_R_NVIC_RES134_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR29_NVIC_RES134_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR29_NVIC_RES134_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR29_NVIC_RES134_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR29_NVIC_RES134_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR29_NVIC_RES134_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR29_NVIC_RES134_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR29_NVIC_RES134_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR29_NVIC_RES134_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR29_NVIC_RES134_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR29_R_NVIC_RES135_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR29_R_NVIC_RES135_BIT    (29u)
#define NVIC_IPR29_R_NVIC_RES135_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR29_R_NVIC_RES135_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR29_NVIC_RES135_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR29_NVIC_RES135_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR29_NVIC_RES135_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR29_NVIC_RES135_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR29_NVIC_RES135_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR29_NVIC_RES135_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR29_NVIC_RES135_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR29_NVIC_RES135_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR29_NVIC_RES135_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR30 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR30_R_NVIC_RES136_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR30_R_NVIC_RES136_BIT       (5u)
#define NVIC_IPR30_R_NVIC_RES136_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR30_R_NVIC_RES136_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR30_R_NVIC_RES136_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR30_R_NVIC_RES136_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR30_R_NVIC_RES136_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR30_R_NVIC_RES136_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR30_R_NVIC_RES136_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR30_R_NVIC_RES136_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR30_NVIC_RES136_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR30_NVIC_RES136_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR30_NVIC_RES136_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR30_NVIC_RES136_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR30_NVIC_RES136_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR30_NVIC_RES136_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR30_NVIC_RES136_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR30_NVIC_RES136_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR30_NVIC_RES136_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR30_R_NVIC_RES137_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR30_R_NVIC_RES137_BIT   (13u)
#define NVIC_IPR30_R_NVIC_RES137_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR30_R_NVIC_RES137_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR30_R_NVIC_RES137_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR30_R_NVIC_RES137_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR30_R_NVIC_RES137_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR30_R_NVIC_RES137_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR30_R_NVIC_RES137_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR30_R_NVIC_RES137_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR30_NVIC_RES137_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR30_NVIC_RES137_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR30_NVIC_RES137_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR30_NVIC_RES137_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR30_NVIC_RES137_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR30_NVIC_RES137_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR30_NVIC_RES137_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR30_NVIC_RES137_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR30_NVIC_RES137_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR30_R_NVIC_RES138_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR30_R_NVIC_RES138_BIT    (21u)
#define NVIC_IPR30_R_NVIC_RES138_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR30_R_NVIC_RES138_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR30_R_NVIC_RES138_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR30_R_NVIC_RES138_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR30_R_NVIC_RES138_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR30_R_NVIC_RES138_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR30_R_NVIC_RES138_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR30_R_NVIC_RES138_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR30_NVIC_RES138_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR30_NVIC_RES138_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR30_NVIC_RES138_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR30_NVIC_RES138_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR30_NVIC_RES138_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR30_NVIC_RES138_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR30_NVIC_RES138_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR30_NVIC_RES138_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR30_NVIC_RES138_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR30_R_NVIC_RES139_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR30_R_NVIC_RES139_BIT    (29u)
#define NVIC_IPR30_R_NVIC_RES139_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR30_R_NVIC_RES139_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR30_NVIC_RES139_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR30_NVIC_RES139_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR30_NVIC_RES139_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR30_NVIC_RES139_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR30_NVIC_RES139_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR30_NVIC_RES139_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR30_NVIC_RES139_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR30_NVIC_RES139_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR30_NVIC_RES139_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* IPR31 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR31_R_NVIC_RES140_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR31_R_NVIC_RES140_BIT       (5u)
#define NVIC_IPR31_R_NVIC_RES140_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR31_R_NVIC_RES140_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR31_R_NVIC_RES140_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR31_R_NVIC_RES140_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR31_R_NVIC_RES140_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR31_R_NVIC_RES140_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR31_R_NVIC_RES140_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR31_R_NVIC_RES140_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR31_NVIC_RES140_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR31_NVIC_RES140_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR31_NVIC_RES140_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR31_NVIC_RES140_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR31_NVIC_RES140_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR31_NVIC_RES140_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR31_NVIC_RES140_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR31_NVIC_RES140_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR31_NVIC_RES140_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR31_R_NVIC_RES141_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR31_R_NVIC_RES141_BIT   (13u)
#define NVIC_IPR31_R_NVIC_RES141_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR31_R_NVIC_RES141_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR31_R_NVIC_RES141_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR31_R_NVIC_RES141_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR31_R_NVIC_RES141_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR31_R_NVIC_RES141_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR31_R_NVIC_RES141_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR31_R_NVIC_RES141_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR31_NVIC_RES141_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR31_NVIC_RES141_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR31_NVIC_RES141_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR31_NVIC_RES141_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR31_NVIC_RES141_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR31_NVIC_RES141_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR31_NVIC_RES141_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR31_NVIC_RES141_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR31_NVIC_RES141_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR31_R_NVIC_RES142_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR31_R_NVIC_RES142_BIT    (21u)
#define NVIC_IPR31_R_NVIC_RES142_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR31_R_NVIC_RES142_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR31_R_NVIC_RES142_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR31_R_NVIC_RES142_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR31_R_NVIC_RES142_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR31_R_NVIC_RES142_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR31_R_NVIC_RES142_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR31_R_NVIC_RES142_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR31_NVIC_RES142_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR31_NVIC_RES142_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR31_NVIC_RES142_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR31_NVIC_RES142_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR31_NVIC_RES142_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR31_NVIC_RES142_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR31_NVIC_RES142_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR31_NVIC_RES142_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR31_NVIC_RES142_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR31_R_NVIC_RES143_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR31_R_NVIC_RES143_BIT    (29u)
#define NVIC_IPR31_R_NVIC_RES143_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR31_R_NVIC_RES143_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR31_NVIC_RES143_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR31_NVIC_RES143_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR31_NVIC_RES143_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR31_NVIC_RES143_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR31_NVIC_RES143_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR31_NVIC_RES143_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR31_NVIC_RES143_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR31_NVIC_RES143_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR31_NVIC_RES143_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR32 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR32_R_NVIC_RES144_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR32_R_NVIC_RES144_BIT       (5u)
#define NVIC_IPR32_R_NVIC_RES144_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR32_R_NVIC_RES144_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR32_R_NVIC_RES144_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR32_R_NVIC_RES144_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR32_R_NVIC_RES144_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR32_R_NVIC_RES144_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR32_R_NVIC_RES144_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR32_R_NVIC_RES144_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR32_NVIC_RES144_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR32_NVIC_RES144_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR32_NVIC_RES144_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR32_NVIC_RES144_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR32_NVIC_RES144_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR32_NVIC_RES144_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR32_NVIC_RES144_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR32_NVIC_RES144_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR32_NVIC_RES144_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR32_R_NVIC_RES145_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR32_R_NVIC_RES145_BIT   (13u)
#define NVIC_IPR32_R_NVIC_RES145_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR32_R_NVIC_RES145_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR32_R_NVIC_RES145_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR32_R_NVIC_RES145_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR32_R_NVIC_RES145_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR32_R_NVIC_RES145_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR32_R_NVIC_RES145_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR32_R_NVIC_RES145_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR32_NVIC_RES145_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR32_NVIC_RES145_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR32_NVIC_RES145_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR32_NVIC_RES145_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR32_NVIC_RES145_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR32_NVIC_RES145_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR32_NVIC_RES145_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR32_NVIC_RES145_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR32_NVIC_RES145_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR32_R_NVIC_RES146_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR32_R_NVIC_RES146_BIT    (21u)
#define NVIC_IPR32_R_NVIC_RES146_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR32_R_NVIC_RES146_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR32_R_NVIC_RES146_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR32_R_NVIC_RES146_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR32_R_NVIC_RES146_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR32_R_NVIC_RES146_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR32_R_NVIC_RES146_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR32_R_NVIC_RES146_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR32_NVIC_RES146_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR32_NVIC_RES146_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR32_NVIC_RES146_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR32_NVIC_RES146_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR32_NVIC_RES146_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR32_NVIC_RES146_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR32_NVIC_RES146_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR32_NVIC_RES146_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR32_NVIC_RES146_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR32_R_NVIC_RES147_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR32_R_NVIC_RES147_BIT    (29u)
#define NVIC_IPR32_R_NVIC_RES147_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR32_R_NVIC_RES147_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR32_NVIC_RES147_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR32_NVIC_RES147_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR32_NVIC_RES147_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR32_NVIC_RES147_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR32_NVIC_RES147_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR32_NVIC_RES147_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR32_NVIC_RES147_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR32_NVIC_RES147_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR32_NVIC_RES147_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR33 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR33_R_NVIC_RES148_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR33_R_NVIC_RES148_BIT       (5u)
#define NVIC_IPR33_R_NVIC_RES148_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR33_R_NVIC_RES148_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR33_R_NVIC_RES148_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR33_R_NVIC_RES148_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR33_R_NVIC_RES148_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR33_R_NVIC_RES148_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR33_R_NVIC_RES148_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR33_R_NVIC_RES148_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR33_NVIC_RES148_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR33_NVIC_RES148_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR33_NVIC_RES148_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR33_NVIC_RES148_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR33_NVIC_RES148_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR33_NVIC_RES148_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR33_NVIC_RES148_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR33_NVIC_RES148_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR33_NVIC_RES148_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR33_R_NVIC_RES149_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR33_R_NVIC_RES149_BIT   (13u)
#define NVIC_IPR33_R_NVIC_RES149_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR33_R_NVIC_RES149_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR33_R_NVIC_RES149_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR33_R_NVIC_RES149_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR33_R_NVIC_RES149_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR33_R_NVIC_RES149_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR33_R_NVIC_RES149_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR33_R_NVIC_RES149_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR33_NVIC_RES149_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR33_NVIC_RES149_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR33_NVIC_RES149_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR33_NVIC_RES149_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR33_NVIC_RES149_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR33_NVIC_RES149_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR33_NVIC_RES149_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR33_NVIC_RES149_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR33_NVIC_RES149_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR33_R_NVIC_PWM1GEN0_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_BIT    (21u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN0_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR33_NVIC_PWM1GEN0_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR33_NVIC_PWM1GEN0_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR33_R_NVIC_PWM1GEN1_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_BIT    (29u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR33_R_NVIC_PWM1GEN1_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR33_NVIC_PWM1GEN1_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR33_NVIC_PWM1GEN1_IP7      ((uint32_t)0x00000007u)
/*----------*/

/********************************************************************************************/
/************************************* IPR34 ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_IPR34_R_NVIC_PWM1GEN2_MASK      ((uint32_t)0x000000E0u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_BIT       (5u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP0       ((uint32_t)0x00000000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP1       ((uint32_t)0x00000020u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP2       ((uint32_t)0x00000040u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP3       ((uint32_t)0x00000060u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP4       ((uint32_t)0x00000080u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP5       ((uint32_t)0x000000A0u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP6       ((uint32_t)0x000000C0u)
#define NVIC_IPR34_R_NVIC_PWM1GEN2_IP7       ((uint32_t)0x000000E0u)

#define NVIC_IPR34_NVIC_PWM1GEN2_MASK        ((uint32_t)0x00000007u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP0         ((uint32_t)0x00000000u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP1         ((uint32_t)0x00000001u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP2         ((uint32_t)0x00000002u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP3         ((uint32_t)0x00000003u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP4         ((uint32_t)0x00000004u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP5         ((uint32_t)0x00000005u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP6         ((uint32_t)0x00000006u)
#define NVIC_IPR34_NVIC_PWM1GEN2_IP7         ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR34_R_NVIC_PWM1GEN3_MASK  ((uint32_t)0x0000E000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_BIT   (13u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP0   ((uint32_t)0x00000000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP1   ((uint32_t)0x00002000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP2   ((uint32_t)0x00004000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP3   ((uint32_t)0x00006000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP4   ((uint32_t)0x00008000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP5   ((uint32_t)0x0000A000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP6   ((uint32_t)0x0000C000u)
#define NVIC_IPR34_R_NVIC_PWM1GEN3_IP7   ((uint32_t)0x0000E000u)

#define NVIC_IPR34_NVIC_PWM1GEN3_MASK    ((uint32_t)0x00000007u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP0     ((uint32_t)0x00000000u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP1     ((uint32_t)0x00000001u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP2     ((uint32_t)0x00000002u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP3     ((uint32_t)0x00000003u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP4     ((uint32_t)0x00000004u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP5     ((uint32_t)0x00000005u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP6     ((uint32_t)0x00000006u)
#define NVIC_IPR34_NVIC_PWM1GEN3_IP7     ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR34_R_NVIC_PWM1FAULT_MASK   ((uint32_t)0x00E00000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_BIT    (21u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP1    ((uint32_t)0x00200000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP2    ((uint32_t)0x00400000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP3    ((uint32_t)0x00600000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP4    ((uint32_t)0x00800000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP5    ((uint32_t)0x00A00000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP6    ((uint32_t)0x00C00000u)
#define NVIC_IPR34_R_NVIC_PWM1FAULT_IP7    ((uint32_t)0x00E00000u)

#define NVIC_IPR34_NVIC_PWM1FAULT_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR34_NVIC_PWM1FAULT_IP7      ((uint32_t)0x00000007u)
/*----------*/

/*----------*/
#define NVIC_IPR34_R_NVIC_RES155_MASK   ((uint32_t)0xE0000000u)
#define NVIC_IPR34_R_NVIC_RES155_BIT    (29u)
#define NVIC_IPR34_R_NVIC_RES155_IP0    ((uint32_t)0x00000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP1    ((uint32_t)0x20000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP2    ((uint32_t)0x40000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP3    ((uint32_t)0x60000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP4    ((uint32_t)0x80000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP5    ((uint32_t)0xA0000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP6    ((uint32_t)0xC0000000u)
#define NVIC_IPR34_R_NVIC_RES155_IP7    ((uint32_t)0xE0000000u)

#define NVIC_IPR34_NVIC_RES155_MASK     ((uint32_t)0x00000007u)
#define NVIC_IPR34_NVIC_RES155_IP0      ((uint32_t)0x00000000u)
#define NVIC_IPR34_NVIC_RES155_IP1      ((uint32_t)0x00000001u)
#define NVIC_IPR34_NVIC_RES155_IP2      ((uint32_t)0x00000002u)
#define NVIC_IPR34_NVIC_RES155_IP3      ((uint32_t)0x00000003u)
#define NVIC_IPR34_NVIC_RES155_IP4      ((uint32_t)0x00000004u)
#define NVIC_IPR34_NVIC_RES155_IP5      ((uint32_t)0x00000005u)
#define NVIC_IPR34_NVIC_RES155_IP6      ((uint32_t)0x00000006u)
#define NVIC_IPR34_NVIC_RES155_IP7      ((uint32_t)0x00000007u)
/*----------*/


/********************************************************************************************/
/************************************* STIR ***********************************************/
/******************************************************************************************/

/*----------*/
#define NVIC_STIR_R_INTID_MASK      ((uint32_t)0x000000FFu)
#define NVIC_STIR_R_INTID_BIT       (0u)
#define NVIC_STIR_R_INTID_GPIOA      ((uint32_t)0x00000000u)
#define NVIC_STIR_R_INTID_GPIOB      ((uint32_t)0x00000001u)
#define NVIC_STIR_R_INTID_GPIOC      ((uint32_t)0x00000002u)
#define NVIC_STIR_R_INTID_GPIOD      ((uint32_t)0x00000003u)
#define NVIC_STIR_R_INTID_GPIOE      ((uint32_t)0x00000004u)
#define NVIC_STIR_R_INTID_UART0      ((uint32_t)0x00000005u)
#define NVIC_STIR_R_INTID_UART1      ((uint32_t)0x00000006u)
#define NVIC_STIR_R_INTID_SSI0       ((uint32_t)0x00000007u)
#define NVIC_STIR_R_INTID_I2C0       ((uint32_t)0x00000008u)
#define NVIC_STIR_R_INTID_PWM0FAULT   ((uint32_t)0x00000009u)
#define NVIC_STIR_R_INTID_PWM0GEN0    ((uint32_t)0x0000000Au)
#define NVIC_STIR_R_INTID_PWM0GEN1    ((uint32_t)0x0000000Bu)
#define NVIC_STIR_R_INTID_PWM0GEN2    ((uint32_t)0x0000000Cu)
#define NVIC_STIR_R_INTID_QEI0       ((uint32_t)0x0000000Du)
#define NVIC_STIR_R_INTID_ADC0SEQ0   ((uint32_t)0x0000000Eu)
#define NVIC_STIR_R_INTID_ADC0SEQ1   ((uint32_t)0x0000000Fu)
#define NVIC_STIR_R_INTID_ADC0SEQ2   ((uint32_t)0x00000010u)
#define NVIC_STIR_R_INTID_ADC0SEQ3   ((uint32_t)0x00000011u)
#define NVIC_STIR_R_INTID_WDT01      ((uint32_t)0x00000012u)
#define NVIC_STIR_R_INTID_TIMER0A    ((uint32_t)0x00000013u)
#define NVIC_STIR_R_INTID_TIMER0B    ((uint32_t)0x00000014u)
#define NVIC_STIR_R_INTID_TIMER1A    ((uint32_t)0x00000015u)
#define NVIC_STIR_R_INTID_TIMER1B    ((uint32_t)0x00000016u)
#define NVIC_STIR_R_INTID_TIMER2A    ((uint32_t)0x00000017u)
#define NVIC_STIR_R_INTID_TIMER2B    ((uint32_t)0x00000018u)
#define NVIC_STIR_R_INTID_ACOMP0     ((uint32_t)0x00000019u)
#define NVIC_STIR_R_INTID_ACOMP1     ((uint32_t)0x0000001Au)
#define NVIC_STIR_R_INTID_RES43      ((uint32_t)0x0000001Bu)
#define NVIC_STIR_R_INTID_SYSCTL     ((uint32_t)0x0000001Cu)
#define NVIC_STIR_R_INTID_FLASH      ((uint32_t)0x0000001Du)
#define NVIC_STIR_R_INTID_GPIOF      ((uint32_t)0x0000001Eu)
#define NVIC_STIR_R_INTID_RES47      ((uint32_t)0x0000001Fu)
#define NVIC_STIR_R_INTID_RES48      ((uint32_t)0x00000020u)
#define NVIC_STIR_R_INTID_UART2      ((uint32_t)0x00000021u)
#define NVIC_STIR_R_INTID_SSI1       ((uint32_t)0x00000022u)
#define NVIC_STIR_R_INTID_TIMER3A    ((uint32_t)0x00000023u)
#define NVIC_STIR_R_INTID_TIMER3B    ((uint32_t)0x00000024u)
#define NVIC_STIR_R_INTID_I2C1       ((uint32_t)0x00000025u)
#define NVIC_STIR_R_INTID_QEI1       ((uint32_t)0x00000026u)
#define NVIC_STIR_R_INTID_CAN0       ((uint32_t)0x00000027u)
#define NVIC_STIR_R_INTID_CAN1       ((uint32_t)0x00000028u)
#define NVIC_STIR_R_INTID_RES57      ((uint32_t)0x00000029u)
#define NVIC_STIR_R_INTID_RES58      ((uint32_t)0x0000002Au)
#define NVIC_STIR_R_INTID_HIB        ((uint32_t)0x0000002Bu)
#define NVIC_STIR_R_INTID_USB        ((uint32_t)0x0000002Cu)
#define NVIC_STIR_R_INTID_PWM0GEN3   ((uint32_t)0x0000002Du)
#define NVIC_STIR_R_INTID_UDMASOFT   ((uint32_t)0x0000002Eu)
#define NVIC_STIR_R_INTID_UDMAERROR  ((uint32_t)0x0000002Fu)
#define NVIC_STIR_R_INTID_ADC1SEQ0   ((uint32_t)0x00000030u)
#define NVIC_STIR_R_INTID_ADC1SEQ1   ((uint32_t)0x00000031u)
#define NVIC_STIR_R_INTID_ADC1SEQ2   ((uint32_t)0x00000032u)
#define NVIC_STIR_R_INTID_ADC1SEQ3   ((uint32_t)0x00000033u)
#define NVIC_STIR_R_INTID_RES68      ((uint32_t)0x00000034u)
#define NVIC_STIR_R_INTID_RES69      ((uint32_t)0x00000035u)
#define NVIC_STIR_R_INTID_RES70      ((uint32_t)0x00000036u)
#define NVIC_STIR_R_INTID_RES71      ((uint32_t)0x00000037u)
#define NVIC_STIR_R_INTID_RES72      ((uint32_t)0x00000038u)
#define NVIC_STIR_R_INTID_SSI2       ((uint32_t)0x00000039u)
#define NVIC_STIR_R_INTID_SSI3       ((uint32_t)0x0000003Au)
#define NVIC_STIR_R_INTID_UART3      ((uint32_t)0x0000003Bu)
#define NVIC_STIR_R_INTID_UART4      ((uint32_t)0x0000003Cu)
#define NVIC_STIR_R_INTID_UART5      ((uint32_t)0x0000003Du)
#define NVIC_STIR_R_INTID_UART6      ((uint32_t)0x0000003Eu)
#define NVIC_STIR_R_INTID_UART7      ((uint32_t)0x0000003Fu)
#define NVIC_STIR_R_INTID_RES80      ((uint32_t)0x00000040u)
#define NVIC_STIR_R_INTID_RES81      ((uint32_t)0x00000041u)
#define NVIC_STIR_R_INTID_RES82      ((uint32_t)0x00000042u)
#define NVIC_STIR_R_INTID_RES83      ((uint32_t)0x00000043u)
#define NVIC_STIR_R_INTID_I2C2       ((uint32_t)0x00000044u)
#define NVIC_STIR_R_INTID_I2C3       ((uint32_t)0x00000045u)
#define NVIC_STIR_R_INTID_TIMER4A    ((uint32_t)0x00000046u)
#define NVIC_STIR_R_INTID_TIMER4B    ((uint32_t)0x00000047u)
#define NVIC_STIR_R_INTID_RES88      ((uint32_t)0x00000048u)
#define NVIC_STIR_R_INTID_RES89      ((uint32_t)0x00000049u)
#define NVIC_STIR_R_INTID_RES90      ((uint32_t)0x0000004Au)
#define NVIC_STIR_R_INTID_RES91      ((uint32_t)0x0000004Bu)
#define NVIC_STIR_R_INTID_RES92      ((uint32_t)0x0000004Cu)
#define NVIC_STIR_R_INTID_RES93      ((uint32_t)0x0000004Du)
#define NVIC_STIR_R_INTID_RES94      ((uint32_t)0x0000004Eu)
#define NVIC_STIR_R_INTID_RES95      ((uint32_t)0x0000004Fu)
#define NVIC_STIR_R_INTID_RES96      ((uint32_t)0x00000050u)
#define NVIC_STIR_R_INTID_RES97      ((uint32_t)0x00000051u)
#define NVIC_STIR_R_INTID_RES98      ((uint32_t)0x00000052u)
#define NVIC_STIR_R_INTID_RES99      ((uint32_t)0x00000053u)
#define NVIC_STIR_R_INTID_RES100     ((uint32_t)0x00000054u)
#define NVIC_STIR_R_INTID_RES101     ((uint32_t)0x00000055u)
#define NVIC_STIR_R_INTID_RES102     ((uint32_t)0x00000056u)
#define NVIC_STIR_R_INTID_RES103     ((uint32_t)0x00000057u)
#define NVIC_STIR_R_INTID_RES104     ((uint32_t)0x00000058u)
#define NVIC_STIR_R_INTID_RES105     ((uint32_t)0x00000059u)
#define NVIC_STIR_R_INTID_RES106     ((uint32_t)0x0000005Au)
#define NVIC_STIR_R_INTID_RES107     ((uint32_t)0x0000005Bu)
#define NVIC_STIR_R_INTID_TIMER5A    ((uint32_t)0x0000005Cu)
#define NVIC_STIR_R_INTID_TIMER5B    ((uint32_t)0x0000005Du)
#define NVIC_STIR_R_INTID_WTIMER0A   ((uint32_t)0x0000005Eu)
#define NVIC_STIR_R_INTID_WTIMER0B   ((uint32_t)0x0000005Fu)
#define NVIC_STIR_R_INTID_WTIMER1A   ((uint32_t)0x00000060u)
#define NVIC_STIR_R_INTID_WTIMER1B   ((uint32_t)0x00000061u)
#define NVIC_STIR_R_INTID_WTIMER2A   ((uint32_t)0x00000062u)
#define NVIC_STIR_R_INTID_WTIMER2B   ((uint32_t)0x00000063u)
#define NVIC_STIR_R_INTID_WTIMER3A   ((uint32_t)0x00000064u)
#define NVIC_STIR_R_INTID_WTIMER3B   ((uint32_t)0x00000065u)
#define NVIC_STIR_R_INTID_WTIMER4A   ((uint32_t)0x00000066u)
#define NVIC_STIR_R_INTID_WTIMER4B   ((uint32_t)0x00000067u)
#define NVIC_STIR_R_INTID_WTIMER5A   ((uint32_t)0x00000068u)
#define NVIC_STIR_R_INTID_WTIMER5B   ((uint32_t)0x00000069u)
#define NVIC_STIR_R_INTID_SYSEXC     ((uint32_t)0x0000006Au)
#define NVIC_STIR_R_INTID_RES123     ((uint32_t)0x0000006Bu)
#define NVIC_STIR_R_INTID_RES124     ((uint32_t)0x0000006Cu)
#define NVIC_STIR_R_INTID_RES125     ((uint32_t)0x0000006Du)
#define NVIC_STIR_R_INTID_RES126     ((uint32_t)0x0000006Eu)
#define NVIC_STIR_R_INTID_RES127     ((uint32_t)0x0000006Fu)
#define NVIC_STIR_R_INTID_RES128     ((uint32_t)0x00000070u)
#define NVIC_STIR_R_INTID_RES129     ((uint32_t)0x00000071u)
#define NVIC_STIR_R_INTID_RES130     ((uint32_t)0x00000072u)
#define NVIC_STIR_R_INTID_RES131     ((uint32_t)0x00000073u)
#define NVIC_STIR_R_INTID_RES132     ((uint32_t)0x00000074u)
#define NVIC_STIR_R_INTID_RES133     ((uint32_t)0x00000075u)
#define NVIC_STIR_R_INTID_RES134     ((uint32_t)0x00000076u)
#define NVIC_STIR_R_INTID_RES135     ((uint32_t)0x00000077u)
#define NVIC_STIR_R_INTID_RES136     ((uint32_t)0x00000078u)
#define NVIC_STIR_R_INTID_RES137     ((uint32_t)0x00000079u)
#define NVIC_STIR_R_INTID_RES138     ((uint32_t)0x0000007Au)
#define NVIC_STIR_R_INTID_RES139     ((uint32_t)0x0000007Bu)
#define NVIC_STIR_R_INTID_RES140     ((uint32_t)0x0000007Cu)
#define NVIC_STIR_R_INTID_RES141     ((uint32_t)0x0000007Du)
#define NVIC_STIR_R_INTID_RES142     ((uint32_t)0x0000007Eu)
#define NVIC_STIR_R_INTID_RES143     ((uint32_t)0x0000007Fu)
#define NVIC_STIR_R_INTID_RES144     ((uint32_t)0x00000080u)
#define NVIC_STIR_R_INTID_RES145     ((uint32_t)0x00000081u)
#define NVIC_STIR_R_INTID_RES146     ((uint32_t)0x00000082u)
#define NVIC_STIR_R_INTID_RES147     ((uint32_t)0x00000083u)
#define NVIC_STIR_R_INTID_RES148     ((uint32_t)0x00000084u)
#define NVIC_STIR_R_INTID_RES149     ((uint32_t)0x00000085u)
#define NVIC_STIR_R_INTID_PWM1GEN0   ((uint32_t)0x00000086u)
#define NVIC_STIR_R_INTID_PWM1GEN1   ((uint32_t)0x00000087u)
#define NVIC_STIR_R_INTID_PWM1GEN2   ((uint32_t)0x00000088u)
#define NVIC_STIR_R_INTID_PWM1GEN3   ((uint32_t)0x00000089u)
#define NVIC_STIR_R_INTID_PWM1FAULT  ((uint32_t)0x0000008Au)

#define NVIC_STIR_INTID_GPIOA     ((uint32_t)0x00000000u)
#define NVIC_STIR_INTID_GPIOB       ((uint32_t)0x00000001u)
#define NVIC_STIR_INTID_GPIOC       ((uint32_t)0x00000002u)
#define NVIC_STIR_INTID_GPIOD     ((uint32_t)0x00000003u)
#define NVIC_STIR_INTID_GPIOE     ((uint32_t)0x00000004u)
#define NVIC_STIR_INTID_UART0     ((uint32_t)0x00000005u)
#define NVIC_STIR_INTID_UART1     ((uint32_t)0x00000006u)
#define NVIC_STIR_INTID_SSI0      ((uint32_t)0x00000007u)
#define NVIC_STIR_INTID_I2C0      ((uint32_t)0x00000008u)
#define NVIC_STIR_INTID_PWM0FAULT  ((uint32_t)0x00000009u)
#define NVIC_STIR_INTID_PWM0GEN0   ((uint32_t)0x0000000Au)
#define NVIC_STIR_INTID_PWM0GEN1   ((uint32_t)0x0000000Bu)
#define NVIC_STIR_INTID_PWM0GEN2   ((uint32_t)0x0000000Cu)
#define NVIC_STIR_INTID_QEI0      ((uint32_t)0x0000000Du)
#define NVIC_STIR_INTID_ADC0SEQ0  ((uint32_t)0x0000000Eu)
#define NVIC_STIR_INTID_ADC0SEQ1  ((uint32_t)0x0000000Fu)
#define NVIC_STIR_INTID_ADC0SEQ2  ((uint32_t)0x00000010u)
#define NVIC_STIR_INTID_ADC0SEQ3  ((uint32_t)0x00000011u)
#define NVIC_STIR_INTID_WDT01     ((uint32_t)0x00000012u)
#define NVIC_STIR_INTID_TIMER0A   ((uint32_t)0x00000013u)
#define NVIC_STIR_INTID_TIMER0B   ((uint32_t)0x00000014u)
#define NVIC_STIR_INTID_TIMER1A   ((uint32_t)0x00000015u)
#define NVIC_STIR_INTID_TIMER1B   ((uint32_t)0x00000016u)
#define NVIC_STIR_INTID_TIMER2A   ((uint32_t)0x00000017u)
#define NVIC_STIR_INTID_TIMER2B   ((uint32_t)0x00000018u)
#define NVIC_STIR_INTID_ACOMP0    ((uint32_t)0x00000019u)
#define NVIC_STIR_INTID_ACOMP1  ((uint32_t)0x0000001Au)
#define NVIC_STIR_INTID_RES43     ((uint32_t)0x0000001Bu)
#define NVIC_STIR_INTID_SYSCTL    ((uint32_t)0x0000001Cu)
#define NVIC_STIR_INTID_FLASH       ((uint32_t)0x0000001Du)
#define NVIC_STIR_INTID_GPIOF     ((uint32_t)0x0000001Eu)
#define NVIC_STIR_INTID_RES47     ((uint32_t)0x0000001Fu)
#define NVIC_STIR_INTID_RES48       ((uint32_t)0x00000020u)
#define NVIC_STIR_INTID_UART2       ((uint32_t)0x00000021u)
#define NVIC_STIR_INTID_SSI1        ((uint32_t)0x00000022u)
#define NVIC_STIR_INTID_TIMER3A   ((uint32_t)0x00000023u)
#define NVIC_STIR_INTID_TIMER3B   ((uint32_t)0x00000024u)
#define NVIC_STIR_INTID_I2C1      ((uint32_t)0x00000025u)
#define NVIC_STIR_INTID_QEI1      ((uint32_t)0x00000026u)
#define NVIC_STIR_INTID_CAN0      ((uint32_t)0x00000027u)
#define NVIC_STIR_INTID_CAN1        ((uint32_t)0x00000028u)
#define NVIC_STIR_INTID_RES57       ((uint32_t)0x00000029u)
#define NVIC_STIR_INTID_RES58       ((uint32_t)0x0000002Au)
#define NVIC_STIR_INTID_HIB     ((uint32_t)0x0000002Bu)
#define NVIC_STIR_INTID_USB     ((uint32_t)0x0000002Cu)
#define NVIC_STIR_INTID_PWM0GEN3    ((uint32_t)0x0000002Du)
#define NVIC_STIR_INTID_UDMASOFT  ((uint32_t)0x0000002Eu)
#define NVIC_STIR_INTID_UDMAERROR ((uint32_t)0x0000002Fu)
#define NVIC_STIR_INTID_ADC1SEQ0  ((uint32_t)0x00000030u)
#define NVIC_STIR_INTID_ADC1SEQ1  ((uint32_t)0x00000031u)
#define NVIC_STIR_INTID_ADC1SEQ2  ((uint32_t)0x00000032u)
#define NVIC_STIR_INTID_ADC1SEQ3  ((uint32_t)0x00000033u)
#define NVIC_STIR_INTID_RES68     ((uint32_t)0x00000034u)
#define NVIC_STIR_INTID_RES69       ((uint32_t)0x00000035u)
#define NVIC_STIR_INTID_RES70       ((uint32_t)0x00000036u)
#define NVIC_STIR_INTID_RES71       ((uint32_t)0x00000037u)
#define NVIC_STIR_INTID_RES72       ((uint32_t)0x00000038u)
#define NVIC_STIR_INTID_SSI2        ((uint32_t)0x00000039u)
#define NVIC_STIR_INTID_SSI3        ((uint32_t)0x0000003Au)
#define NVIC_STIR_INTID_UART3       ((uint32_t)0x0000003Bu)
#define NVIC_STIR_INTID_UART4       ((uint32_t)0x0000003Cu)
#define NVIC_STIR_INTID_UART5       ((uint32_t)0x0000003Du)
#define NVIC_STIR_INTID_UART6       ((uint32_t)0x0000003Eu)
#define NVIC_STIR_INTID_UART7       ((uint32_t)0x0000003Fu)
#define NVIC_STIR_INTID_RES80       ((uint32_t)0x00000040u)
#define NVIC_STIR_INTID_RES81       ((uint32_t)0x00000041u)
#define NVIC_STIR_INTID_RES82       ((uint32_t)0x00000042u)
#define NVIC_STIR_INTID_RES83       ((uint32_t)0x00000043u)
#define NVIC_STIR_INTID_I2C2        ((uint32_t)0x00000044u)
#define NVIC_STIR_INTID_I2C3        ((uint32_t)0x00000045u)
#define NVIC_STIR_INTID_TIMER4A   ((uint32_t)0x00000046u)
#define NVIC_STIR_INTID_TIMER4B   ((uint32_t)0x00000047u)
#define NVIC_STIR_INTID_RES88       ((uint32_t)0x00000048u)
#define NVIC_STIR_INTID_RES89       ((uint32_t)0x00000049u)
#define NVIC_STIR_INTID_RES90       ((uint32_t)0x0000004Au)
#define NVIC_STIR_INTID_RES91       ((uint32_t)0x0000004Bu)
#define NVIC_STIR_INTID_RES92       ((uint32_t)0x0000004Cu)
#define NVIC_STIR_INTID_RES93       ((uint32_t)0x0000004Du)
#define NVIC_STIR_INTID_RES94       ((uint32_t)0x0000004Eu)
#define NVIC_STIR_INTID_RES95       ((uint32_t)0x0000004Fu)
#define NVIC_STIR_INTID_RES96       ((uint32_t)0x00000050u)
#define NVIC_STIR_INTID_RES97       ((uint32_t)0x00000051u)
#define NVIC_STIR_INTID_RES98       ((uint32_t)0x00000052u)
#define NVIC_STIR_INTID_RES99       ((uint32_t)0x00000053u)
#define NVIC_STIR_INTID_RES100    ((uint32_t)0x00000054u)
#define NVIC_STIR_INTID_RES101    ((uint32_t)0x00000055u)
#define NVIC_STIR_INTID_RES102    ((uint32_t)0x00000056u)
#define NVIC_STIR_INTID_RES103    ((uint32_t)0x00000057u)
#define NVIC_STIR_INTID_RES104    ((uint32_t)0x00000058u)
#define NVIC_STIR_INTID_RES105    ((uint32_t)0x00000059u)
#define NVIC_STIR_INTID_RES106    ((uint32_t)0x0000005Au)
#define NVIC_STIR_INTID_RES107    ((uint32_t)0x0000005Bu)
#define NVIC_STIR_INTID_TIMER5A   ((uint32_t)0x0000005Cu)
#define NVIC_STIR_INTID_TIMER5B   ((uint32_t)0x0000005Du)
#define NVIC_STIR_INTID_WTIMER0A  ((uint32_t)0x0000005Eu)
#define NVIC_STIR_INTID_WTIMER0B  ((uint32_t)0x0000005Fu)
#define NVIC_STIR_INTID_WTIMER1A  ((uint32_t)0x00000060u)
#define NVIC_STIR_INTID_WTIMER1B  ((uint32_t)0x00000061u)
#define NVIC_STIR_INTID_WTIMER2A   ((uint32_t)0x00000062u)
#define NVIC_STIR_INTID_WTIMER2B   ((uint32_t)0x00000063u)
#define NVIC_STIR_INTID_WTIMER3A   ((uint32_t)0x00000064u)
#define NVIC_STIR_INTID_WTIMER3B   ((uint32_t)0x00000065u)
#define NVIC_STIR_INTID_WTIMER4A   ((uint32_t)0x00000066u)
#define NVIC_STIR_INTID_WTIMER4B   ((uint32_t)0x00000067u)
#define NVIC_STIR_INTID_WTIMER5A   ((uint32_t)0x00000068u)
#define NVIC_STIR_INTID_WTIMER5B   ((uint32_t)0x00000069u)
#define NVIC_STIR_INTID_SYSEXC     ((uint32_t)0x0000006Au)
#define NVIC_STIR_INTID_RES123     ((uint32_t)0x0000006Bu)
#define NVIC_STIR_INTID_RES124     ((uint32_t)0x0000006Cu)
#define NVIC_STIR_INTID_RES125     ((uint32_t)0x0000006Du)
#define NVIC_STIR_INTID_RES126     ((uint32_t)0x0000006Eu)
#define NVIC_STIR_INTID_RES127     ((uint32_t)0x0000006Fu)
#define NVIC_STIR_INTID_RES128     ((uint32_t)0x00000070u)
#define NVIC_STIR_INTID_RES129     ((uint32_t)0x00000071u)
#define NVIC_STIR_INTID_RES130     ((uint32_t)0x00000072u)
#define NVIC_STIR_INTID_RES131     ((uint32_t)0x00000073u)
#define NVIC_STIR_INTID_RES132     ((uint32_t)0x00000074u)
#define NVIC_STIR_INTID_RES133     ((uint32_t)0x00000075u)
#define NVIC_STIR_INTID_RES134     ((uint32_t)0x00000076u)
#define NVIC_STIR_INTID_RES135     ((uint32_t)0x00000077u)
#define NVIC_STIR_INTID_RES136     ((uint32_t)0x00000078u)
#define NVIC_STIR_INTID_RES137     ((uint32_t)0x00000079u)
#define NVIC_STIR_INTID_RES138     ((uint32_t)0x0000007Au)
#define NVIC_STIR_INTID_RES139     ((uint32_t)0x0000007Bu)
#define NVIC_STIR_INTID_RES140     ((uint32_t)0x0000007Cu)
#define NVIC_STIR_INTID_RES141     ((uint32_t)0x0000007Du)
#define NVIC_STIR_INTID_RES142     ((uint32_t)0x0000007Eu)
#define NVIC_STIR_INTID_RES143     ((uint32_t)0x0000007Fu)
#define NVIC_STIR_INTID_RES144     ((uint32_t)0x00000080u)
#define NVIC_STIR_INTID_RES145     ((uint32_t)0x00000081u)
#define NVIC_STIR_INTID_RES146     ((uint32_t)0x00000082u)
#define NVIC_STIR_INTID_RES147     ((uint32_t)0x00000083u)
#define NVIC_STIR_INTID_RES148     ((uint32_t)0x00000084u)
#define NVIC_STIR_INTID_RES149     ((uint32_t)0x00000085u)
#define NVIC_STIR_INTID_PWM1GEN0   ((uint32_t)0x00000086u)
#define NVIC_STIR_INTID_PWM1GEN1   ((uint32_t)0x00000087u)
#define NVIC_STIR_INTID_PWM1GEN2   ((uint32_t)0x00000088u)
#define NVIC_STIR_INTID_PWM1GEN3   ((uint32_t)0x00000089u)
#define NVIC_STIR_INTID_PWM1FAULT  ((uint32_t)0x0000008Au)
/*-----------------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_H_ */
