/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_10z[0] | celloutsig_1_10z[1]);
  assign celloutsig_0_0z = ~in_data[3];
  assign celloutsig_1_0z = ~in_data[156];
  assign celloutsig_1_9z = ~celloutsig_1_3z;
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_8z[5]) & celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | in_data[49]) & celloutsig_0_9z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[2] | in_data[189]) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_4z[3]));
  assign celloutsig_1_8z = ~((celloutsig_1_1z[8] | celloutsig_1_5z) & (celloutsig_1_4z[8] | celloutsig_1_1z[3]));
  assign celloutsig_1_19z = celloutsig_1_8z | ~(celloutsig_1_0z);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(in_data[50]);
  assign celloutsig_0_18z = _00_ | ~(celloutsig_0_17z);
  assign celloutsig_1_2z = celloutsig_1_1z[6] | ~(in_data[189]);
  assign celloutsig_1_3z = in_data[165] | ~(celloutsig_1_0z);
  assign celloutsig_1_14z = celloutsig_1_13z ^ celloutsig_1_7z;
  assign celloutsig_0_1z = in_data[84] ^ celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_7z[5] ^ in_data[48];
  reg [9:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 10'h000;
    else _19_ <= { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z };
  assign { _00_, _01_[8:0] } = _19_;
  assign celloutsig_1_1z = in_data[107:97] % { 1'h1, in_data[190:182], celloutsig_1_0z };
  assign celloutsig_0_6z = - in_data[75:65];
  assign celloutsig_1_7z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[146:143] };
  assign celloutsig_0_4z = celloutsig_0_2z[0] & celloutsig_0_2z[3];
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z[2:0] };
  assign celloutsig_0_7z = { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } >> in_data[55:48];
  assign celloutsig_0_8z = celloutsig_0_6z[10:3] >> { celloutsig_0_6z[7:1], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[87:83] >> in_data[29:25];
  assign celloutsig_1_4z = celloutsig_1_1z[9:0] >> { in_data[175:167], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z[2:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } << { in_data[180:179], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
