INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzogomez/half_adder/half_adder.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
