-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inner_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_assign : IN STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of inner_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv30_20000000 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv31_1555 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001010101010101";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal m_axis_video_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_Val2_21_reg_279 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_reg_290 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_27_reg_302 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_R_reg_313 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal r_V_11_fu_383_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_11_reg_2936 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_2_fu_389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_2943 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_reg_2949 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_reg_2954 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln728_fu_443_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_reg_2970 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_14_fu_459_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_14_reg_2975 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_12_fu_466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_2985 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_13_reg_2991 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_2996 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_reg_3001 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_494_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_reg_3007 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_11_fu_513_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_11_reg_3012 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_12_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_3018 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_reg_3024 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln713_fu_543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln713_reg_3030 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_3035 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_3041 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_567_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_reg_3054 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal real_top_V_fu_683_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_reg_3059 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln27_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_709_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_reg_3064 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_reg_3070 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_3075 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3080 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_reg_3085 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_12_reg_3090 : STD_LOGIC_VECTOR (15 downto 0);
    signal carry_6_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_6_reg_3095 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_reg_3100 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_reg_3105 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_reg_3110 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_reg_3115 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal imag_btm_V_fu_1135_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_reg_3126 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_12_fu_2879_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_12_reg_3131 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln414_1_fu_1179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_1_reg_3136 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_15_fu_2886_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_15_reg_3141 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_15_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_fu_1250_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_2_reg_3155 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_106_i_i_reg_3160 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_107_i_i_reg_3165 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_5_fu_1275_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_3171 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Val2_8_fu_1316_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_reg_3177 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_4_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_3183 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_3189 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_3194 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_3200 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_reg_3205 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_fu_1452_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_17_reg_3211 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_4_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_4_reg_3217 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_reg_3222 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_reg_3227 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_3232 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_reg_3237 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln27_fu_1594_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln27_reg_3242 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal x0_V_fu_1676_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x0_V_reg_3247 : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_V_fu_1789_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_V_reg_3252 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln64_fu_1797_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln64_reg_3257 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_fu_1801_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_reg_3262 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln64_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_3267 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state6_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal iter_fu_1811_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal iter_reg_3271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln1497_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_3276 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_3280 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_26_fu_1874_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_reg_3286 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_21_reg_3292 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_112_i_i_reg_3298 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_15_fu_1901_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_15_reg_3304 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_V_fu_1981_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_V_reg_3309 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state7_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal y_V_fu_2124_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y_V_reg_3315 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_16_fu_2896_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_reg_3321 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state8_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_Result_24_reg_3328 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_3_fu_2142_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_3_reg_3335 : STD_LOGIC_VECTOR (14 downto 0);
    signal Range2_all_ones_5_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_reg_3340 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_120_i_i_reg_3345 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_17_fu_2906_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_17_reg_3351 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_27_reg_3358 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_fu_2179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_4_reg_3365 : STD_LOGIC_VECTOR (14 downto 0);
    signal Range2_all_ones_6_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_reg_3370 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_125_i_i_reg_3375 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_18_fu_2916_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_18_reg_3381 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Result_30_reg_3388 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_5_fu_2229_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_5_reg_3395 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_i_reg_3400 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_i_reg_3405 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_35_fu_2280_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_35_reg_3411 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state9_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal and_ln781_5_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_5_reg_3417 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_reg_3422 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_reg_3427 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_reg_3432 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_reg_3437 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_38_fu_2446_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_38_reg_3442 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_6_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_6_reg_3448 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_2542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_reg_3453 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_reg_3458 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_reg_3463 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_reg_3468 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_43_fu_2612_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_43_reg_3473 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_16_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_16_reg_3479 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_fu_2638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_reg_3485 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_reg_3490 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_reg_3496 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_reg_3501 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_fu_2693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_reg_3507 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsquare_V_fu_2720_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal isquare_V_fu_2749_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zsquare_V_fu_2828_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran6to11_state6 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state6 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal p_Val2_s_reg_267 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_Val2_21_phi_fu_283_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_Val2_22_phi_fu_294_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_Val2_27_phi_fu_306_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_pixel_R_phi_fu_317_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_325_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_332_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln746_fu_339_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln1_fu_359_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln1118_1_fu_371_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_367_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1118_1_fu_379_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_5_fu_415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_435_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln1118_2_fu_447_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1118_2_fu_455_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_11_fu_474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_494_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_8_fu_351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_343_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_9_fu_498_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_13_fu_2869_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln703_fu_510_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln2_fu_533_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln746_1_fu_573_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_s_fu_585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_577_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln340_12_fu_593_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_601_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_2_fu_611_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_fu_623_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_i_fu_627_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_8_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln718_fu_619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_641_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_669_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_fu_651_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln718_fu_691_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_705_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_2_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_84_i_i_fu_741_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_85_i_i_fu_756_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal carry_2_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_733_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_790_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_1_fu_850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_i_fu_853_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_2_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_1_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln402_fu_871_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_4_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_5_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_1_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_2_fu_958_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_3_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_972_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln414_1_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1014_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_8_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_1007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_2_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_1035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_1048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_3_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_7_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_981_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_10_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1119_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_3_fu_1127_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_2_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1152_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_1158_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_fu_1164_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln785_5_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_1_fu_1182_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_7_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_1213_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_2_fu_1221_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_top_V_fu_1228_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_10_fu_1271_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_10_fu_1271_p2 : signal is "no";
    signal icmp_ln414_1_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1283_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_2_fu_1312_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_1322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_3_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1350_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1366_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_4_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_2_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_fu_1422_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_3_fu_1448_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_fu_1458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_1431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_6_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_10_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_3_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_17_fu_1478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_1598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_1607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_1662_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_1_fu_1669_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_14_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1693_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_4_fu_1699_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_fu_1705_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1713_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_12_fu_1717_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_20_fu_1730_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_20_fu_1730_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_19_fu_1735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_1722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1773_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_5_fu_1781_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_1821_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_4_fu_1817_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1825_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_39_fu_1831_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1847_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_fu_1857_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_14_fu_1861_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_fu_1853_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_6_fu_1897_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln785_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_1967_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_6_fu_1974_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_3_fu_1989_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_8_fu_1992_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_16_fu_1996_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_17_fu_2006_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_1_fu_2002_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_32_fu_2019_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_fu_2032_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_23_fu_2024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_fu_2011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_2108_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_7_fu_2116_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_Result_119_i_i_fu_2145_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_124_i_i_fu_2182_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln703_9_fu_2206_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_10_fu_2209_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_9_fu_2212_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal icmp_ln414_5_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_3_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_34_fu_2250_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_4_fu_2276_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_46_fu_2286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_25_fu_2259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_7_fu_2294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_4_fu_2345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_fu_2306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_6_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_4_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_37_fu_2416_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_5_fu_2442_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_2452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_fu_2425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_8_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_5_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_2472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_5_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_42_fu_2582_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_6_fu_2608_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_2618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_fu_2591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_9_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_6_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_2708_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_8_fu_2714_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_24_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_2737_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_9_fu_2743_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_6_fu_2757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_7_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_2804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_2814_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_2821_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln93_fu_2836_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln85_fu_2854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_13_fu_2869_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_13_fu_2869_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_16_fu_2896_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_2132_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_fu_2896_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_17_fu_2906_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_fu_2169_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_17_fu_2906_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_18_fu_2916_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_9_fu_2218_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_18_fu_2916_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_13_fu_2869_p10 : STD_LOGIC_VECTOR (30 downto 0);

    component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1 : component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_13_fu_2869_p0,
        din1 => r_V_13_fu_2869_p1,
        dout => r_V_13_fu_2869_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => real_btm_V_fu_1164_p3,
        din1 => real_top_V_reg_3059,
        dout => r_V_12_fu_2879_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => imag_top_V_fu_1228_p3,
        din1 => imag_btm_V_reg_3126,
        dout => r_V_15_fu_2886_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_16_fu_2896_p0,
        din1 => r_V_16_fu_2896_p1,
        dout => r_V_16_fu_2896_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_17_fu_2906_p0,
        din1 => r_V_17_fu_2906_p1,
        dout => r_V_17_fu_2906_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => r_V_18_fu_2916_p0,
        din1 => r_V_18_fu_2916_p1,
        dout => r_V_18_fu_2916_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln27_fu_561_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_21_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
                p_Val2_21_reg_279 <= rsquare_V_fu_2720_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_Val2_21_reg_279 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_22_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
                p_Val2_22_reg_290 <= isquare_V_fu_2749_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_Val2_22_reg_290 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_27_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
                p_Val2_27_reg_302 <= zsquare_V_fu_2828_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_Val2_27_reg_302 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                p_Val2_s_reg_267 <= col_reg_3054;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_267 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    pixel_R_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
                pixel_R_reg_313 <= iter_reg_3271;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                pixel_R_reg_313 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                Range1_all_ones_1_reg_3194 <= Range1_all_ones_1_fu_1376_p2;
                Range1_all_zeros_1_reg_3200 <= Range1_all_zeros_1_fu_1382_p2;
                and_ln781_4_reg_3217 <= and_ln781_4_fu_1536_p2;
                and_ln786_2_reg_3205 <= and_ln786_2_fu_1416_p2;
                and_ln786_9_reg_3227 <= and_ln786_9_fu_1565_p2;
                carry_4_reg_3183 <= carry_4_fu_1336_p2;
                or_ln340_12_reg_3237 <= or_ln340_12_fu_1588_p2;
                p_Result_5_reg_3171 <= ret_V_10_fu_1271_p2(35 downto 35);
                p_Result_7_reg_3189 <= p_Val2_8_fu_1316_p2(17 downto 17);
                p_Val2_17_reg_3211 <= p_Val2_17_fu_1452_p2;
                p_Val2_8_reg_3177 <= p_Val2_8_fu_1316_p2;
                underflow_4_reg_3232 <= underflow_4_fu_1583_p2;
                xor_ln785_8_reg_3222 <= xor_ln785_8_fu_1554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then
                Range1_all_ones_8_reg_3490 <= Range1_all_ones_8_fu_2651_p2;
                Range1_all_zeros_6_reg_3496 <= Range1_all_zeros_6_fu_2656_p2;
                and_ln781_5_reg_3417 <= and_ln781_5_fu_2358_p2;
                and_ln781_6_reg_3448 <= and_ln781_6_fu_2524_p2;
                and_ln786_14_reg_3427 <= and_ln786_14_fu_2387_p2;
                and_ln786_16_reg_3458 <= and_ln786_16_fu_2553_p2;
                and_ln786_18_reg_3507 <= and_ln786_18_fu_2693_p2;
                carry_16_reg_3479 <= carry_16_fu_2632_p2;
                or_ln340_20_reg_3437 <= or_ln340_20_fu_2410_p2;
                or_ln340_23_reg_3468 <= or_ln340_23_fu_2576_p2;
                p_Result_32_reg_3485 <= p_Val2_43_fu_2612_p2(17 downto 17);
                p_Val2_35_reg_3411 <= p_Val2_35_fu_2280_p2;
                p_Val2_38_reg_3442 <= p_Val2_38_fu_2446_p2;
                p_Val2_43_reg_3473 <= p_Val2_43_fu_2612_p2;
                underflow_8_reg_3432 <= underflow_8_fu_2405_p2;
                underflow_9_reg_3463 <= underflow_9_fu_2571_p2;
                xor_ln785_12_reg_3422 <= xor_ln785_12_fu_2376_p2;
                xor_ln785_14_reg_3453 <= xor_ln785_14_fu_2542_p2;
                xor_ln785_16_reg_3501 <= xor_ln785_16_fu_2688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then
                Range2_all_ones_5_reg_3340 <= Range2_all_ones_5_fu_2154_p2;
                Range2_all_ones_6_reg_3370 <= Range2_all_ones_6_fu_2191_p2;
                p_Result_120_i_i_reg_3345 <= r_V_16_fu_2896_p2(35 downto 33);
                p_Result_125_i_i_reg_3375 <= r_V_17_fu_2906_p2(35 downto 33);
                p_Result_129_i_i_reg_3400 <= r_V_18_fu_2916_p2(37 downto 34);
                p_Result_130_i_i_reg_3405 <= r_V_18_fu_2916_p2(37 downto 33);
                p_Result_24_reg_3328 <= r_V_16_fu_2896_p2(35 downto 35);
                p_Result_27_reg_3358 <= r_V_17_fu_2906_p2(35 downto 35);
                p_Result_30_reg_3388 <= r_V_18_fu_2916_p2(37 downto 37);
                r_V_16_reg_3321 <= r_V_16_fu_2896_p2;
                r_V_17_reg_3351 <= r_V_17_fu_2906_p2;
                r_V_18_reg_3381 <= r_V_18_fu_2916_p2;
                trunc_ln414_3_reg_3335 <= trunc_ln414_3_fu_2142_p1;
                trunc_ln414_4_reg_3365 <= trunc_ln414_4_fu_2179_p1;
                trunc_ln414_5_reg_3395 <= trunc_ln414_5_fu_2229_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln27_fu_561_p2 = ap_const_lv1_0))) then
                Range2_all_ones_8_reg_3105 <= grp_fu_332_p1(29 downto 29);
                and_ln781_2_reg_3110 <= and_ln781_2_fu_923_p2;
                and_ln781_reg_3070 <= and_ln781_fu_798_p2;
                and_ln786_5_reg_3115 <= and_ln786_5_fu_935_p2;
                and_ln786_reg_3075 <= and_ln786_fu_821_p2;
                carry_6_reg_3095 <= carry_6_fu_894_p2;
                imag_btm_V_reg_3126 <= imag_btm_V_fu_1135_p3;
                or_ln340_reg_3085 <= or_ln340_fu_844_p2;
                p_Result_11_reg_3100 <= p_Val2_12_fu_875_p2(15 downto 15);
                p_Val2_12_reg_3090 <= p_Val2_12_fu_875_p2;
                p_Val2_4_reg_3064 <= p_Val2_4_fu_709_p2;
                real_top_V_reg_3059 <= real_top_V_fu_683_p3;
                underflow_2_reg_3120 <= underflow_2_fu_953_p2;
                underflow_reg_3080 <= underflow_fu_839_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                col_reg_3054 <= col_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln64_fu_1805_p2 = ap_const_lv1_0))) then
                icmp_ln1497_reg_3276 <= icmp_ln1497_fu_1841_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln64_reg_3267 <= icmp_ln64_fu_1805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iter_reg_3271 <= iter_fu_1811_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_Result_106_i_i_reg_3160 <= r_V_15_fu_2886_p2(35 downto 34);
                p_Result_107_i_i_reg_3165 <= r_V_15_fu_2886_p2(35 downto 33);
                p_Result_15_reg_3148 <= r_V_15_fu_2886_p2(35 downto 35);
                r_V_12_reg_3131 <= r_V_12_fu_2879_p2;
                r_V_15_reg_3141 <= r_V_15_fu_2886_p2;
                trunc_ln414_1_reg_3136 <= trunc_ln414_1_fu_1179_p1;
                trunc_ln414_2_reg_3155 <= trunc_ln414_2_fu_1250_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_10_reg_3035 <= grp_fu_332_p1(29 downto 29);
                p_Result_12_reg_2985 <= r_V_14_fu_459_p2(34 downto 34);
                p_Result_13_reg_2991 <= grp_fu_325_p1(32 downto 32);
                p_Result_2_reg_2943 <= r_V_11_fu_383_p2(35 downto 35);
                p_Result_3_reg_2954 <= r_V_11_fu_383_p2(32 downto 32);
                p_Result_9_reg_3024 <= p_Result_9_fu_527_p2;
                p_Val2_3_reg_2949 <= r_V_11_fu_383_p2(32 downto 15);
                    r_V_11_reg_2936(35 downto 15) <= r_V_11_fu_383_p2(35 downto 15);
                    r_V_14_reg_2975(34 downto 16) <= r_V_14_fu_459_p2(34 downto 16);
                ret_V_11_reg_3012 <= ret_V_11_fu_513_p2;
                sext_ln703_reg_3007 <= sext_ln703_fu_494_p1;
                sext_ln713_reg_3030 <= sext_ln713_fu_543_p1;
                    sext_ln728_reg_2970(35 downto 15) <= sext_ln728_fu_443_p1(35 downto 15);
                tmp_12_reg_3018 <= r_V_13_fu_2869_p2(29 downto 29);
                tmp_14_reg_3041 <= r_V_13_fu_2869_p2(14 downto 14);
                tmp_15_reg_3046 <= r_V_13_fu_2869_p2(29 downto 29);
                xor_ln779_1_reg_2996 <= xor_ln779_1_fu_482_p2;
                xor_ln779_reg_2959 <= xor_ln779_fu_423_p2;
                xor_ln785_1_reg_3001 <= xor_ln785_1_fu_488_p2;
                xor_ln785_reg_2964 <= xor_ln785_fu_429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_fu_1841_p2 = ap_const_lv1_0) and (icmp_ln64_fu_1805_p2 = ap_const_lv1_0))) then
                p_Result_112_i_i_reg_3298 <= ret_V_14_fu_1861_p2(19 downto 18);
                p_Result_20_reg_3280 <= ret_V_14_fu_1861_p2(19 downto 19);
                p_Result_21_reg_3292 <= p_Val2_26_fu_1874_p2(17 downto 17);
                p_Val2_26_reg_3286 <= p_Val2_26_fu_1874_p2;
                ret_V_15_reg_3304 <= ret_V_15_fu_1901_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                rhs_V_2_reg_3262 <= rhs_V_2_fu_1801_p1;
                sext_ln64_reg_3257 <= sext_ln64_fu_1797_p1;
                trunc_ln27_reg_3242 <= trunc_ln27_fu_1594_p1;
                x0_V_reg_3247 <= x0_V_fu_1676_p3;
                y0_V_reg_3252 <= y0_V_fu_1789_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then
                x_V_reg_3309 <= x_V_fu_1981_p3;
                y_V_reg_3315 <= y_V_fu_2124_p3;
            end if;
        end if;
    end process;
    r_V_11_reg_2936(14 downto 0) <= "000000000000000";
    sext_ln728_reg_2970(14 downto 0) <= "000000000000000";
    r_V_14_reg_2975(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axis_video_TREADY, ap_CS_fsm_state11, ap_CS_fsm_state2, icmp_ln27_fu_561_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_predicate_tran6to11_state6, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln27_fu_561_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_predicate_tran6to11_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_predicate_tran6to11_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state11 => 
                if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1376_p2 <= "1" when (tmp_3_fu_1366_p4 = ap_const_lv3_7) else "0";
    Range1_all_ones_3_fu_1023_p2 <= "1" when (tmp_6_fu_1014_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_1491_p2 <= "1" when (p_Result_107_i_i_reg_3165 = ap_const_lv3_7) else "0";
    Range1_all_ones_6_fu_2314_p2 <= "1" when (p_Result_120_i_i_reg_3345 = ap_const_lv3_7) else "0";
    Range1_all_ones_7_fu_2480_p2 <= "1" when (p_Result_125_i_i_reg_3375 = ap_const_lv3_7) else "0";
    Range1_all_ones_8_fu_2651_p2 <= "1" when (p_Result_130_i_i_reg_3405 = ap_const_lv5_1F) else "0";
    Range1_all_ones_fu_765_p2 <= "1" when (p_Result_85_i_i_fu_756_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_1_fu_1382_p2 <= "1" when (tmp_3_fu_1366_p4 = ap_const_lv3_0) else "0";
    Range1_all_zeros_2_fu_1029_p2 <= "1" when (tmp_6_fu_1014_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_1496_p2 <= "1" when (p_Result_107_i_i_reg_3165 = ap_const_lv3_0) else "0";
    Range1_all_zeros_4_fu_2319_p2 <= "1" when (p_Result_120_i_i_reg_3345 = ap_const_lv3_0) else "0";
    Range1_all_zeros_5_fu_2485_p2 <= "1" when (p_Result_125_i_i_reg_3375 = ap_const_lv3_0) else "0";
    Range1_all_zeros_6_fu_2656_p2 <= "1" when (p_Result_130_i_i_reg_3405 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_771_p2 <= "1" when (p_Result_85_i_i_fu_756_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_1_fu_1360_p2 <= "1" when (tmp_fu_1350_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_3_fu_1007_p3 <= r_V_14_reg_2975(34 downto 34);
    Range2_all_ones_4_fu_1486_p2 <= "1" when (p_Result_106_i_i_reg_3160 = ap_const_lv2_3) else "0";
    Range2_all_ones_5_fu_2154_p2 <= "1" when (p_Result_119_i_i_fu_2145_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_6_fu_2191_p2 <= "1" when (p_Result_124_i_i_fu_2182_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_7_fu_2646_p2 <= "1" when (p_Result_129_i_i_reg_3400 = ap_const_lv4_F) else "0";
    Range2_all_ones_fu_750_p2 <= "1" when (p_Result_84_i_i_fu_741_p4 = ap_const_lv2_3) else "0";
    and_ln414_1_fu_967_p2 <= (p_Result_12_reg_2985 and icmp_ln414_3_fu_961_p2);
    and_ln414_fu_700_p2 <= (p_Result_2_reg_2943 and icmp_ln414_fu_694_p2);
    and_ln700_1_fu_866_p2 <= (p_Result_9_reg_3024 and icmp_ln414_2_fu_860_p2);
    and_ln700_2_fu_1443_p2 <= (p_Result_15_reg_3148 and icmp_ln414_4_fu_1438_p2);
    and_ln700_3_fu_2271_p2 <= (p_Result_24_reg_3328 and icmp_ln414_5_fu_2266_p2);
    and_ln700_4_fu_2437_p2 <= (p_Result_27_reg_3358 and icmp_ln414_6_fu_2432_p2);
    and_ln700_5_fu_2603_p2 <= (p_Result_30_reg_3388 and icmp_ln414_7_fu_2598_p2);
    and_ln700_fu_1306_p2 <= (p_Result_5_fu_1275_p3 and icmp_ln414_1_fu_1301_p2);
    and_ln779_1_fu_1402_p2 <= (xor_ln779_2_fu_1396_p2 and Range2_all_ones_1_fu_1360_p2);
    and_ln779_2_fu_1043_p2 <= (xor_ln779_1_reg_2996 and Range2_all_ones_3_fu_1007_p3);
    and_ln779_3_fu_1522_p2 <= (xor_ln779_3_fu_1516_p2 and Range2_all_ones_4_fu_1486_p2);
    and_ln779_4_fu_2345_p2 <= (xor_ln779_4_fu_2339_p2 and Range2_all_ones_5_reg_3340);
    and_ln779_5_fu_2511_p2 <= (xor_ln779_5_fu_2505_p2 and Range2_all_ones_6_reg_3370);
    and_ln779_6_fu_2674_p2 <= (xor_ln779_6_fu_2668_p2 and Range2_all_ones_7_fu_2646_p2);
    and_ln779_fu_785_p2 <= (xor_ln779_reg_2959 and Range2_all_ones_fu_750_p2);
    and_ln781_1_fu_1603_p2 <= (carry_4_reg_3183 and Range1_all_ones_1_reg_3194);
    and_ln781_2_fu_923_p2 <= (grp_fu_332_p3 and carry_6_fu_894_p2);
    and_ln781_3_fu_1056_p2 <= (carry_8_fu_1002_p2 and Range1_all_ones_3_fu_1023_p2);
    and_ln781_4_fu_1536_p2 <= (carry_10_fu_1472_p2 and Range1_all_ones_4_fu_1491_p2);
    and_ln781_5_fu_2358_p2 <= (carry_12_fu_2300_p2 and Range1_all_ones_6_fu_2314_p2);
    and_ln781_6_fu_2524_p2 <= (carry_14_fu_2466_p2 and Range1_all_ones_7_fu_2480_p2);
    and_ln781_7_fu_2762_p2 <= (carry_16_reg_3479 and Range1_all_ones_8_reg_3490);
    and_ln781_fu_798_p2 <= (carry_2_fu_728_p2 and Range1_all_ones_fu_765_p2);
    and_ln786_14_fu_2387_p2 <= (p_Result_26_fu_2306_p3 and deleted_ones_5_fu_2350_p3);
    and_ln786_16_fu_2553_p2 <= (p_Result_29_fu_2472_p3 and deleted_ones_6_fu_2516_p3);
    and_ln786_18_fu_2693_p2 <= (p_Result_32_fu_2638_p3 and deleted_ones_7_fu_2680_p3);
    and_ln786_2_fu_1416_p2 <= (p_Result_7_fu_1342_p3 and deleted_ones_1_fu_1408_p3);
    and_ln786_4_fu_929_p2 <= (p_Result_11_fu_899_p3 and or_ln416_fu_918_p2);
    and_ln786_5_fu_935_p2 <= (grp_fu_332_p3 and and_ln786_4_fu_929_p2);
    and_ln786_7_fu_1079_p2 <= (grp_fu_325_p3 and deleted_ones_2_fu_1048_p3);
    and_ln786_9_fu_1565_p2 <= (p_Result_17_fu_1478_p3 and deleted_ones_3_fu_1528_p3);
    and_ln786_fu_821_p2 <= (p_Result_4_fu_733_p3 and deleted_ones_fu_790_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state6_assign_proc : process(ap_predicate_tran6to11_state6)
    begin
        if ((ap_predicate_tran6to11_state6 = ap_const_boolean_1)) then 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln27_fu_561_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln27_fu_561_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_Val2_21_phi_fu_283_p4_assign_proc : process(p_Val2_21_reg_279, icmp_ln64_reg_3267, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3276, rsquare_V_fu_2720_p3, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_21_phi_fu_283_p4 <= rsquare_V_fu_2720_p3;
        else 
            ap_phi_mux_p_Val2_21_phi_fu_283_p4 <= p_Val2_21_reg_279;
        end if; 
    end process;


    ap_phi_mux_p_Val2_22_phi_fu_294_p4_assign_proc : process(p_Val2_22_reg_290, icmp_ln64_reg_3267, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3276, ap_enable_reg_pp0_iter1, isquare_V_fu_2749_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_22_phi_fu_294_p4 <= isquare_V_fu_2749_p3;
        else 
            ap_phi_mux_p_Val2_22_phi_fu_294_p4 <= p_Val2_22_reg_290;
        end if; 
    end process;


    ap_phi_mux_p_Val2_27_phi_fu_306_p4_assign_proc : process(p_Val2_27_reg_302, icmp_ln64_reg_3267, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3276, ap_enable_reg_pp0_iter1, zsquare_V_fu_2828_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_27_phi_fu_306_p4 <= zsquare_V_fu_2828_p3;
        else 
            ap_phi_mux_p_Val2_27_phi_fu_306_p4 <= p_Val2_27_reg_302;
        end if; 
    end process;


    ap_phi_mux_pixel_R_phi_fu_317_p4_assign_proc : process(pixel_R_reg_313, icmp_ln64_reg_3267, ap_CS_fsm_pp0_stage0, iter_reg_3271, icmp_ln1497_reg_3276, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3276 = ap_const_lv1_0) and (icmp_ln64_reg_3267 = ap_const_lv1_0))) then 
            ap_phi_mux_pixel_R_phi_fu_317_p4 <= iter_reg_3271;
        else 
            ap_phi_mux_pixel_R_phi_fu_317_p4 <= pixel_R_reg_313;
        end if; 
    end process;


    ap_predicate_tran6to11_state6_assign_proc : process(icmp_ln64_fu_1805_p2, icmp_ln1497_fu_1841_p2)
    begin
                ap_predicate_tran6to11_state6 <= ((icmp_ln1497_fu_1841_p2 = ap_const_lv1_1) or (icmp_ln64_fu_1805_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln27_fu_561_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln27_fu_561_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    carry_10_fu_1472_p2 <= (xor_ln416_6_fu_1466_p2 and p_Result_16_fu_1431_p3);
    carry_12_fu_2300_p2 <= (xor_ln416_7_fu_2294_p2 and p_Result_25_fu_2259_p3);
    carry_14_fu_2466_p2 <= (xor_ln416_8_fu_2460_p2 and p_Result_28_fu_2425_p3);
    carry_16_fu_2632_p2 <= (xor_ln416_9_fu_2626_p2 and p_Result_31_fu_2591_p3);
    carry_2_fu_728_p2 <= (xor_ln416_2_fu_722_p2 and p_Result_3_reg_2954);
    carry_4_fu_1336_p2 <= (xor_ln416_3_fu_1330_p2 and p_Result_6_fu_1293_p3);
    carry_6_fu_894_p2 <= (xor_ln416_4_fu_888_p2 and p_Result_10_reg_3035);
    carry_8_fu_1002_p2 <= (xor_ln416_fu_996_p2 and p_Result_13_reg_2991);
    carry_fu_663_p2 <= (tmp_17_fu_655_p3 xor ap_const_lv1_1);
    col_fu_567_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_267) + unsigned(ap_const_lv4_1));
    deleted_ones_1_fu_1408_p3 <= 
        and_ln779_1_fu_1402_p2 when (carry_4_fu_1336_p2(0) = '1') else 
        Range1_all_ones_1_fu_1376_p2;
    deleted_ones_2_fu_1048_p3 <= 
        and_ln779_2_fu_1043_p2 when (carry_8_fu_1002_p2(0) = '1') else 
        Range1_all_ones_3_fu_1023_p2;
    deleted_ones_3_fu_1528_p3 <= 
        and_ln779_3_fu_1522_p2 when (carry_10_fu_1472_p2(0) = '1') else 
        Range1_all_ones_4_fu_1491_p2;
    deleted_ones_5_fu_2350_p3 <= 
        and_ln779_4_fu_2345_p2 when (carry_12_fu_2300_p2(0) = '1') else 
        Range1_all_ones_6_fu_2314_p2;
    deleted_ones_6_fu_2516_p3 <= 
        and_ln779_5_fu_2511_p2 when (carry_14_fu_2466_p2(0) = '1') else 
        Range1_all_ones_7_fu_2480_p2;
    deleted_ones_7_fu_2680_p3 <= 
        and_ln779_6_fu_2674_p2 when (carry_16_fu_2632_p2(0) = '1') else 
        Range1_all_ones_8_fu_2651_p2;
    deleted_ones_fu_790_p3 <= 
        and_ln779_fu_785_p2 when (carry_2_fu_728_p2(0) = '1') else 
        Range1_all_ones_fu_765_p2;
    deleted_zeros_1_fu_1598_p3 <= 
        Range1_all_ones_1_reg_3194 when (carry_4_reg_3183(0) = '1') else 
        Range1_all_zeros_1_reg_3200;
    deleted_zeros_2_fu_1035_p3 <= 
        Range1_all_ones_3_fu_1023_p2 when (carry_8_fu_1002_p2(0) = '1') else 
        Range1_all_zeros_2_fu_1029_p2;
    deleted_zeros_3_fu_1501_p3 <= 
        Range1_all_ones_4_fu_1491_p2 when (carry_10_fu_1472_p2(0) = '1') else 
        Range1_all_zeros_3_fu_1496_p2;
    deleted_zeros_4_fu_2324_p3 <= 
        Range1_all_ones_6_fu_2314_p2 when (carry_12_fu_2300_p2(0) = '1') else 
        Range1_all_zeros_4_fu_2319_p2;
    deleted_zeros_5_fu_2490_p3 <= 
        Range1_all_ones_7_fu_2480_p2 when (carry_14_fu_2466_p2(0) = '1') else 
        Range1_all_zeros_5_fu_2485_p2;
    deleted_zeros_6_fu_2757_p3 <= 
        Range1_all_ones_8_reg_3490 when (carry_16_reg_3479(0) = '1') else 
        Range1_all_zeros_6_reg_3496;
    deleted_zeros_fu_777_p3 <= 
        Range1_all_ones_fu_765_p2 when (carry_2_fu_728_p2(0) = '1') else 
        Range1_all_zeros_fu_771_p2;

    grp_fu_325_p1_assign_proc : process(ap_CS_fsm_state1, r_V_14_fu_459_p2, r_V_14_reg_2975, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_325_p1 <= r_V_14_reg_2975;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_325_p1 <= r_V_14_fu_459_p2;
        else 
            grp_fu_325_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_325_p3 <= grp_fu_325_p1(32 downto 32);

    grp_fu_332_p1_assign_proc : process(ap_CS_fsm_state1, ret_V_11_fu_513_p2, ret_V_11_reg_3012, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_332_p1 <= ret_V_11_reg_3012;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_332_p1 <= ret_V_11_fu_513_p2;
        else 
            grp_fu_332_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_332_p3 <= grp_fu_332_p1(29 downto 29);
    icmp_ln1497_fu_1841_p2 <= "1" when (tmp_39_fu_1831_p4 = ap_const_lv2_1) else "0";
    icmp_ln27_fu_561_p2 <= "1" when (p_Val2_s_reg_267 = ap_const_lv4_8) else "0";
    icmp_ln414_1_fu_1301_p2 <= "0" when (trunc_ln414_1_reg_3136 = ap_const_lv15_0) else "1";
    icmp_ln414_2_fu_860_p2 <= "0" when (tmp_9_i_fu_853_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_3_fu_961_p2 <= "0" when (trunc_ln718_2_fu_958_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_4_fu_1438_p2 <= "0" when (trunc_ln414_2_reg_3155 = ap_const_lv15_0) else "1";
    icmp_ln414_5_fu_2266_p2 <= "0" when (trunc_ln414_3_reg_3335 = ap_const_lv15_0) else "1";
    icmp_ln414_6_fu_2432_p2 <= "0" when (trunc_ln414_4_reg_3365 = ap_const_lv15_0) else "1";
    icmp_ln414_7_fu_2598_p2 <= "0" when (trunc_ln414_5_reg_3395 = ap_const_lv15_0) else "1";
    icmp_ln414_8_fu_635_p2 <= "0" when (tmp_3_i_fu_627_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_fu_694_p2 <= "0" when (trunc_ln718_fu_691_p1 = ap_const_lv14_0) else "1";
    icmp_ln64_fu_1805_p2 <= "1" when (ap_phi_mux_pixel_R_phi_fu_317_p4 = ap_const_lv8_FF) else "0";
    icmp_ln785_1_fu_2042_p2 <= "0" when (tmp_7_fu_2032_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_1907_p2 <= "0" when (p_Result_112_i_i_reg_3298 = ap_const_lv2_0) else "1";
    icmp_ln786_1_fu_2072_p2 <= "0" when (tmp_7_fu_2032_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_1933_p2 <= "0" when (p_Result_112_i_i_reg_3298 = ap_const_lv2_3) else "1";
    imag_btm_V_fu_1135_p3 <= 
        select_ln340_4_fu_1119_p3 when (or_ln340_10_fu_1113_p2(0) = '1') else 
        select_ln388_3_fu_1127_p3;
    imag_top_V_fu_1228_p3 <= 
        select_ln340_3_fu_1213_p3 when (or_ln340_7_fu_1208_p2(0) = '1') else 
        select_ln388_2_fu_1221_p3;
    isquare_V_fu_2749_p3 <= 
        select_ln340_10_fu_2737_p3 when (or_ln340_25_fu_2732_p2(0) = '1') else 
        select_ln388_9_fu_2743_p3;
    iter_fu_1811_p2 <= std_logic_vector(unsigned(ap_phi_mux_pixel_R_phi_fu_317_p4) + unsigned(ap_const_lv8_1));
        lhs_V_2_fu_1857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_1847_p2),20));

        lhs_V_3_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_reg_3304),20));

        lhs_V_4_fu_1817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_21_phi_fu_283_p4),19));

        lhs_V_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_18_fu_1705_p3),19));

    m_axis_video_TDATA <= ((pixel_R_reg_313 & ap_const_lv8_0) & zext_ln85_fu_2854_p1);

    m_axis_video_TDATA_blk_n_assign_proc : process(m_axis_video_TREADY, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            m_axis_video_TDATA_blk_n <= m_axis_video_TREADY;
        else 
            m_axis_video_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_video_TDEST <= ap_const_lv1_0;
    m_axis_video_TID <= ap_const_lv1_0;
    m_axis_video_TKEEP <= ap_const_lv3_0;
    m_axis_video_TLAST <= "1" when (p_Val2_s_reg_267 = ap_const_lv4_7) else "0";
    m_axis_video_TSTRB <= ap_const_lv3_0;
    m_axis_video_TUSER <= "1" when (or_ln93_fu_2836_p2 = ap_const_lv3_0) else "0";

    m_axis_video_TVALID_assign_proc : process(m_axis_video_TREADY, ap_CS_fsm_state11)
    begin
        if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axis_video_TVALID <= ap_const_logic_1;
        else 
            m_axis_video_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln340_10_fu_1113_p2 <= (or_ln340_11_fu_1108_p2 or and_ln781_3_fu_1056_p2);
    or_ln340_11_fu_1108_p2 <= (xor_ln785_1_reg_3001 or and_ln786_7_fu_1079_p2);
    or_ln340_12_fu_1588_p2 <= (underflow_4_fu_1583_p2 or overflow_6_fu_1559_p2);
    or_ln340_13_fu_1688_p2 <= (or_ln340_14_fu_1684_p2 or and_ln781_4_reg_3217);
    or_ln340_14_fu_1684_p2 <= (xor_ln785_8_reg_3222 or and_ln786_9_reg_3227);
    or_ln340_15_fu_1767_p2 <= (xor_ln340_1_fu_1761_p2 or p_Result_19_fu_1735_p3);
    or_ln340_16_fu_1949_p2 <= (underflow_6_fu_1944_p2 or overflow_7_fu_1922_p2);
    or_ln340_17_fu_1961_p2 <= (xor_ln340_2_fu_1955_p2 or overflow_7_fu_1922_p2);
    or_ln340_18_fu_2090_p2 <= (underflow_7_fu_2084_p2 or overflow_8_fu_2060_p2);
    or_ln340_19_fu_2102_p2 <= (xor_ln340_3_fu_2096_p2 or overflow_8_fu_2060_p2);
    or_ln340_1_fu_1147_p2 <= (or_ln340_2_fu_1143_p2 or and_ln781_reg_3070);
    or_ln340_20_fu_2410_p2 <= (underflow_8_fu_2405_p2 or overflow_9_fu_2381_p2);
    or_ln340_21_fu_2699_p2 <= (xor_ln785_12_reg_3422 or and_ln786_14_reg_3427);
    or_ln340_22_fu_2703_p2 <= (or_ln340_21_fu_2699_p2 or and_ln781_5_reg_3417);
    or_ln340_23_fu_2576_p2 <= (underflow_9_fu_2571_p2 or overflow_10_fu_2547_p2);
    or_ln340_24_fu_2728_p2 <= (xor_ln785_14_reg_3453 or and_ln786_16_reg_3458);
    or_ln340_25_fu_2732_p2 <= (or_ln340_24_fu_2728_p2 or and_ln781_6_reg_3448);
    or_ln340_26_fu_2798_p2 <= (underflow_10_fu_2793_p2 or overflow_11_fu_2777_p2);
    or_ln340_27_fu_2804_p2 <= (xor_ln785_16_reg_3501 or and_ln786_18_reg_3507);
    or_ln340_28_fu_2808_p2 <= (or_ln340_27_fu_2804_p2 or and_ln781_7_fu_2762_p2);
    or_ln340_2_fu_1143_p2 <= (xor_ln785_reg_2964 or and_ln786_reg_3075);
    or_ln340_3_fu_1645_p2 <= (underflow_1_fu_1640_p2 or overflow_2_fu_1623_p2);
    or_ln340_4_fu_1656_p2 <= (or_ln340_5_fu_1651_p2 or and_ln781_1_fu_1603_p2);
    or_ln340_5_fu_1651_p2 <= (xor_ln785_4_fu_1618_p2 or and_ln786_2_reg_3205);
    or_ln340_6_fu_1199_p2 <= (underflow_2_reg_3120 or overflow_4_fu_1194_p2);
    or_ln340_7_fu_1208_p2 <= (or_ln340_8_fu_1204_p2 or and_ln781_2_reg_3110);
    or_ln340_8_fu_1204_p2 <= (tmp_12_reg_3018 or and_ln786_5_reg_3115);
    or_ln340_9_fu_1102_p2 <= (underflow_3_fu_1097_p2 or overflow_5_fu_1074_p2);
    or_ln340_fu_844_p2 <= (underflow_fu_839_p2 or overflow_1_fu_816_p2);
    or_ln416_1_fu_912_p2 <= (xor_ln416_5_fu_907_p2 or tmp_26_fu_880_p3);
    or_ln416_fu_918_p2 <= (tmp_15_reg_3046 or or_ln416_1_fu_912_p2);
    or_ln785_1_fu_1613_p2 <= (xor_ln785_3_fu_1607_p2 or p_Result_7_reg_3189);
    or_ln785_2_fu_1189_p2 <= (xor_ln785_5_fu_1185_p2 or p_Result_11_reg_3100);
    or_ln785_3_fu_1068_p2 <= (xor_ln785_6_fu_1062_p2 or grp_fu_325_p3);
    or_ln785_4_fu_1548_p2 <= (xor_ln785_7_fu_1542_p2 or p_Result_17_fu_1478_p3);
    or_ln785_5_fu_1912_p2 <= (p_Result_21_reg_3292 or icmp_ln785_fu_1907_p2);
    or_ln785_6_fu_2048_p2 <= (p_Result_23_fu_2024_p3 or icmp_ln785_1_fu_2042_p2);
    or_ln785_7_fu_2370_p2 <= (xor_ln785_11_fu_2364_p2 or p_Result_26_fu_2306_p3);
    or_ln785_8_fu_2536_p2 <= (xor_ln785_13_fu_2530_p2 or p_Result_29_fu_2472_p3);
    or_ln785_9_fu_2772_p2 <= (xor_ln785_15_fu_2766_p2 or p_Result_32_reg_3485);
    or_ln785_fu_810_p2 <= (xor_ln785_2_fu_804_p2 or p_Result_4_fu_733_p3);
    or_ln786_10_fu_2782_p2 <= (and_ln786_18_reg_3507 or and_ln781_7_fu_2762_p2);
    or_ln786_1_fu_1938_p2 <= (xor_ln786_6_fu_1928_p2 or icmp_ln786_fu_1933_p2);
    or_ln786_2_fu_2078_p2 <= (xor_ln786_7_fu_2066_p2 or icmp_ln786_1_fu_2072_p2);
    or_ln786_3_fu_677_p2 <= (p_Result_1_fu_669_p3 or carry_fu_663_p2);
    or_ln786_4_fu_1629_p2 <= (and_ln786_2_reg_3205 or and_ln781_1_fu_1603_p2);
    or_ln786_5_fu_941_p2 <= (and_ln786_5_fu_935_p2 or and_ln781_2_fu_923_p2);
    or_ln786_6_fu_1085_p2 <= (and_ln786_7_fu_1079_p2 or and_ln781_3_fu_1056_p2);
    or_ln786_7_fu_1571_p2 <= (and_ln786_9_fu_1565_p2 or and_ln781_4_fu_1536_p2);
    or_ln786_8_fu_2393_p2 <= (and_ln786_14_fu_2387_p2 or and_ln781_5_fu_2358_p2);
    or_ln786_9_fu_2559_p2 <= (and_ln786_16_fu_2553_p2 or and_ln781_6_fu_2524_p2);
    or_ln786_fu_827_p2 <= (and_ln786_fu_821_p2 or and_ln781_fu_798_p2);
    or_ln93_fu_2836_p2 <= (v_assign or trunc_ln27_reg_3242);
    overflow_10_fu_2547_p2 <= (xor_ln785_14_fu_2542_p2 and or_ln785_8_fu_2536_p2);
    overflow_11_fu_2777_p2 <= (xor_ln785_16_reg_3501 and or_ln785_9_fu_2772_p2);
    overflow_1_fu_816_p2 <= (xor_ln785_reg_2964 and or_ln785_fu_810_p2);
    overflow_2_fu_1623_p2 <= (xor_ln785_4_fu_1618_p2 and or_ln785_1_fu_1613_p2);
    overflow_4_fu_1194_p2 <= (tmp_12_reg_3018 and or_ln785_2_fu_1189_p2);
    overflow_5_fu_1074_p2 <= (xor_ln785_1_reg_3001 and or_ln785_3_fu_1068_p2);
    overflow_6_fu_1559_p2 <= (xor_ln785_8_fu_1554_p2 and or_ln785_4_fu_1548_p2);
    overflow_7_fu_1922_p2 <= (xor_ln785_9_fu_1917_p2 and or_ln785_5_fu_1912_p2);
    overflow_8_fu_2060_p2 <= (xor_ln785_10_fu_2054_p2 and or_ln785_6_fu_2048_p2);
    overflow_9_fu_2381_p2 <= (xor_ln785_12_fu_2376_p2 and or_ln785_7_fu_2370_p2);
    p_Result_119_i_i_fu_2145_p4 <= r_V_16_fu_2896_p2(35 downto 34);
    p_Result_11_fu_899_p3 <= p_Val2_12_fu_875_p2(15 downto 15);
    p_Result_124_i_i_fu_2182_p4 <= r_V_17_fu_2906_p2(35 downto 34);
    p_Result_12_fu_466_p3 <= r_V_14_fu_459_p2(34 downto 34);
    p_Result_16_fu_1431_p3 <= r_V_15_reg_3141(32 downto 32);
    p_Result_17_fu_1478_p3 <= p_Val2_17_fu_1452_p2(17 downto 17);
    p_Result_18_fu_1722_p3 <= ret_V_12_fu_1717_p2(18 downto 18);
    p_Result_19_fu_1735_p3 <= p_Val2_20_fu_1730_p2(17 downto 17);
    p_Result_1_fu_669_p3 <= p_Val2_1_fu_645_p2(15 downto 15);
    p_Result_22_fu_2011_p3 <= ret_V_17_fu_2006_p2(19 downto 19);
    p_Result_23_fu_2024_p3 <= p_Val2_32_fu_2019_p2(17 downto 17);
    p_Result_25_fu_2259_p3 <= r_V_16_reg_3321(32 downto 32);
    p_Result_26_fu_2306_p3 <= p_Val2_35_fu_2280_p2(17 downto 17);
    p_Result_28_fu_2425_p3 <= r_V_17_reg_3351(32 downto 32);
    p_Result_29_fu_2472_p3 <= p_Val2_38_fu_2446_p2(17 downto 17);
    p_Result_2_fu_389_p3 <= r_V_11_fu_383_p2(35 downto 35);
    p_Result_31_fu_2591_p3 <= r_V_18_reg_3381(32 downto 32);
    p_Result_32_fu_2638_p3 <= p_Val2_43_fu_2612_p2(17 downto 17);
    p_Result_4_fu_733_p3 <= p_Val2_4_fu_709_p2(17 downto 17);
    p_Result_5_fu_1275_p3 <= ret_V_10_fu_1271_p2(35 downto 35);
    p_Result_6_fu_1293_p3 <= ret_V_10_fu_1271_p2(32 downto 32);
    p_Result_7_fu_1342_p3 <= p_Val2_8_fu_1316_p2(17 downto 17);
    p_Result_84_i_i_fu_741_p4 <= r_V_11_reg_2936(35 downto 34);
    p_Result_85_i_i_fu_756_p4 <= r_V_11_reg_2936(35 downto 33);
    p_Result_8_fu_351_p3 <= v_assign(2 downto 2);
    p_Result_9_fu_527_p2 <= (tmp_12_fu_520_p3 xor ap_const_lv1_1);
    p_Result_s_fu_585_p3 <= p_Val2_s_reg_267(2 downto 2);
    p_Val2_12_fu_875_p2 <= std_logic_vector(signed(sext_ln713_reg_3030) + signed(zext_ln402_fu_871_p1));
    p_Val2_14_fu_981_p3 <= (tmp_10_i_fu_972_p4 & and_ln414_1_fu_967_p2);
    p_Val2_16_fu_1422_p4 <= r_V_15_reg_3141(32 downto 15);
    p_Val2_17_fu_1452_p2 <= std_logic_vector(unsigned(p_Val2_16_fu_1422_p4) + unsigned(zext_ln415_3_fu_1448_p1));
    p_Val2_18_fu_1705_p3 <= 
        select_ln340_5_fu_1693_p3 when (or_ln340_13_fu_1688_p2(0) = '1') else 
        select_ln388_4_fu_1699_p3;
    p_Val2_1_fu_645_p2 <= std_logic_vector(signed(sext_ln718_fu_619_p1) + signed(zext_ln415_fu_641_p1));
    p_Val2_20_fu_1730_p1 <= im_V;
    p_Val2_20_fu_1730_p2 <= std_logic_vector(signed(p_Val2_18_fu_1705_p3) + signed(p_Val2_20_fu_1730_p1));
    p_Val2_26_fu_1874_p2 <= std_logic_vector(signed(x0_V_reg_3247) + signed(trunc_ln1192_fu_1853_p1));
    p_Val2_32_fu_2019_p2 <= std_logic_vector(unsigned(trunc_ln1192_1_fu_2002_p1) + unsigned(y0_V_reg_3252));
    p_Val2_34_fu_2250_p4 <= r_V_16_reg_3321(32 downto 15);
    p_Val2_35_fu_2280_p2 <= std_logic_vector(unsigned(p_Val2_34_fu_2250_p4) + unsigned(zext_ln415_4_fu_2276_p1));
    p_Val2_37_fu_2416_p4 <= r_V_17_reg_3351(32 downto 15);
    p_Val2_38_fu_2446_p2 <= std_logic_vector(unsigned(p_Val2_37_fu_2416_p4) + unsigned(zext_ln415_5_fu_2442_p1));
    p_Val2_42_fu_2582_p4 <= r_V_18_reg_3381(32 downto 15);
    p_Val2_43_fu_2612_p2 <= std_logic_vector(unsigned(p_Val2_42_fu_2582_p4) + unsigned(zext_ln415_6_fu_2608_p1));
    p_Val2_4_fu_709_p2 <= std_logic_vector(unsigned(p_Val2_3_reg_2949) + unsigned(zext_ln415_1_fu_705_p1));
    p_Val2_7_fu_1283_p4 <= ret_V_10_fu_1271_p2(32 downto 15);
    p_Val2_8_fu_1316_p2 <= std_logic_vector(unsigned(p_Val2_7_fu_1283_p4) + unsigned(zext_ln415_2_fu_1312_p1));
    p_Val2_9_fu_498_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_8_fu_351_p3(0) = '1') else 
        shl_ln_fu_343_p3;
    r_V_11_fu_383_p2 <= std_logic_vector(signed(sext_ln1118_fu_367_p1) - signed(sext_ln1118_1_fu_379_p1));
    r_V_13_fu_2869_p0 <= ap_const_lv31_1555(14 - 1 downto 0);
    r_V_13_fu_2869_p1 <= r_V_13_fu_2869_p10(17 - 1 downto 0);
    r_V_13_fu_2869_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_9_fu_498_p3),31));
    r_V_14_fu_459_p2 <= std_logic_vector(unsigned(ap_const_lv35_0) - unsigned(sext_ln1118_2_fu_455_p1));
    r_V_16_fu_2896_p0 <= r_V_fu_2132_p1(18 - 1 downto 0);
    r_V_16_fu_2896_p1 <= r_V_fu_2132_p1(18 - 1 downto 0);
    r_V_17_fu_2906_p0 <= r_V_7_fu_2169_p1(18 - 1 downto 0);
    r_V_17_fu_2906_p1 <= r_V_7_fu_2169_p1(18 - 1 downto 0);
    r_V_18_fu_2916_p0 <= r_V_9_fu_2218_p1(19 - 1 downto 0);
    r_V_18_fu_2916_p1 <= r_V_9_fu_2218_p1(19 - 1 downto 0);
        r_V_7_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3315),36));

        r_V_9_fu_2218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_fu_2212_p2),38));

        r_V_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_reg_3309),36));

    real_btm_V_fu_1164_p3 <= 
        select_ln340_fu_1152_p3 when (or_ln340_1_fu_1147_p2(0) = '1') else 
        select_ln388_fu_1158_p3;
    real_top_V_fu_683_p3 <= 
        sext_ln415_fu_651_p1 when (or_ln786_3_fu_677_p2(0) = '1') else 
        ap_const_lv18_20000;
    ret_V_10_fu_1271_p2 <= std_logic_vector(signed(r_V_12_reg_3131) + signed(sext_ln728_reg_2970));
    ret_V_11_fu_513_p2 <= (trunc_ln703_fu_510_p1 xor ap_const_lv30_20000000);
    ret_V_12_fu_1717_p2 <= std_logic_vector(signed(sext_ln703_reg_3007) + signed(lhs_V_fu_1713_p1));
    ret_V_13_fu_1847_p2 <= std_logic_vector(signed(lhs_V_4_fu_1817_p1) - signed(rhs_V_1_fu_1821_p1));
    ret_V_14_fu_1861_p2 <= std_logic_vector(signed(lhs_V_2_fu_1857_p1) + signed(rhs_V_2_reg_3262));
    ret_V_15_fu_1901_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1897_p1) - signed(lhs_V_4_fu_1817_p1));
    ret_V_16_fu_1996_p2 <= std_logic_vector(signed(lhs_V_3_fu_1989_p1) - signed(sext_ln703_8_fu_1992_p1));
    ret_V_17_fu_2006_p2 <= std_logic_vector(unsigned(ret_V_16_fu_1996_p2) + unsigned(sext_ln64_reg_3257));
    ret_V_9_fu_2212_p2 <= std_logic_vector(signed(sext_ln703_9_fu_2206_p1) + signed(sext_ln703_10_fu_2209_p1));
    ret_V_fu_1825_p2 <= std_logic_vector(signed(rhs_V_1_fu_1821_p1) + signed(lhs_V_4_fu_1817_p1));
        rhs_V_1_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_22_phi_fu_294_p4),19));

        rhs_V_2_fu_1801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x0_V_fu_1676_p3),20));

    rhs_V_fu_435_p3 <= (re_V & ap_const_lv15_0);
    rsquare_V_fu_2720_p3 <= 
        select_ln340_9_fu_2708_p3 when (or_ln340_22_fu_2703_p2(0) = '1') else 
        select_ln388_8_fu_2714_p3;
    select_ln340_10_fu_2737_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_23_reg_3468(0) = '1') else 
        p_Val2_38_reg_3442;
    select_ln340_11_fu_2814_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_26_fu_2798_p2(0) = '1') else 
        p_Val2_43_reg_3473;
    select_ln340_12_fu_593_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_s_fu_585_p3(0) = '1') else 
        trunc_ln4_fu_577_p3;
    select_ln340_1_fu_1662_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_3_fu_1645_p2(0) = '1') else 
        p_Val2_8_reg_3177;
    select_ln340_3_fu_1213_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_6_fu_1199_p2(0) = '1') else 
        sext_ln415_1_fu_1182_p1;
    select_ln340_4_fu_1119_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_9_fu_1102_p2(0) = '1') else 
        p_Val2_14_fu_981_p3;
    select_ln340_5_fu_1693_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_12_reg_3237(0) = '1') else 
        p_Val2_17_reg_3211;
    select_ln340_6_fu_1773_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_1755_p2(0) = '1') else 
        p_Val2_20_fu_1730_p2;
    select_ln340_7_fu_1967_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_16_fu_1949_p2(0) = '1') else 
        p_Val2_26_reg_3286;
    select_ln340_8_fu_2108_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_18_fu_2090_p2(0) = '1') else 
        p_Val2_32_fu_2019_p2;
    select_ln340_9_fu_2708_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_20_reg_3437(0) = '1') else 
        p_Val2_35_reg_3411;
    select_ln340_fu_1152_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_reg_3085(0) = '1') else 
        p_Val2_4_reg_3064;
    select_ln388_10_fu_2821_p3 <= 
        ap_const_lv18_20000 when (underflow_10_fu_2793_p2(0) = '1') else 
        p_Val2_43_reg_3473;
    select_ln388_1_fu_1669_p3 <= 
        ap_const_lv18_20000 when (underflow_1_fu_1640_p2(0) = '1') else 
        p_Val2_8_reg_3177;
    select_ln388_2_fu_1221_p3 <= 
        ap_const_lv18_20000 when (underflow_2_reg_3120(0) = '1') else 
        sext_ln415_1_fu_1182_p1;
    select_ln388_3_fu_1127_p3 <= 
        ap_const_lv18_20000 when (underflow_3_fu_1097_p2(0) = '1') else 
        p_Val2_14_fu_981_p3;
    select_ln388_4_fu_1699_p3 <= 
        ap_const_lv18_20000 when (underflow_4_reg_3232(0) = '1') else 
        p_Val2_17_reg_3211;
    select_ln388_5_fu_1781_p3 <= 
        ap_const_lv18_20000 when (underflow_5_fu_1749_p2(0) = '1') else 
        p_Val2_20_fu_1730_p2;
    select_ln388_6_fu_1974_p3 <= 
        ap_const_lv18_20000 when (underflow_6_fu_1944_p2(0) = '1') else 
        p_Val2_26_reg_3286;
    select_ln388_7_fu_2116_p3 <= 
        ap_const_lv18_20000 when (underflow_7_fu_2084_p2(0) = '1') else 
        p_Val2_32_fu_2019_p2;
    select_ln388_8_fu_2714_p3 <= 
        ap_const_lv18_20000 when (underflow_8_reg_3432(0) = '1') else 
        p_Val2_35_reg_3411;
    select_ln388_9_fu_2743_p3 <= 
        ap_const_lv18_20000 when (underflow_9_reg_3463(0) = '1') else 
        p_Val2_38_reg_3442;
    select_ln388_fu_1158_p3 <= 
        ap_const_lv18_20000 when (underflow_reg_3080(0) = '1') else 
        p_Val2_4_reg_3064;
        sext_ln1118_1_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_371_p3),36));

        sext_ln1118_2_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_447_p3),35));

        sext_ln1118_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_359_p3),36));

        sext_ln415_1_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_reg_3090),18));

        sext_ln415_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_645_p2),18));

        sext_ln64_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y0_V_fu_1789_p3),20));

        sext_ln703_10_fu_2209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3315),19));

        sext_ln703_6_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_27_phi_fu_306_p4),19));

        sext_ln703_8_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_22_reg_290),20));

        sext_ln703_9_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_reg_3309),19));

    sext_ln703_fu_494_p0 <= im_V;
        sext_ln703_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_494_p0),19));

        sext_ln713_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_533_p4),16));

        sext_ln718_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_611_p3),16));

        sext_ln728_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_435_p3),36));

    shl_ln1118_1_fu_371_p3 <= (zoom_factor_V & ap_const_lv15_0);
    shl_ln1118_2_fu_447_p3 <= (zoom_factor_V & ap_const_lv16_0);
    shl_ln1_fu_359_p3 <= (zoom_factor_V & ap_const_lv17_0);
    shl_ln_fu_343_p3 <= (trunc_ln746_fu_339_p1 & ap_const_lv15_0);
    tmp_10_i_fu_972_p4 <= r_V_14_reg_2975(32 downto 16);
    tmp_11_fu_474_p3 <= r_V_14_fu_459_p2(33 downto 33);
    tmp_12_fu_520_p3 <= r_V_13_fu_2869_p2(29 downto 29);
    tmp_17_fu_655_p3 <= p_Val2_1_fu_645_p2(15 downto 15);
    tmp_19_fu_714_p3 <= p_Val2_4_fu_709_p2(17 downto 17);
    tmp_23_fu_1322_p3 <= p_Val2_8_fu_1316_p2(17 downto 17);
    tmp_25_fu_1388_p3 <= ret_V_10_fu_1271_p2(33 downto 33);
    tmp_26_fu_880_p3 <= p_Val2_12_fu_875_p2(15 downto 15);
    tmp_29_fu_989_p3 <= r_V_14_reg_2975(32 downto 32);
    tmp_34_fu_1458_p3 <= p_Val2_17_fu_1452_p2(17 downto 17);
    tmp_36_fu_1509_p3 <= r_V_15_reg_3141(33 downto 33);
    tmp_39_fu_1831_p4 <= ret_V_fu_1825_p2(18 downto 17);
    tmp_3_fu_1366_p4 <= ret_V_10_fu_1271_p2(35 downto 33);
    tmp_3_i_fu_627_p3 <= (trunc_ln414_fu_623_p1 & ap_const_lv12_0);
    tmp_46_fu_2286_p3 <= p_Val2_35_fu_2280_p2(17 downto 17);
    tmp_48_fu_2332_p3 <= r_V_16_reg_3321(33 downto 33);
    tmp_51_fu_2452_p3 <= p_Val2_38_fu_2446_p2(17 downto 17);
    tmp_53_fu_2498_p3 <= r_V_17_reg_3351(33 downto 33);
    tmp_56_fu_2618_p3 <= p_Val2_43_fu_2612_p2(17 downto 17);
    tmp_58_fu_2661_p3 <= r_V_18_reg_3381(33 downto 33);
    tmp_5_fu_415_p3 <= r_V_11_fu_383_p2(33 downto 33);
    tmp_6_fu_1014_p4 <= r_V_14_reg_2975(34 downto 33);
    tmp_7_fu_2032_p4 <= ret_V_17_fu_2006_p2(19 downto 18);
    tmp_9_fu_601_p4 <= select_ln340_12_fu_593_p3(16 downto 3);
    tmp_9_i_fu_853_p3 <= (tmp_14_reg_3041 & trunc_ln718_1_fu_850_p1);
    tmp_fu_1350_p4 <= ret_V_10_fu_1271_p2(35 downto 34);
    trunc_ln1192_1_fu_2002_p1 <= ret_V_16_fu_1996_p2(18 - 1 downto 0);
    trunc_ln1192_fu_1853_p1 <= ret_V_13_fu_1847_p2(18 - 1 downto 0);
    trunc_ln27_fu_1594_p1 <= p_Val2_s_reg_267(3 - 1 downto 0);
    trunc_ln2_fu_533_p4 <= ret_V_11_fu_513_p2(29 downto 15);
    trunc_ln414_1_fu_1179_p1 <= r_V_12_fu_2879_p2(15 - 1 downto 0);
    trunc_ln414_2_fu_1250_p1 <= r_V_15_fu_2886_p2(15 - 1 downto 0);
    trunc_ln414_3_fu_2142_p1 <= r_V_16_fu_2896_p2(15 - 1 downto 0);
    trunc_ln414_4_fu_2179_p1 <= r_V_17_fu_2906_p2(15 - 1 downto 0);
    trunc_ln414_5_fu_2229_p1 <= r_V_18_fu_2916_p2(15 - 1 downto 0);
    trunc_ln414_fu_623_p1 <= select_ln340_12_fu_593_p3(3 - 1 downto 0);
    trunc_ln4_fu_577_p3 <= (trunc_ln746_1_fu_573_p1 & ap_const_lv15_0);
    trunc_ln703_fu_510_p1 <= r_V_13_fu_2869_p2(30 - 1 downto 0);
    trunc_ln708_2_fu_611_p3 <= (ap_const_lv1_1 & tmp_9_fu_601_p4);
    trunc_ln718_1_fu_850_p1 <= ret_V_11_reg_3012(14 - 1 downto 0);
    trunc_ln718_2_fu_958_p1 <= r_V_14_reg_2975(14 - 1 downto 0);
    trunc_ln718_fu_691_p1 <= r_V_11_reg_2936(14 - 1 downto 0);
    trunc_ln746_1_fu_573_p1 <= p_Val2_s_reg_267(2 - 1 downto 0);
    trunc_ln746_fu_339_p1 <= v_assign(2 - 1 downto 0);
    underflow_10_fu_2793_p2 <= (xor_ln786_10_fu_2787_p2 and p_Result_30_reg_3388);
    underflow_1_fu_1640_p2 <= (xor_ln786_1_fu_1634_p2 and p_Result_5_reg_3171);
    underflow_2_fu_953_p2 <= (xor_ln786_2_fu_947_p2 and p_Result_9_reg_3024);
    underflow_3_fu_1097_p2 <= (xor_ln786_3_fu_1091_p2 and p_Result_12_reg_2985);
    underflow_4_fu_1583_p2 <= (xor_ln786_4_fu_1577_p2 and p_Result_15_reg_3148);
    underflow_5_fu_1749_p2 <= (xor_ln786_5_fu_1743_p2 and p_Result_18_fu_1722_p3);
    underflow_6_fu_1944_p2 <= (p_Result_20_reg_3280 and or_ln786_1_fu_1938_p2);
    underflow_7_fu_2084_p2 <= (p_Result_22_fu_2011_p3 and or_ln786_2_fu_2078_p2);
    underflow_8_fu_2405_p2 <= (xor_ln786_8_fu_2399_p2 and p_Result_24_reg_3328);
    underflow_9_fu_2571_p2 <= (xor_ln786_9_fu_2565_p2 and p_Result_27_reg_3358);
    underflow_fu_839_p2 <= (xor_ln786_fu_833_p2 and p_Result_2_reg_2943);
    x0_V_fu_1676_p3 <= 
        select_ln340_1_fu_1662_p3 when (or_ln340_4_fu_1656_p2(0) = '1') else 
        select_ln388_1_fu_1669_p3;
    x_V_fu_1981_p3 <= 
        select_ln340_7_fu_1967_p3 when (or_ln340_17_fu_1961_p2(0) = '1') else 
        select_ln388_6_fu_1974_p3;
    xor_ln340_1_fu_1761_p2 <= (p_Result_18_fu_1722_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_1955_p2 <= (underflow_6_fu_1944_p2 xor ap_const_lv1_1);
    xor_ln340_3_fu_2096_p2 <= (underflow_7_fu_2084_p2 xor ap_const_lv1_1);
    xor_ln340_fu_1755_p2 <= (p_Result_19_fu_1735_p3 xor p_Result_18_fu_1722_p3);
    xor_ln416_2_fu_722_p2 <= (tmp_19_fu_714_p3 xor ap_const_lv1_1);
    xor_ln416_3_fu_1330_p2 <= (tmp_23_fu_1322_p3 xor ap_const_lv1_1);
    xor_ln416_4_fu_888_p2 <= (tmp_26_fu_880_p3 xor ap_const_lv1_1);
    xor_ln416_5_fu_907_p2 <= (p_Result_10_reg_3035 xor ap_const_lv1_1);
    xor_ln416_6_fu_1466_p2 <= (tmp_34_fu_1458_p3 xor ap_const_lv1_1);
    xor_ln416_7_fu_2294_p2 <= (tmp_46_fu_2286_p3 xor ap_const_lv1_1);
    xor_ln416_8_fu_2460_p2 <= (tmp_51_fu_2452_p3 xor ap_const_lv1_1);
    xor_ln416_9_fu_2626_p2 <= (tmp_56_fu_2618_p3 xor ap_const_lv1_1);
    xor_ln416_fu_996_p2 <= (tmp_29_fu_989_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_482_p2 <= (tmp_11_fu_474_p3 xor ap_const_lv1_1);
    xor_ln779_2_fu_1396_p2 <= (tmp_25_fu_1388_p3 xor ap_const_lv1_1);
    xor_ln779_3_fu_1516_p2 <= (tmp_36_fu_1509_p3 xor ap_const_lv1_1);
    xor_ln779_4_fu_2339_p2 <= (tmp_48_fu_2332_p3 xor ap_const_lv1_1);
    xor_ln779_5_fu_2505_p2 <= (tmp_53_fu_2498_p3 xor ap_const_lv1_1);
    xor_ln779_6_fu_2668_p2 <= (tmp_58_fu_2661_p3 xor ap_const_lv1_1);
    xor_ln779_fu_423_p2 <= (tmp_5_fu_415_p3 xor ap_const_lv1_1);
    xor_ln785_10_fu_2054_p2 <= (p_Result_22_fu_2011_p3 xor ap_const_lv1_1);
    xor_ln785_11_fu_2364_p2 <= (deleted_zeros_4_fu_2324_p3 xor ap_const_lv1_1);
    xor_ln785_12_fu_2376_p2 <= (p_Result_24_reg_3328 xor ap_const_lv1_1);
    xor_ln785_13_fu_2530_p2 <= (deleted_zeros_5_fu_2490_p3 xor ap_const_lv1_1);
    xor_ln785_14_fu_2542_p2 <= (p_Result_27_reg_3358 xor ap_const_lv1_1);
    xor_ln785_15_fu_2766_p2 <= (deleted_zeros_6_fu_2757_p3 xor ap_const_lv1_1);
    xor_ln785_16_fu_2688_p2 <= (p_Result_30_reg_3388 xor ap_const_lv1_1);
    xor_ln785_1_fu_488_p2 <= (p_Result_12_fu_466_p3 xor ap_const_lv1_1);
    xor_ln785_2_fu_804_p2 <= (deleted_zeros_fu_777_p3 xor ap_const_lv1_1);
    xor_ln785_3_fu_1607_p2 <= (deleted_zeros_1_fu_1598_p3 xor ap_const_lv1_1);
    xor_ln785_4_fu_1618_p2 <= (p_Result_5_reg_3171 xor ap_const_lv1_1);
    xor_ln785_5_fu_1185_p2 <= (carry_6_reg_3095 xor Range2_all_ones_8_reg_3105);
    xor_ln785_6_fu_1062_p2 <= (deleted_zeros_2_fu_1035_p3 xor ap_const_lv1_1);
    xor_ln785_7_fu_1542_p2 <= (deleted_zeros_3_fu_1501_p3 xor ap_const_lv1_1);
    xor_ln785_8_fu_1554_p2 <= (p_Result_15_reg_3148 xor ap_const_lv1_1);
    xor_ln785_9_fu_1917_p2 <= (p_Result_20_reg_3280 xor ap_const_lv1_1);
    xor_ln785_fu_429_p2 <= (p_Result_2_fu_389_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_2787_p2 <= (or_ln786_10_fu_2782_p2 xor ap_const_lv1_1);
    xor_ln786_1_fu_1634_p2 <= (or_ln786_4_fu_1629_p2 xor ap_const_lv1_1);
    xor_ln786_2_fu_947_p2 <= (or_ln786_5_fu_941_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_1091_p2 <= (or_ln786_6_fu_1085_p2 xor ap_const_lv1_1);
    xor_ln786_4_fu_1577_p2 <= (or_ln786_7_fu_1571_p2 xor ap_const_lv1_1);
    xor_ln786_5_fu_1743_p2 <= (p_Result_19_fu_1735_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_1928_p2 <= (p_Result_21_reg_3292 xor ap_const_lv1_1);
    xor_ln786_7_fu_2066_p2 <= (p_Result_23_fu_2024_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_2399_p2 <= (or_ln786_8_fu_2393_p2 xor ap_const_lv1_1);
    xor_ln786_9_fu_2565_p2 <= (or_ln786_9_fu_2559_p2 xor ap_const_lv1_1);
    xor_ln786_fu_833_p2 <= (or_ln786_fu_827_p2 xor ap_const_lv1_1);
    y0_V_fu_1789_p3 <= 
        select_ln340_6_fu_1773_p3 when (or_ln340_15_fu_1767_p2(0) = '1') else 
        select_ln388_5_fu_1781_p3;
    y_V_fu_2124_p3 <= 
        select_ln340_8_fu_2108_p3 when (or_ln340_19_fu_2102_p2(0) = '1') else 
        select_ln388_7_fu_2116_p3;
    zext_ln402_fu_871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_1_fu_866_p2),16));
    zext_ln415_1_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln414_fu_700_p2),18));
    zext_ln415_2_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_fu_1306_p2),18));
    zext_ln415_3_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_2_fu_1443_p2),18));
    zext_ln415_4_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_3_fu_2271_p2),18));
    zext_ln415_5_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_4_fu_2437_p2),18));
    zext_ln415_6_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_5_fu_2603_p2),18));
    zext_ln415_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_8_fu_635_p2),16));
    zext_ln85_fu_2854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_267),8));
    zsquare_V_fu_2828_p3 <= 
        select_ln340_11_fu_2814_p3 when (or_ln340_28_fu_2808_p2(0) = '1') else 
        select_ln388_10_fu_2821_p3;
end behav;
