===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4089 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2865 ( 15.4%)    0.2865 ( 20.3%)  FIR Parser
    1.2900 ( 69.4%)    0.8396 ( 59.6%)  'firrtl.circuit' Pipeline
    0.1459 (  7.8%)    0.0782 (  5.6%)    'firrtl.module' Pipeline
    0.1294 (  7.0%)    0.0691 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0164 (  0.9%)    0.0091 (  0.6%)      LowerCHIRRTL
    0.0143 (  0.8%)    0.0143 (  1.0%)    InferWidths
    0.0663 (  3.6%)    0.0663 (  4.7%)    InferResets
    0.0041 (  0.2%)    0.0041 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1354 (  7.3%)    0.1354 (  9.6%)    LowerFIRRTLTypes
    0.7346 ( 39.5%)    0.3721 ( 26.4%)    'firrtl.module' Pipeline
    0.1066 (  5.7%)    0.0569 (  4.0%)      ExpandWhens
    0.6280 ( 33.8%)    0.3225 ( 22.9%)      Canonicalizer
    0.0249 (  1.3%)    0.0249 (  1.8%)    Inliner
    0.0323 (  1.7%)    0.0323 (  2.3%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1158 (  6.2%)    0.1158 (  8.2%)    'firrtl.module' Pipeline
    0.1158 (  6.2%)    0.1158 (  8.2%)      Canonicalizer
    0.0949 (  5.1%)    0.0949 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1029 (  5.5%)    0.1029 (  7.3%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0293 (  1.6%)    0.0293 (  2.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0717 (  3.9%)    0.0717 (  5.1%)    Canonicalizer
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0062 (  0.3%)    0.0062 (  0.4%)  HWLegalizeNames
    0.0170 (  0.9%)    0.0170 (  1.2%)  'hw.module' Pipeline
    0.0170 (  0.9%)    0.0170 (  1.2%)    PrettifyVerilog
    0.0600 (  3.2%)    0.0600 (  4.3%)  ExportVerilog emission
    0.0016 (  0.1%)    0.0016 (  0.1%)  Rest
    1.8593 (100.0%)    1.4089 (100.0%)  Total

{
  totalTime: 1.42,
  maxMemory: 66527232
}
