git clone --depth 1 --no-tags https://github.com/mohasnik/MIPS-Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/702205936
git clone --depth 1 --no-tags https://github.com/Khaled-taher/RISCV_with_Cache.git f:/verilog_sva_gh_scraper/data/full_repos/701881727
git clone --depth 1 --no-tags https://github.com/kha1-ed/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/701951455
git clone --depth 1 --no-tags https://github.com/aaron1105/sig_2_jun.git f:/verilog_sva_gh_scraper/data/full_repos/701971013
git clone --depth 1 --no-tags https://github.com/Rohan-b02/100_Days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/701843213
git clone --depth 1 --no-tags https://github.com/v-deep/UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/701495460
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/702718012
git clone --depth 1 --no-tags https://github.com/nagamukesh/Car-Parking-management-system-project.git f:/verilog_sva_gh_scraper/data/full_repos/707223549
git clone --depth 1 --no-tags https://github.com/Shripriya-DK/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/703923609
git clone --depth 1 --no-tags https://github.com/llorenzana/EC551-Temple-Run.git f:/verilog_sva_gh_scraper/data/full_repos/704226543
git clone --depth 1 --no-tags https://github.com/QArchy/Arbitrary-Waveform-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/703602235
git clone --depth 1 --no-tags https://github.com/WiktorLidwin/FP-Doom.git f:/verilog_sva_gh_scraper/data/full_repos/705829604
git clone --depth 1 --no-tags https://github.com/smarthehe412/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/703037082
git clone --depth 1 --no-tags https://github.com/Fircube/RISCV-CPU-2023.git f:/verilog_sva_gh_scraper/data/full_repos/702096713
git clone --depth 1 --no-tags https://github.com/arunnats/cliqueFinderVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/706736987
git clone --depth 1 --no-tags https://github.com/eclipsevl/tt_um_audio_cd_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/701446244
git clone --depth 1 --no-tags https://github.com/francielekreff/picorv32-sha256-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/706328689
git clone --depth 1 --no-tags https://github.com/bane1604/VLSI-repo.git f:/verilog_sva_gh_scraper/data/full_repos/703617731
git clone --depth 1 --no-tags https://github.com/devadigapratham/ddco-proj.git f:/verilog_sva_gh_scraper/data/full_repos/706274677
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/700898759
git clone --depth 1 --no-tags https://github.com/omkarkavi/fir-filter-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/701023798
git clone --depth 1 --no-tags https://github.com/SharfEnjoyer/first-experience-cpld.git f:/verilog_sva_gh_scraper/data/full_repos/701109873
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_2_BasicGatesFromNAND.git f:/verilog_sva_gh_scraper/data/full_repos/701981163
git clone --depth 1 --no-tags https://github.com/mohamed3ssal/Single_Cycle_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/701185789
git clone --depth 1 --no-tags https://github.com/kanuar/FFVDD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/706482097
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/703223915
git clone --depth 1 --no-tags https://github.com/YunliYin/OFDM_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/701654997
git clone --depth 1 --no-tags https://github.com/zhengxiongli08/HDLBits-MySolutions.git f:/verilog_sva_gh_scraper/data/full_repos/701768612
git clone --depth 1 --no-tags https://github.com/mei-jian/GitFirstTry.git f:/verilog_sva_gh_scraper/data/full_repos/701943770
git clone --depth 1 --no-tags https://github.com/SunYujun0725/Job_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/704911137
git clone --depth 1 --no-tags https://github.com/lild4d4/caravel_user_project_mux.git f:/verilog_sva_gh_scraper/data/full_repos/703852162
git clone --depth 1 --no-tags https://github.com/kha1-ed/Single_Cycle_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/700846143
git clone --depth 1 --no-tags https://github.com/sunshine-0203/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/703124856
git clone --depth 1 --no-tags https://github.com/Mariela1051/DISPLAY.git f:/verilog_sva_gh_scraper/data/full_repos/707869765
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-chipyard.git f:/verilog_sva_gh_scraper/data/full_repos/702996024
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-42.git f:/verilog_sva_gh_scraper/data/full_repos/702600121
git clone --depth 1 --no-tags https://github.com/TINGxTING/Soc-desgin-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707097851
git clone --depth 1 --no-tags https://github.com/Alanqq9930/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707100343
git clone --depth 1 --no-tags https://github.com/Swapnil-Dubey25/Verilog_day_to_day.git f:/verilog_sva_gh_scraper/data/full_repos/706826454
git clone --depth 1 --no-tags https://github.com/alexlu0414/2023Fall-NTU-SoC-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/706991798
git clone --depth 1 --no-tags https://github.com/NCBayaras/CECS361_IanCharlesJeremy.git f:/verilog_sva_gh_scraper/data/full_repos/707481769
git clone --depth 1 --no-tags https://github.com/Wendy5755/fir_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707264854
git clone --depth 1 --no-tags https://github.com/PHANTOM-2004/Digital_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/701602640
git clone --depth 1 --no-tags https://github.com/KatCe/pyverilog_issue_125.git f:/verilog_sva_gh_scraper/data/full_repos/705341356
git clone --depth 1 --no-tags https://github.com/HrdCodr/fsm_hebbi1.git f:/verilog_sva_gh_scraper/data/full_repos/705230027
git clone --depth 1 --no-tags https://github.com/HatsuneMiku3939/wb_ssram_if.git f:/verilog_sva_gh_scraper/data/full_repos/706518149
git clone --depth 1 --no-tags https://github.com/Rakhi1408/Door_lock_System.git f:/verilog_sva_gh_scraper/data/full_repos/706320785
git clone --depth 1 --no-tags https://github.com/kevin861222/SOC_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/704795124
git clone --depth 1 --no-tags https://github.com/CaptainFaisal/CSE460-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/704804848
git clone --depth 1 --no-tags https://github.com/shirishavissom/PNR-of-an-analog-IP-2-1-analog-multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/704356243
git clone --depth 1 --no-tags https://github.com/Kulsoomgit/RV32I_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/704483061
git clone --depth 1 --no-tags https://github.com/mattvenn/tt-frequency-counter.git f:/verilog_sva_gh_scraper/data/full_repos/705177876
git clone --depth 1 --no-tags https://github.com/yihsintsai1003/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/704365838
git clone --depth 1 --no-tags https://github.com/santhu5/training_completion_project.git f:/verilog_sva_gh_scraper/data/full_repos/706117622
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/I2C_for_VESA_DDC.git f:/verilog_sva_gh_scraper/data/full_repos/706444617
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git f:/verilog_sva_gh_scraper/data/full_repos/706240634
git clone --depth 1 --no-tags https://github.com/uae-1208/FPGA_codes.git f:/verilog_sva_gh_scraper/data/full_repos/703324298
git clone --depth 1 --no-tags https://github.com/rvem/itmo-comp-arch-2023.git f:/verilog_sva_gh_scraper/data/full_repos/700949968
git clone --depth 1 --no-tags https://github.com/Wankupi/RISCV32-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/702051044
git clone --depth 1 --no-tags https://github.com/antares67/ai_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/706306086
git clone --depth 1 --no-tags https://github.com/pchar4/Sample_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/707051749
git clone --depth 1 --no-tags https://github.com/Arcadia-Y/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/701573689
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/Dadda_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/707052674
git clone --depth 1 --no-tags https://github.com/muhammadtalhasami/RTL_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/707657042
git clone --depth 1 --no-tags https://github.com/Mfatihto/Asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/700812129
git clone --depth 1 --no-tags https://github.com/Adityapatil11/32-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/700316745
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/703027222
git clone --depth 1 --no-tags https://github.com/snevindsouza/MOD_12_counter_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702482948
git clone --depth 1 --no-tags https://github.com/piyush01028/RiISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/701787456
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/703333947
git clone --depth 1 --no-tags https://github.com/KhaledSarhan01/Single-Cycle-RISC-V-Project.git f:/verilog_sva_gh_scraper/data/full_repos/706367105
git clone --depth 1 --no-tags https://github.com/SimiaoHuang/practice.git f:/verilog_sva_gh_scraper/data/full_repos/706589566
git clone --depth 1 --no-tags https://github.com/GitHub-lancel/uBlockTIScheme.git f:/verilog_sva_gh_scraper/data/full_repos/702074985
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_4_FullFromHalf.git f:/verilog_sva_gh_scraper/data/full_repos/702840427
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_3_HalfAndFullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/702833771
git clone --depth 1 --no-tags https://github.com/AbhiprayIITP/EE599_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/704365193
git clone --depth 1 --no-tags https://github.com/qqqquincy/Verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/706097690
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/706248252
git clone --depth 1 --no-tags https://github.com/mad03day/AGC.git f:/verilog_sva_gh_scraper/data/full_repos/706023531
git clone --depth 1 --no-tags https://github.com/Daniela-Makowka/Single-Cycle-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/705490815
git clone --depth 1 --no-tags https://github.com/mavi62/Rain_Alert_System.git f:/verilog_sva_gh_scraper/data/full_repos/701209052
git clone --depth 1 --no-tags https://github.com/Fernando4242/CE4304-CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/700681592
git clone --depth 1 --no-tags https://github.com/kryInit/nexys4-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/704032480
git clone --depth 1 --no-tags https://github.com/AdityaBurugu/Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/702657490
git clone --depth 1 --no-tags https://github.com/NharikaVulchi/Smart_Bin.git f:/verilog_sva_gh_scraper/data/full_repos/700172886
git clone --depth 1 --no-tags https://github.com/clorf6/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702026484
git clone --depth 1 --no-tags https://github.com/koishi-x/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/702101742
git clone --depth 1 --no-tags https://github.com/FabulousMatin/ComputerArchitecture-Course.git f:/verilog_sva_gh_scraper/data/full_repos/700912173
git clone --depth 1 --no-tags https://github.com/YURONG29/SoC_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/707262975
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_fmul.git f:/verilog_sva_gh_scraper/data/full_repos/707644326
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_full_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/707740953
git clone --depth 1 --no-tags https://github.com/kaveri307/SIPO.git f:/verilog_sva_gh_scraper/data/full_repos/707824240
git clone --depth 1 --no-tags https://github.com/FranciscaDB/PWM_MODULATOR.git f:/verilog_sva_gh_scraper/data/full_repos/707748004
git clone --depth 1 --no-tags https://github.com/ncastaneda02/vortex.git f:/verilog_sva_gh_scraper/data/full_repos/701519903
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2019Final_Image_Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/701167765
git clone --depth 1 --no-tags https://github.com/demelcjohn/Verilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/701699017
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f23/ex-finishing.git f:/verilog_sva_gh_scraper/data/full_repos/701861444
git clone --depth 1 --no-tags https://github.com/Sagarparmar04/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/700505275
git clone --depth 1 --no-tags https://github.com/Sharanya9357/verilogshit.git f:/verilog_sva_gh_scraper/data/full_repos/701226816
git clone --depth 1 --no-tags https://github.com/KingsleyHng/Asynchronous-FIFO-with-8x8-bit-Register-Depth.git f:/verilog_sva_gh_scraper/data/full_repos/701968658
