Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Tue Jan  2 12:52:23 2018
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
lenet_2set             140000            saed32hvt_ss0p95v125c
lenet_mydesign_1       70000             saed32hvt_ss0p95v125c
lenet_mydesign_0       70000             saed32hvt_ss0p95v125c
conv_top_mydesign_1    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_1      16000             saed32hvt_ss0p95v125c
conv_top_mydesign_0    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_0      16000             saed32hvt_ss0p95v125c
fsm_mydesign_1         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_1
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_1    16000             saed32hvt_ss0p95v125c
multiply_compare_mydesign_1
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_1    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_1 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_1 8000              saed32hvt_ss0p95v125c
fsm_mydesign_0         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_0
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_0    16000             saed32hvt_ss0p95v125c
multiply_compare_mydesign_0
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_0    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_0 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_0 8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
lenet_2set                              667.346 6.85e+03 1.87e+09 9.39e+03 100.0
  lenet_1 (lenet_mydesign_0)            330.534 3.41e+03 9.08e+08 4.64e+03  49.5
    fc_top (fc_top_mydesign_0)           69.540  708.932 1.47e+08  925.178   9.9
      fc_quantize (fc_quantize_mydesign_0)
                                          0.656   13.959 3.07e+06   17.688   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_0)
                                         63.216  360.993 9.57e+07  519.874   5.5
      fc_data_reg (fc_data_reg_mydesign_0)
                                          3.768  259.119 3.37e+07  296.547   3.2
      fc_controller (fc_controller_mydesign_0)
                                          1.615   74.597 1.38e+07   90.057   1.0
    conv_top (conv_top_mydesign_0)      260.886 2.70e+03 7.61e+08 3.72e+03  39.6
      quantize (quantize_mydesign_0)      5.883   27.918 1.72e+07   51.017   0.5
      multiply_compare (multiply_compare_mydesign_0)
                                        156.283  632.664 4.47e+08 1.24e+03  13.2
      data_reg (data_reg_mydesign_0)     41.487 1.32e+03 1.71e+08 1.53e+03  16.3
      conv_control (conv_control_mydesign_0)
                                         52.390  704.992 1.24e+08  881.485   9.4
      fsm (fsm_mydesign_0)                0.431    7.311 1.00e+06    8.743   0.1
  lenet_0 (lenet_mydesign_1)            342.324 3.45e+03 9.63e+08 4.75e+03  50.6
    fc_top (fc_top_mydesign_1)           69.504  708.920 1.46e+08  924.186   9.8
      fc_quantize (fc_quantize_mydesign_1)
                                          0.650   13.931 3.07e+06   17.654   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_1)
                                         63.174  360.850 9.57e+07  519.689   5.5
      fc_data_reg (fc_data_reg_mydesign_1)
                                          3.767  259.118 3.37e+07  296.545   3.2
      fc_controller (fc_controller_mydesign_1)
                                          1.628   74.770 1.29e+07   89.302   1.0
    conv_top (conv_top_mydesign_1)      272.716 2.74e+03 8.17e+08 3.83e+03  40.8
      quantize (quantize_mydesign_1)      6.243   29.963 1.87e+07   54.865   0.6
      multiply_compare (multiply_compare_mydesign_1)
                                        167.226  669.948 5.01e+08 1.34e+03  14.2
      data_reg (data_reg_mydesign_1)     41.715 1.32e+03 1.71e+08 1.54e+03  16.4
      conv_control (conv_control_mydesign_1)
                                         52.511  704.565 1.24e+08  881.273   9.4
      fsm (fsm_mydesign_1)                0.458    7.449 1.14e+06    9.043   0.1
1
