********************************************************************************
#--Copyright (C)2020 - 2021, Xilinx, Inc. All right reserved.
#--Copyright (C) 2022 - 2024, Advanced Micro Devices, Inc. All rights reserved.
#--SPDX-License-Identifier: MIT
********************************************************************************

Vivado Project Creation
	- Open Vivado 2024.1
        - Browse to ug1305-embedded-design-tutorial/vck190/pl/pl_hsdp
	- In the Tcl Console, type the following command
			/> source build.tcl
	- Vivado™ tool will recreate the provided block design and create a RTL top wrapper.
	- In the Flow Navigator pane on the left-hand side under Program and Debug, click Generate Device Image.