[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMC555IM/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nLMC555 CMOS Timer\n11Features\n1•Industry\'s Fastest Astable Frequency of3MHz\n•Available inIndustry\'s Smallest 8-Bump DSBGA\nPackage (1.43mm ×1.41mm)\n•Less Than 1mW Typical Power Dissipation at5V\nSupply\n•1.5VSupply Operating Voltage Ensured\n•Output Fully Compatible With TTL andCMOS\nLogic at5VSupply\n•Tested to−10mA, 50mAOutput Current Levels\n•Reduced Supply Current Spikes During Output\nTransitions\n•Extremely Low Reset, Trigger, andThreshold\nCurrents\n•Excellent Temperature Stability\n•Pin-for-Pin Compatible With 555Series ofTimers\n2Applications\n•Precision Timing\n•Pulse Generation\n•Sequential Timing\n•Time Delay Generation\n•Pulse Width Modulation\n•Pulse Position Modulation\n•Linear Ramp Generators3Description\nThe LMC555 device isaCMOS version ofthe\nindustry standard 555 series general-purpose timers.\nInaddition tothestandard package (SOIC, VSSSOP,\nand PDIP) theLMC555 isalso available inachip-\nsized package (8-bump DSBGA) using TI\'sDSBGA\npackage technology. The LMC555 offers thesame\ncapability ofgenerating accurate time delays and\nfrequencies astheLM555 butwith much lower power\ndissipation andsupply current spikes. When operated\nasaone-shot, thetime delay isprecisely controlled\nbyasingle external resistor and capacitor. Inthe\nastable mode theoscillation frequency andduty cycle\nareaccurately setbytwoexternal resistors and one\ncapacitor. The useofTI\'sLMCMOS process extends\nboth the frequency range and the low supply\ncapability.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMC555SOIC (8) 4.90 mm×3.91 mm\nVSSOP (8) 3.00 mm×3.00 mm\nPDIP (8) 9.81 mm×6.35 mm\nDSBGA (8) 1.43 mm×1.41 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nPulse Width Modulator Pulse Width Modulator Waveform:\nTopWaveform -Modulation\nBottom Waveform -Output Voltage\n2LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information ................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n7Parameter Measurement Information .................. 6\n8Detailed Description .............................................. 7\n8.1 Overview ................................................................... 7\n8.2 Functional Block Diagram ......................................... 7\n8.3 Feature Description ................................................... 7\n8.4 Device Functional Modes .......................................... 8\n9Application andImplementation ........................ 129.1 Application Information ............................................ 12\n9.2 Typical Application ................................................. 12\n9.3 Frequency Divider ................................................... 14\n9.4 Pulse Width Modulator ............................................ 14\n9.5 Pulse Position Modulator ........................................ 15\n9.6 50% Duty Cycle Oscillator ...................................... 16\n10Power Supply Recommendations ..................... 17\n11Layout ................................................................... 17\n11.1 Layout Guidelines ................................................. 17\n11.2 Layout Example .................................................... 17\n12Device andDocumentation Support ................. 18\n12.1 Receiving Notification ofDocumentation Updates 18\n12.2 Community Resources .......................................... 18\n12.3 Trademarks ........................................................... 18\n12.4 Electrostatic Discharge Caution ............................ 18\n12.5 Glossary ................................................................ 18\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 18\n4Revision History\nChanges from Revision L(February 2016) toRevision M Page\n•Changed order ofFeatures list.............................................................................................................................................. 1\n•Changed stable toastable -typo. .......................................................................................................................................... 1\n•Changed stable toastable -typo. .......................................................................................................................................... 7\n•Changed beings tobegins typo. ............................................................................................................................................. 8\n•Changed typo LM555 toLMC555. ...................................................................................................................................... 12\n•Changed typo LM555 toLMC555. ...................................................................................................................................... 12\n•Added additional applications. ............................................................................................................................................. 14\nChanges from Revision K(January 2015) toRevision L Page\n•Changed typo -temp range from 185to85.......................................................................................................................... 4\nChanges from Revision J(March 2013) toRevision K Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision I(March 2013) toRevision J Page\n•Changed layout ofNational Semiconductor Data Sheet toTIformat ................................................................................. 17\n3LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nD,DGK, andPPackages\n8-Pin SOIC, VSSOP, andPDIP\n(Top View)YPB Package\n8-Pin DSBGA\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION SOIC, VSSOP, and\nPDIP NO.DSBGA NO. NAME\n1 A3 GND O Ground reference voltage\n2 B3 Trigger I Responsible fortransition oftheflip-flop from settoreset. The output ofthe\ntimer depends ontheamplitude oftheexternal trigger pulse applied tothispin\n3 C3 Output O Output driven waveform\n4 C2 Reset I Negative pulse applied tothispintodisable orreset thetimer. When notused\nforreset purposes, itshould beconnected toVCC toavoid false triggering\n5 C1 Control\nVoltageI Control voltage controls thethreshold andtrigger levels. Itdetermines thepulse\nwidth oftheoutput waveform. Anexternal voltage applied tothispincanalso\nbeused tomodulate theoutput waveform\n6 B1 Threshold I Compares thevoltage applied totheterminal with areference voltage of2/3\nVcc. The amplitude ofvoltage applied tothisterminal isresponsible fortheset\nstate oftheflip-flop.\n7 A1 Discharge I Open collector output which discharges acapacitor between intervals (inphase\nwith output). Ittoggles theoutput from high tolowwhen voltage reaches 2/3of\nthesupply voltage\n8 A2 V+I Supply voltage with respect toGND\n4LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) See AN-1112 (SNVA009 )forDSBGA considerations.\n(3) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/Distributors foravailability andspecifications.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating free-air temperature range, unless otherwise noted.(1)(2)(3)\nMIN MAX UNIT\nVoltageSupply 15 V\nInput –0.3 (V+) +0.3 V\nOutput 15 V\nCurent Output 100 mA\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nTemperature RangeLMC555IM −40 125 °C\nLMC555CM/MM/N/TP −40 85 °C\nMaximum Allowable Power Dissipation\nat25°CPDIP-8 1126 mW\nSOIC-8 740 mW\nVSSOP-8 555 mW\n8-bump DSBGA 568 mW\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)LMC555\nUNIT SOIC VSSOP PDIP 8-BUMP DSBGA\n8PINS 8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 169 225 111 220 °C/W\n5LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated(1) Allvoltages aremeasured with respect totheground pin,unless otherwise specified.\n(2) IftheRESET pinistobeused attemperatures of−20°Candbelow VSisrequired tobe2.0Vorgreater.6.5 Electrical Characteristics\nTest Circuit, T=25°C,allswitches open, RESET toVSunless otherwise noted(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIS Supply Current VS=1.5V\nVS=5V\nVS=12V50\n100\n150150\n250\n400µA\nVCTRL Control Voltage VS=1.5V\nVS=5V\nVS=12V0.8\n2.9\n7.41.0\n3.3\n8.01.2\n3.8\n8.6V\nVDIS Discharge Saturation Voltage VS=1.5V,IDIS=1mA\nVS=5V,IDIS=10mA75\n150150\n300mV\nVOL Output Voltage (Low) VS=1.5V,IO=1mA\nVS=5V,IO=8mA\nVS=12V,IO=50mA0.2\n0.3\n1.00.4\n0.6\n2.0V\nVOH Output Voltage\n(High)VS=1.5V,IO=−0.25 mA\nVS=5V,IO=−2mA\nVS=12V,IO=−10mA1.0\n4.4\n10.51.25\n4.7\n11.3V\nVTRIG Trigger Voltage VS=1.5V\nVS=12V0.4\n3.70.5\n4.00.6\n4.3V\nITRIG Trigger Current VS=5V 10 pA\nVRES Reset Voltage VS=1.5V(2)\nVS=12V0.4\n0.40.7\n0.751.0\n1.1V\nIRES Reset Current VS=5V 10 pA\nITHRESH Threshold Current VS=5V 10 pA\nIDIS Discharge Leakage VS=12V 1.0 100 nA\nt Timing Accuracy SW2,4Closed\nVS=1.5V\nVS=5V\nVS=12V0.9\n1.0\n1.01.1\n1.1\n1.11.25\n1.20\n1.25ms\nΔt/ΔVS Timing Shift with Supply VS=5V±1V 0.3% V\nΔt/ΔT Timing Shift with Temperature VS=5V 75 ppm/ °C\nfA Astable Frequency SW1,3Closed, VS=12V 4.0 4.8 5.6 kHz\nfMAX Maximum Frequency Max. Freq. Test Circuit, VS=5V 3.0 MHz\ntR,tF Output Rise and\nFallTimesMax. Freq. Test Circuit\nVS=5V,CL=10pF15 ns\ntPD Trigger Propagation Delay VS=5V,Measure Delay\nfrom Trigger toOutput100 ns\n6LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated7Parameter Measurement Information\nFordevice pinout, seePinConfiguration andFunctions .\nFigure 1.Test CircuitFordevice pinout, seePinConfiguration andFunctions .\nFigure 2.Maximum Frequency Test Circuit\n7LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe LMC555 isaCMOS version oftheindustry standard 555 series general-purpose timers. Inaddition tothe\nstandard package (SOIC, VSSSOP, and PDIP) theLMC555 isalso available inachip-sized package (8-bump\nDSBGA) using TI’sDSBGA package technology. The LMC555 offers thesame capability ofgenerating accurate\ntime delays and frequencies astheLM555 butwith much lower power dissipation and supply current spikes.\nWhen operated asaone-shot, thetime delay isprecisely controlled byasingle external resistor andcapacitor. In\ntheastable mode, theoscillation frequency and duty cycle areaccurately setbytwoexternal resistors and one\ncapacitor. The use ofTI’sLMCMOS process extends both thefrequency range and thelowsupply capability.\nThe LMC555 isavailable inan8-pin PDIP, SOIC, VSSOP, and8-bump DSBGA package.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Low-Power Dissipation\nThe LMC555 offers thesame capability ofgenerating accurate time delays and frequencies astheLM555 but\nwith much lower power dissipation. Apower dissipation ofless than 0.2mW can beachieved with a1.5-V\noperating supply voltage and less than 1mW with a5-Voperating supply voltage. The use ofTI’sLMCMOS\nprocess allows this low supply current and voltage capability. Reduced supply current spikes during output\ntransitions andextremely lowreset, trigger andthreshold currents also provide lowpower dissipation advantages\nwith theLMC555.\n8LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Various Packages andCompatibility\nThere arevarious packages available foruseoftheLMC555. Inaddition tothestandard package (8-pin SOIC,\nVSSOP, and PDIP, theLMC555 isalso available inachip-sized package (8-bump DSBGA). The PDIP, SOIC,\nand VSSOP packages for the LMC555 are pin-for-pin compatible with the 555 series oftimers\n(NE555/SE555/LM555) allowing flexibility indesign and unnecessary modifications toPCB schematics and\nlayouts.\n8.3.3 Operates inBoth Astable andMonostable Mode\nThe LMC555 canoperate inboth astable andmonostable mode depending ontheapplication requirements.\n•Monostable mode: The LMC555 timer acts asa“one-shot ”pulse generator. The pulse begins when the\nLMC555 timer receives asignal atthetrigger input that falls below a1/3ofthevoltage supply. The width of\ntheoutput pulse isdetermined bythetime constant ofanRCnetwork. The output pulse ends when the\nvoltage onthecapacitor equals 2/3ofthesupply voltage. The output pulse width can beextended or\nshortened depending ontheapplication byadjusting theRandCvalues.\n•Astable (free-running) mode: The LMC555 timer can operate asanoscillator and puts outacontinuous\nstream ofrectangular pulses having aspecified frequency. The frequency ofthepulse stream depends onthe\nvalues ofRA,RB,andC.\n8.4 Device Functional Modes\n8.4.1 Monostable Operation\nInthismode ofoperation, thetimer functions asaone-shot (Figure 3).The external capacitor isinitially held\ndischarged byinternal circuitry. Upon application ofanegative trigger pulse ofless than 1/3VStotheTrigger\nterminal, theflip-flop issetwhich both releases theshort circuit across thecapacitor anddrives theoutput high.\nFigure 3.Monostable (One-Shot)\nThe voltage across thecapacitor then increases exponentially foraperiod oftH=1.1RAC,which isalso thetime\nthat theoutput stays high, attheend ofwhich time thevoltage equals 2/3VS.The comparator then resets the\nflip-flop which inturn discharges thecapacitor and drives theoutput toitslow state. Figure 4shows the\nwaveforms generated inthismode ofoperation. Because thecharge and thethreshold level ofthecomparator\nareboth directly proportional tosupply voltage, thetiming internal isindependent ofsupply.\n9LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nVCC=5V Top Trace: Input 5V/Div.\nTIME =0.1ms/Div. Middle Trace: Output 5V/Div.\nRA=9.1kΩ Bottom Trace: Capacitor Voltage 2V/Div.\nC=0.01 µF\nFigure 4.Monostable Waveforms\nReset overrides Trigger, which can override threshold. Therefore thetrigger pulse must beshorter than the\ndesired tH.The minimum pulse width fortheTrigger is20ns,and itis400 nsfortheReset. During thetiming\ncycle when theoutput ishigh, thefurther application ofatrigger pulse willnoteffect thecircuit solong asthe\ntrigger input isreturned high atleast 10µsbefore theendofthetiming interval. However thecircuit canbereset\nduring thistime bytheapplication ofanegative pulse tothereset terminal. The output willthen remain inthelow\nstate until atrigger pulse isagain applied.\nWhen thereset function isnotuse, itisrecommended thatitbeconnected toV+toavoid anypossibility offalse\ntriggering. Figure 5isanomograph foreasy determination ofRCvalues forvarious time delays.\nNOTE\nInmonstable operation, thetrigger should bedriven high before theendoftiming cycle.\nFigure 5.Time Delay\nRA + 2RBRBD = \n10LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n8.4.2 Astable Operation\nIfthecircuit isconnected asshown inFigure 6(Trigger and Threshold terminals connected together) itwill\ntrigger itself and free runasamultivibrator. The external capacitor charges through RA+RBand discharges\nthrough RB.Thus theduty cycle may beprecisely setbytheratio ofthese tworesistors.\nFigure 6.Astable (Variable Duty Cycle Oscillator)\nInthismode ofoperation, thecapacitor charges and discharges between 1/3VSand 2/3VS.Asinthetriggered\nmode, thecharge anddischarge times, andtherefore thefrequency areindependent ofthesupply voltage.\nFigure 7shows thewaveform generated inthismode ofoperation.\nVCC=5V Top Trace: Output 5V/Div.\nTIME =20µs/Div. Bottom Trace: Capacitor Voltage 1V/Div.\nRA=3.9kΩ\nRB=9kΩ\nC=0.01 µF\nFigure 7.Astable Waveforms\nThe charge time (output high) isgiven by\nt1=0.693 (RA+RB)C (1)\nAnd thedischarge time (output low) by:\nt2=0.693 (RB)C (2)\nThus thetotal period is:\nT=t1+t2=0.693 (RA+2RB)C (3)\nThe frequency ofoscillation is:\n(4)\nFigure 8may beused forquick determination ofthese RCValues. The duty cycle, asafraction oftotal period\nthattheoutput islow, is:\n(5)\n11LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 8.Free-Running Frequency\n12LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe LMC555 timer can beused avarious configurations, butthemost commonly used configuration isin\nmonostable mode. Atypical application fortheLMC555 timer inmonostable mode istoturn onanLED fora\nspecific time duration. Apushbutton isused asthetrigger tooutput ahigh pulse when trigger pinispulsed low.\nThis simple application canbemodified tofitanyapplication requirement.\n9.2 Typical Application\nFigure 9shows theschematic oftheLM555 thatflashes anLED inmonostable mode.\nFigure 9.Schematic ofMonostable Mode toFlash anLED\n9.2.1 Design Requirements\nThe main design requirement forthisapplication requires calculating theduration oftime forwhich theoutput\nstays high. The duration oftime isdependent ontheRandCvalues (asshown inmonostable figure) andcanbe\ncalculated by:t=1.1*R*C seconds.\nt=1.1×R×C (6)\n13LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedTypical Application (continued)\n9.2.2 Detailed Design Procedure\nToallow theLED toflash onforanoticeable amount oftime, a5-second time delay was chosen forthis\napplication. Byusing theequation:\nt=1.1×R×Cseconds\nwhere\n•RCequals 4.545 (7)\nIfRischosen as100kΩ,C=45.4 µF.The values ofR=100kΩandC=47µFwas chosen based onstandard\nvalues ofresistors andcapacitors.\nAmomentary push button switch connected toground isconnected tothetrigger input with a10-kΩcurrent\nlimiting resistor pulluptothesupply voltage. When thepush button ispressed, thetrigger pingoes toGND. An\nLED isconnected totheoutput pinwith acurrent limiting resistor inseries from theoutput oftheLMC555 to\nGND. The reset pinisnotused andwas connected tothesupply voltage.\n9.2.3 Application Curve\nThe data shown inFigure 10was collected with thecircuit used inthetypical applications section. The LM555\nwas configured inthemonostable mode with atime delay of5.17 s.The waveforms correspond to:\n•Top Waveform (Blue) –Capacitor voltage\n•Middle Waveform (Purple) –Trigger\n•Bottom Waveform (Green) –Output\nAsthetrigger pinpulses low, thecapacitor voltage starts charging andtheoutput goes high. The output goes low\nassoon asthecapacitor voltage reaches 2/3ofthesupply voltage, which isthetime delay setbytheRand C\nvalue. Forthisexample, thetime delay is5.17 seconds.\nFigure 10.Trigger, Capacitor Voltage, andOutput Waveforms inMonostable Mode\n14LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated9.3 Frequency Divider\nThe monostable circuit ofFigure 11can beused asafrequency divider byadjusting thelength ofthetiming\ncycle. Figure 12shows thewaveforms generated inadivide bythree circuit.\nFigure 11.Monostable (One-Shot)\n9.3.1 Design Requirements\nDesign afrequency divider byadjusting thelength ofthetiming cycle.\n9.3.2 Application Curve\nFigure 12.Frequency Divider Waveforms\n9.4 Pulse Width Modulator\nWhen thetimer isconnected inthemonostable mode and triggered with acontinuous pulse train, theoutput\npulse width canbemodulated byasignal applied tothecontrol voltage terminal. Figure 13shows thecircuit, and\ninFigure 14aresome waveform examples.\nFigure 13.Pulse Width Modulator\n9.4.1 Design Requirements\nModulator theoutput pulse width bythesignal applied tothecontrol voltage terminal.\n15LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments IncorporatedPulse Width Modulator (continued)\n9.4.2 Application Curve\nFigure 14.Pulse Width Modulator Waveforms\n9.5 Pulse Position Modulator\nThis application uses thetimer connected forastable operation, asinFigure 15,with amodulating signal again\napplied tothecontrol voltage terminal. The pulse position varies with themodulating signal, since thethreshold\nvoltage and hence thetime delay isvaried. Figure 16shows thewaveforms generated foratriangle wave\nmodulation signal.\nFigure 15.Pulse Position Modulator\n9.5.1 Design Requirements\nUsing astable operation vary thepulse position with amodulating signal applied tothecontrol voltage terminal.\n9.5.2 Application Curve\nFigure 16.Pulse Position Modulator Waveforms\n16LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated9.6 50% Duty Cycle Oscillator\nThe frequency ofoscillation is:\nf=1/(1.4 RCC) (8)\nFigure 17.50% Duty Cycle Oscillator\n9.6.1 Design Requirements\nAnoscillator with a50% duty cycle output.\n17LMC555\nwww.ti.com SNAS558M –FEBRUARY 2000 –REVISED JULY 2016\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nThe LM555 requires avoltage supply within 1.5Vto15V.Adequate power supply bypassing isnecessary to\nprotect associated circuitry. Minimum recommended is0.1μFinparallel with 1-μFelectrolytic. Place thebypass\ncapacitors asclose aspossible totheLM555 andminimize thetrace length.\n11Layout\n11.1 Layout Guidelines\nStandard PCB rules apply torouting theLMC555. The 0.1µFinparallel with a1-µFelectrolytic capacitor should\nbeasclose aspossible totheLMC555. The capacitor used forthetime delay should also beplaced asclose to\nthedischarge pin.Aground plane onthebottom layer canbeused toprovide better noise immunity and signal\nintegrity.\n11.2 Layout Example\nThe figure below isthebasic layout forvarious applications.\n•C1–based ontime delay calculations\n•C2–0.01 µFbypass capacitor forcontrol voltage pin\n•C3–0.1µFbypass ceramic capacitor\n•C4–1-µFelectrolytic bypass capacitor\n•R1–based ontime delay calculations\n•U1–LMC555\nFigure 18.PCB Layout\n18LMC555\nSNAS558M –FEBRUARY 2000 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMC555Submit Documentation Feedback Copyright ©2000 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 27-May-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMC555CM NRND SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC\n555CM\nLMC555CM/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC\n555CMSamples\nLMC555CMM NRND VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 ZC5\nLMC555CMM/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 ZC5Samples\nLMC555CMMX NRND VSSOP DGK 83500 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 ZC5\nLMC555CMMX/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 ZC5Samples\nLMC555CMX NRND SOIC D82500 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC\n555CM\nLMC555CMX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC\n555CMSamples\nLMC555CN/NOPB ACTIVE PDIP P840RoHS & Green NIPDAU Level-1-NA-UNLIM -40 to 85 LMC\n555CNSamples\nLMC555CTP/NOPB ACTIVE DSBGA YPB 8250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 F\n02Samples\nLMC555CTPX/NOPB ACTIVE DSBGA YPB 83000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 F\n02Samples\nLMC555IM/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LMC\n555IMSamples\nLMC555IMX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LMC\n555IMSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 27-May-2022\n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMC555CMM VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLMC555CMM/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLMC555CMMX VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLMC555CMMX/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLMC555CMX SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMC555CMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMC555CTP/NOPB DSBGA YPB 8250 178.0 8.41.51.50.664.08.0 Q1\nLMC555CTPX/NOPB DSBGA YPB 83000 178.0 8.41.51.50.664.08.0 Q1\nLMC555IMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Feb-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMC555CMM VSSOP DGK 81000 208.0 191.0 35.0\nLMC555CMM/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLMC555CMMX VSSOP DGK 83500 367.0 367.0 35.0\nLMC555CMMX/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLMC555CMX SOIC D 82500 367.0 367.0 35.0\nLMC555CMX/NOPB SOIC D 82500 367.0 367.0 35.0\nLMC555CTP/NOPB DSBGA YPB 8250 208.0 191.0 35.0\nLMC555CTPX/NOPB DSBGA YPB 83000 208.0 191.0 35.0\nLMC555IMX/NOPB SOIC D 82500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Feb-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMC555CM D SOIC 8 95 495 8 4064 3.05\nLMC555CM D SOIC 8 95 495 8 4064 3.05\nLMC555CM/NOPB D SOIC 8 95 495 8 4064 3.05\nLMC555CN/NOPB P PDIP 8 40 502 14 11938 4.32\nLMC555IM/NOPB D SOIC 8 95 495 8 4064 3.05PACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Feb-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC0.575 MAX\n0.15\n0.11\n1\nTYP1\nTYP\n8X 0.180.160.5\nTYP\n0.5\nTYPB EA\nD\n4215100/B   07/2016DSBGA - 0.575 mm max height YPB0008\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.SYMM\nSYMMBALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.05 C\n1 2\n0.015 C A BABC\n3SCALE  9.000\nD: Max = \nE: Max = 1.464 mm, Min = \n1.438 mm, Min = 1.403 mm\n1.377 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n8X ( 0.16)\n(0.16)\nMETAL0.05 MAX\nSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASK\n(0.16)\nSOLDER MASKOPENING0.05 MIN(0.5) TYP(0.5)\nTYP\n4215100/B   07/2016DSBGA - 0.575 mm max height YPB0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009). SOLDER MASK DETAILS\nNOT TO SCALE1 2\nA\nBSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40XC3\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X ( 0.3)(R0.05) TYP\nMETAL\nTYP(0.5) TYP(0.5) TYP\n4215100/B   07/2016DSBGA - 0.575 mm max height YPB0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.1 2\nA\nB\nC3\nSYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125mm THICK STENCIL\nSCALE:50X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMC555IM/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage: 1.5V to 15V
  - Absolute Maximum Voltage: 15V
- **Current Ratings:**
  - Output Current: 100 mA (maximum)
- **Power Consumption:**
  - Typical Power Dissipation: < 1 mW at 5V supply
- **Operating Temperature Range:**
  - -40°C to 125°C
- **Package Type:**
  - SOIC (8-pin)
- **Special Features:**
  - Fastest astable frequency of 3 MHz
  - Low power dissipation and supply current spikes
  - Pin-for-pin compatible with the 555 series of timers
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The LMC555 is a CMOS version of the classic 555 timer, designed for general-purpose timing applications. It is capable of generating precise time delays and frequencies with significantly lower power consumption compared to its bipolar counterparts. The device can operate in both monostable and astable modes, making it versatile for various timing and pulse generation applications.

#### Typical Applications:
- **Precision Timing:** Used in applications requiring accurate time delays.
- **Pulse Generation:** Generates pulses for various control applications.
- **Sequential Timing:** Can be used in circuits that require timed sequences.
- **Time Delay Generation:** Ideal for applications where a delay is needed before an action occurs.
- **Pulse Width Modulation (PWM):** Used in motor control and signal modulation.
- **Pulse Position Modulation:** Useful in communication systems.
- **Linear Ramp Generators:** Can generate linear voltage ramps for analog applications.

The LMC555 is suitable for a wide range of applications in consumer electronics, automotive systems, and industrial controls, where low power consumption and high performance are critical.