do_bootm_linux
====libfdt fdt_valid======0000000083200000===d00dfeed===
/ {
	model = "Freescale i.MX8QXP MEK";
	compatible = "fsl,imx8qxp-mek", "fsl,imx8qxp";
	interrupt-parent = <0x00000001>;
	#address-cells = <0x00000002>;
	#size-cells = <0x00000002>;
	cpus {
		#address-cells = <0x00000002>;
		#size-cells = <0x00000000>;
		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000000>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			operating-points = <0x00124f80 0x00000000 0x000dbba0 0x00000000>;
			clocks = <0x00000003 0x00000149>;
			clock-latency = <0x0000ee6c>;
			#cooling-cells = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000006>;
			phandle = <0x00000006>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000001>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000007>;
			phandle = <0x00000007>;
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000002>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000008>;
			phandle = <0x00000008>;
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000003>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000009>;
			phandle = <0x00000009>;
		};
		l2-cache0 {
			compatible = "cache";
			linux,phandle = <0x00000002>;
			phandle = <0x00000002>;
		};
		idle-states {
			entry-method = "psci";
			cpu-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <0x000001f4>;
				exit-latency-us = <0x000001f4>;
				min-residency-us = <0x00001388>;
			};
			cluster-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010033>;
				local-timer-stop;
				entry-latency-us = <0x000001f4>;
				exit-latency-us = <0x000008fc>;
				min-residency-us = <0x000036b0>;
			};
		};
		energy-costs {
			core-cost-a35 {
				busy-cost-data = <0x00000355 0x00000657 0x00000400 0x00000934>;
				idle-cost-data = <0x0000005e 0x00000000>;
				linux,phandle = <0x00000004>;
				phandle = <0x00000004>;
			};
			cluster-cost-a35 {
				busy-cost-data = <0x00000355 0x00000854 0x00000400 0x00000c17>;
				idle-cost-data = <0x0000040d 0x0000040d>;
				linux,phandle = <0x00000005>;
				phandle = <0x00000005>;
			};
		};
	};
	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x00000001 0x00000007 0x00003f04>;
		interrupt-affinity = <0x00000006 0x00000007 0x00000008 0x00000009>;
	};
	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
		cpu_suspend = <0xc4000001>;
		cpu_off = <0xc4000002>;
		cpu_on = <0xc4000003>;
	};
	aliases {
		csi0 = "/vehicle_rpmsg_m4/camera/csi@58227000";
		dpu0 = "/vehicle_rpmsg_m4/dpu@56180000";
		ethernet0 = "/ethernet@5b040000";
		ethernet1 = "/ethernet@5b050000";
		dsi_phy0 = "/vehicle_rpmsg_m4/dsi_phy@56228300";
		dsi_phy1 = "/vehicle_rpmsg_m4/dsi_phy@56248300";
		mipi_dsi0 = "/vehicle_rpmsg_m4/mipi_dsi@56228000";
		mipi_dsi1 = "/vehicle_rpmsg_m4/mipi_dsi@56248000";
		ldb0 = "/vehicle_rpmsg_m4/ldb@562210e0";
		ldb1 = "/vehicle_rpmsg_m4/ldb@562410e0";
		isi0 = "/vehicle_rpmsg_m4/camera/isi@58100000";
		isi1 = "/vehicle_rpmsg_m4/camera/isi@58110000";
		isi2 = "/vehicle_rpmsg_m4/camera/isi@58120000";
		isi3 = "/vehicle_rpmsg_m4/camera/isi@58130000";
		isi4 = "/vehicle_rpmsg_m4/camera/isi@58140000";
		isi5 = "/vehicle_rpmsg_m4/camera/isi@58150000";
		isi6 = "/vehicle_rpmsg_m4/camera/isi@58160000";
		isi7 = "/vehicle_rpmsg_m4/camera/isi@58170000";
		serial0 = "/serial@5a060000";
		serial1 = "/serial@5a070000";
		serial2 = "/serial@5a080000";
		serial3 = "/serial@5a090000";
		mmc0 = "/usdhc@5b010000";
		mmc1 = "/usdhc@5b020000";
		mmc2 = "/usdhc@5b030000";
		can0 = "/can@5a8d0000";
		can1 = "/can@5a8e0000";
		can2 = "/can@5a8f0000";
		i2c1 = "/i2c-rpbus-1";
		i2c5 = "/i2c-rpbus-5";
		i2c12 = "/i2c-rpbus-12";
		i2c13 = "/i2c-rpbus-13";
		i2c14 = "/i2c-rpbus-14";
		i2c15 = "/i2c-rpbus-15";
	};
	memory@80000000 {
		device_type = "memory";
		reg = <0x00000000 0x80000000 0x00000000 0x40000000>;
	};
	reserved-memory {
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		decoder_boot@0x84000000 {
			no-map;
			reg = <0x00000000 0x84000000 0x00000000 0x02000000>;
			linux,phandle = <0x000000e8>;
			phandle = <0x000000e8>;
		};
		encoder_boot@0x86000000 {
			no-map;
			reg = <0x00000000 0x86000000 0x00000000 0x00200000>;
			linux,phandle = <0x000000ea>;
			phandle = <0x000000ea>;
		};
		rpmsg@0x90000000 {
			no-map;
			reg = <0x00000000 0x90000000 0x00000000 0x00400000>;
			linux,phandle = <0x000000e4>;
			phandle = <0x000000e4>;
		};
		rpmsg_dma@0x90400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00000000 0x90400000 0x00000000 0x00800000>;
			linux,phandle = <0x000000ef>;
			phandle = <0x000000ef>;
		};
		decoder_rpc@0x92000000 {
			no-map;
			reg = <0x00000000 0x92000000 0x00000000 0x00200000>;
			linux,phandle = <0x000000e9>;
			phandle = <0x000000e9>;
		};
		encoder_rpc@0x92200000 {
			no-map;
			reg = <0x00000000 0x92200000 0x00000000 0x00200000>;
			linux,phandle = <0x000000eb>;
			phandle = <0x000000eb>;
		};
		dsp@0x92400000 {
			no-map;
			reg = <0x00000000 0x92400000 0x00000000 0x02000000>;
			linux,phandle = <0x000000dc>;
			phandle = <0x000000dc>;
		};
		encoder_reserved@0x94400000 {
			no-map;
			reg = <0x00000000 0x94400000 0x00000000 0x00800000>;
			linux,phandle = <0x000000ec>;
			phandle = <0x000000ec>;
		};
		imx_ion@0 {
			compatible = "imx-ion-pool";
			reg = <0x00000000 0xf8000000 0x00000000 0x08000000>;
			status = "disabled";
		};
	};
	interrupt-controller@51a00000 {
		compatible = "arm,gic-v3";
		reg = <0x00000000 0x51a00000 0x00000000 0x00010000 0x00000000 0x51b00000 0x00000000 0x000c0000>;
		#interrupt-cells = <0x00000003>;
		interrupt-controller;
		interrupts = <0x00000001 0x00000009 0x00003f04>;
		interrupt-parent = <0x00000001>;
		linux,phandle = <0x00000001>;
		phandle = <0x00000001>;
	};
	mu@5d1c0000 {
		compatible = "fsl,imx8-mu";
		reg = <0x00000000 0x5d1c0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000b1 0x00000004>;
		interrupt-parent = <0x00000001>;
		fsl,scu_ap_mu_id = <0x00000000>;
		status = "okay";
	};
	mu13@5d280000 {
		compatible = "fsl,imx8-mu-dsp";
		reg = <0x00000000 0x5d280000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000c0 0x00000004>;
		fsl,dsp_ap_mu_id = <0x0000000d>;
		status = "okay";
	};
	mu_m4@37440000 {
		compatible = "fsl,imx8-mu0-vpu-m4";
		reg = <0x00000000 0x37440000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000010 0x00000004>;
		fsl,vpu_ap_mu_id = <0x0000000f>;
		status = "okay";
	};
	mu_m0@2d000000 {
		compatible = "fsl,imx8-mu0-vpu-m0";
		reg = <0x00000000 0x2d000000 0x00000000 0x00020000>;
		interrupts = <0x00000000 0x000001d5 0x00000004>;
		fsl,vpu_ap_mu_id = <0x00000010>;
		status = "okay";
	};
	mu1_m0@2d020000 {
		compatible = "fsl,imx8-mu1-vpu-m0";
		reg = <0x00000000 0x2d020000 0x00000000 0x00020000>;
		interrupts = <0x00000000 0x000001d6 0x00000004>;
		fsl,vpu_ap_mu_id = <0x00000011>;
		status = "okay";
	};
	clk {
		compatible = "fsl,imx8qxp-clk";
		#clock-cells = <0x00000001>;
		linux,phandle = <0x00000003>;
		phandle = <0x00000003>;
	};
	iomuxc {
		compatible = "fsl,imx8qxp-iomuxc";
		pinctrl-names = "default";
		pinctrl-0 = <0x0000000a>;
		imx8qxp-mek {
			hoggrp {
				fsl,pins = <0x0000004c 0x00000000 0x0600004c 0x00000044 0x00000000 0x000514a0>;
				linux,phandle = <0x0000000a>;
				phandle = <0x0000000a>;
			};
			csi0lpi2c0grp {
				fsl,pins = <0x00000098 0x00000000 0xc2000020 0x00000099 0x00000000 0xc2000020>;
				linux,phandle = <0x0000000f>;
				phandle = <0x0000000f>;
			};
			esai0grp {
				fsl,pins = * 0x000000008320159c [0x00000078];
				linux,phandle = <0x000000df>;
				phandle = <0x000000df>;
			};
			lpuart0grp {
				fsl,pins = <0x0000006f 0x00000000 0x06000020 0x00000070 0x00000000 0x06000020>;
				linux,phandle = <0x000000b9>;
				phandle = <0x000000b9>;
			};
			lpuart1grp {
				fsl,pins = <0x0000004d 0x00000000 0x06000020 0x0000004e 0x00000000 0x06000020 0x0000004f 0x00000000 0x06000020 0x00000050 0x00000000 0x06000020>;
				linux,phandle = <0x000000bc>;
				phandle = <0x000000bc>;
			};
			lpuart2grp {
				fsl,pins = <0x00000071 0x00000000 0x06000020 0x00000072 0x00000000 0x06000020>;
				linux,phandle = <0x000000be>;
				phandle = <0x000000be>;
			};
			lpuart3grp {
				fsl,pins = <0x0000006e 0x00000002 0x06000020 0x0000006d 0x00000002 0x06000020>;
				linux,phandle = <0x000000c0>;
				phandle = <0x000000c0>;
			};
			cm40i2cgrp {
				fsl,pins = <0x00000063 0x00000001 0x0600004c 0x00000064 0x00000001 0x0600004c>;
			};
			lpi2cgrp {
				fsl,pins = <0x0000007a 0x00000001 0x06000020 0x0000007b 0x00000001 0x06000020>;
				linux,phandle = <0x0000009c>;
				phandle = <0x0000009c>;
			};
			lpspi2grp {
				fsl,pins = <0x0000005c 0x00000000 0x0600004c 0x0000005a 0x00000000 0x0600004c 0x0000005b 0x00000000 0x0600004c 0x00000059 0x00000000 0x06000021>;
				linux,phandle = <0x000000b6>;
				phandle = <0x000000b6>;
			};
			sai0grp {
				fsl,pins = <0x00000054 0x00000000 0x0600004c 0x00000053 0x00000000 0x0600004c 0x00000055 0x00000000 0x0600004c 0x00000052 0x00000000 0x0600006c>;
				linux,phandle = <0x000000c3>;
				phandle = <0x000000c3>;
			};
			sai1grp {
				fsl,pins = <0x00000056 0x00000000 0x06000040 0x00000057 0x00000001 0x06000040 0x00000058 0x00000001 0x06000040 0x00000060 0x00000002 0x06000060>;
				linux,phandle = <0x000000c5>;
				phandle = <0x000000c5>;
			};
			sai2grp {
				fsl,pins = <0x0000006a 0x00000001 0x06000040 0x00000069 0x00000001 0x06000040 0x0000006b 0x00000001 0x06000040>;
				linux,phandle = <0x000000c7>;
				phandle = <0x000000c7>;
			};
			usdhc1grp {
				fsl,pins = * 0x0000000083201a04 [0x00000084];
				linux,phandle = <0x000000d1>;
				phandle = <0x000000d1>;
			};
			usdhc1grp100mhz {
				fsl,pins = * 0x0000000083201acc [0x00000084];
				linux,phandle = <0x000000d2>;
				phandle = <0x000000d2>;
			};
			usdhc1grp200mhz {
				fsl,pins = * 0x0000000083201b94 [0x00000084];
				linux,phandle = <0x000000d3>;
				phandle = <0x000000d3>;
			};
			usdhc2grp {
				fsl,pins = * 0x0000000083201c58 [0x00000048];
				linux,phandle = <0x000000d5>;
				phandle = <0x000000d5>;
			};
			pcieagrp {
				fsl,pins = <0x00000000 0x00000004 0x06000021 0x00000001 0x00000004 0x06000021 0x00000002 0x00000004 0x04000021>;
			};
			mipicsi0gpiogrp {
				fsl,pins = <0x0000009b 0x00000000 0x00000021 0x0000009a 0x00000000 0x00000021>;
			};
			gpio3grp {
				fsl,pins = * 0x0000000083201d60 [0x00000054];
				linux,phandle = <0x000000ac>;
				phandle = <0x000000ac>;
			};
			wifigrp {
				fsl,pins = <0x00000087 0x00000003 0x00000020>;
				linux,phandle = <0x000000f4>;
				phandle = <0x000000f4>;
			};
			wifi_initgrp {
				fsl,pins = <0x00000087 0x00000000 0x00000020>;
				linux,phandle = <0x000000f3>;
				phandle = <0x000000f3>;
			};
			parallelcsigrp {
				fsl,pins = * 0x0000000083201e90 [0x000000a8];
			};
			codecgrp {
				fsl,pins = <0x00000095 0x00000004 0x04000021>;
			};
		};
	};
	vehicle_core {
		compatible = "nxp,imx-vehicle";
		status = "okay";
	};
	vehicle_rpmsg_m4 {
		compatible = "nxp,imx-vehicle-m4";
		status = "okay";
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		clk1 {
			compatible = "fsl,imx8qxp-post-clk";
			#clock-cells = <0x00000001>;
			linux,phandle = <0x0000000d>;
			phandle = <0x0000000d>;
		};
		irqsteer@58220000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x58220000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x00000140 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x00000003 0x00000000>;
			clock-names = "ipg";
			power-domains = <0x0000000b>;
			linux,phandle = <0x0000000c>;
			phandle = <0x0000000c>;
		};
		i2c@58226000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x58226000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000000c>;
			clocks = <0x0000000d 0x00000139 0x0000000d 0x00000138>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x00000139>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x0000000e>;
			clock-frequency = <0x000f4240>;
			pinctrl-names = "default";
			pinctrl-0 = <0x0000000f>;
			status = "okay";
			max9286_mipi@6A {
				compatible = "maxim,max9286_mipi";
				reg = <0x0000006a>;
				clocks = <0x00000003 0x00000000>;
				clock-names = "capture_mclk";
				mclk = <0x019bfcc0>;
				mclk_source = <0x00000000>;
				pwn-gpios = <0x00000010 0x00000007 0x00000000>;
				virtual-channel;
				status = "okay";
				port {
					endpoint {
						remote-endpoint = <0x00000011>;
						data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
						linux,phandle = <0x00000050>;
						phandle = <0x00000050>;
					};
				};
			};
		};
		dpu_intsteer@56000000 {
			compatible = "fsl,imx8qxp-dpu-intsteer", "syscon";
			reg = <0x00000000 0x56000000 0x00000000 0x00010000>;
			linux,phandle = <0x0000001c>;
			phandle = <0x0000001c>;
		};
		pixel-combiner@56020000 {
			compatible = "fsl,imx8qxp-pixel-combiner";
			reg = <0x00000000 0x56020000 0x00000000 0x00010000>;
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000024>;
			phandle = <0x00000024>;
		};
		prg@56040000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56040000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000fb 0x0000000d 0x000000fa>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000013>;
			phandle = <0x00000013>;
		};
		prg@56050000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56050000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000fd 0x0000000d 0x000000fc>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000014>;
			phandle = <0x00000014>;
		};
		prg@56060000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56060000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000ff 0x0000000d 0x000000fe>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000015>;
			phandle = <0x00000015>;
		};
		prg@56070000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56070000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000101 0x0000000d 0x00000100>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000016>;
			phandle = <0x00000016>;
		};
		prg@56080000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56080000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000103 0x0000000d 0x00000102>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000017>;
			phandle = <0x00000017>;
		};
		prg@56090000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56090000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000105 0x0000000d 0x00000104>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000018>;
			phandle = <0x00000018>;
		};
		prg@560a0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560a0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000107 0x0000000d 0x00000106>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000019>;
			phandle = <0x00000019>;
		};
		prg@560b0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560b0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000109 0x0000000d 0x00000108>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001a>;
			phandle = <0x0000001a>;
		};
		prg@560c0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560c0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x0000010b 0x0000000d 0x0000010a>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001b>;
			phandle = <0x0000001b>;
		};
		dpr-channel@560d0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560d0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000013>;
			fsl,prgs = <0x00000013>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001e>;
			phandle = <0x0000001e>;
		};
		dpr-channel@560e0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560e0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000014>;
			fsl,prgs = <0x00000014 0x00000013>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001f>;
			phandle = <0x0000001f>;
		};
		dpr-channel@560f0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560f0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001e>;
			fsl,prgs = <0x00000015>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000020>;
			phandle = <0x00000020>;
		};
		dpr-channel@56100000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56100000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001c>;
			fsl,prgs = <0x00000016 0x00000017>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000021>;
			phandle = <0x00000021>;
		};
		dpr-channel@56110000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56110000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001d>;
			fsl,prgs = <0x00000018 0x00000019>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000022>;
			phandle = <0x00000022>;
		};
		dpr-channel@56120000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56120000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000019>;
			fsl,prgs = <0x0000001a 0x0000001b>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000023>;
			phandle = <0x00000023>;
		};
		dpu@56180000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-dpu", "fsl,imx8qm-dpu";
			reg = <0x00000000 0x56180000 0x00000000 0x00040000>;
			intsteer = <0x0000001c>;
			interrupts = * 0x0000000083203408 [0x00000078];
			interrupt-names = "irq_common", "irq_stream0a", "irq_stream0b", "irq_stream1a", "irq_stream1b", "irq_reserved0", "irq_reserved1", "irq_blit", "irq_dpr0", "irq_dpr1";
			clocks = <0x0000000d 0x000001bd 0x0000000d 0x000001be 0x0000000d 0x000000f8 0x0000000d 0x000000f9>;
			clock-names = "pll0", "pll1", "disp0", "disp1";
			power-domains = <0x0000001d>;
			fsl,dpr-channels = <0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000022 0x00000023>;
			fsl,pixel-combiner = <0x00000024>;
			status = "okay";
			port@0 {
				reg = <0x00000000>;
				linux,phandle = <0x000000e2>;
				phandle = <0x000000e2>;
				lvds0-endpoint {
					remote-endpoint = <0x00000025>;
					linux,phandle = <0x00000038>;
					phandle = <0x00000038>;
				};
				lvds1-endpoint {
					remote-endpoint = <0x00000026>;
					linux,phandle = <0x0000003a>;
					phandle = <0x0000003a>;
				};
				mipi-dsi-endpoint {
					remote-endpoint = <0x00000027>;
					linux,phandle = <0x00000030>;
					phandle = <0x00000030>;
				};
			};
			port@1 {
				reg = <0x00000001>;
				linux,phandle = <0x000000e3>;
				phandle = <0x000000e3>;
				lvds0-endpoint {
					remote-endpoint = <0x00000028>;
					linux,phandle = <0x00000045>;
					phandle = <0x00000045>;
				};
				lvds1-endpoint {
					remote-endpoint = <0x00000029>;
					linux,phandle = <0x00000047>;
					phandle = <0x00000047>;
				};
				mipi-dsi-endpoint {
					remote-endpoint = <0x0000002a>;
					linux,phandle = <0x00000041>;
					phandle = <0x00000041>;
				};
			};
		};
		irqsteer@56220000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x56220000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x0000003b 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x0000000d 0x000001cb>;
			clock-names = "ipg";
			power-domains = <0x0000002b>;
			linux,phandle = <0x0000002c>;
			phandle = <0x0000002c>;
		};
		csr@56221000 {
			compatible = "fsl,imx8qxp-mipi-dsi-csr", "syscon";
			reg = <0x00000000 0x56221000 0x00000000 0x00001000>;
			linux,phandle = <0x0000002f>;
			phandle = <0x0000002f>;
		};
		dsi_phy@56228300 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "mixel,imx8qxp-mipi-dsi-phy";
			reg = <0x00000000 0x56228300 0x00000000 0x00000100>;
			#phy-cells = <0x00000000>;
			status = "disabled";
			linux,phandle = <0x0000002d>;
			phandle = <0x0000002d>;
		};
		mipi_dsi_bridge@56228000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "nwl,mipi-dsi";
			reg = <0x00000000 0x56228000 0x00000000 0x00000300>;
			interrupts = <0x00000010 0x00000004>;
			interrupt-parent = <0x0000002c>;
			clocks = <0x0000000d 0x000001bf 0x0000000d 0x000001c9 0x0000000d 0x000001ca>;
			clock-names = "phy_ref", "tx_esc", "rx_esc";
			assigned-clocks = <0x0000000d 0x000001ef 0x0000000d 0x000001f0 0x0000000d 0x000001c9 0x0000000d 0x000001ca>;
			assigned-clock-rates = <0x00000000 0x00000000 0x0112a880 0x044aa200>;
			assigned-clock-parents = <0x0000000d 0x000001ec 0x0000000d 0x000001ec>;
			power-domains = <0x0000002b>;
			phys = <0x0000002d>;
			phy-names = "dphy";
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x0000002e>;
					linux,phandle = <0x00000031>;
					phandle = <0x00000031>;
				};
			};
		};
		mipi_dsi@56228000 {
			compatible = "fsl,imx8qxp-mipi-dsi";
			clocks = <0x0000000d 0x000001c1 0x0000000d 0x000001bf 0x00000003 0x00000000>;
			clock-names = "pixel", "bypass", "phy_ref";
			power-domains = <0x0000002b>;
			csr = <0x0000002f>;
			phys = <0x0000002d>;
			phy-names = "dphy";
			pwr-delay = <0x0000000a>;
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x00000030>;
					linux,phandle = <0x00000027>;
					phandle = <0x00000027>;
				};
			};
			port@1 {
				endpoint {
					remote-endpoint = <0x00000031>;
					linux,phandle = <0x0000002e>;
					phandle = <0x0000002e>;
				};
			};
		};
		lvds_region@56220000 {
			compatible = "fsl,imx8qxp-lvds-region", "syscon";
			reg = <0x00000000 0x56220000 0x00000000 0x00010000>;
			linux,phandle = <0x00000034>;
			phandle = <0x00000034>;
		};
		ldb_phy@56221000 {
			compatible = "mixel,lvds-combo-phy";
			reg = <0x00000000 0x56221000 0x00000000 0x00000100 0x00000000 0x56228000 0x00000000 0x00001000>;
			#phy-cells = <0x00000000>;
			clocks = <0x0000000d 0x000001c6>;
			clock-names = "phy";
			status = "okay";
			linux,phandle = <0x00000036>;
			phandle = <0x00000036>;
		};
		i2c@56226000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-lpi2c", "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x56226000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000002c>;
			clocks = <0x0000000d 0x00000113 0x0000000d 0x00000116>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x00000111>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x00000032>;
			clock-frequency = <0x00061a80>;
			status = "disabled";
		};
		ldb@562210e0 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-ldb";
			clocks = <0x0000000d 0x000001c3 0x0000000d 0x000001c4 0x0000000d 0x000001dc 0x0000000d 0x000001dd>;
			clock-names = "pixel", "bypass", "aux_pixel", "aux_bypass";
			power-domains = <0x00000033>;
			gpr = <0x00000034>;
			aux-gpr = <0x00000035>;
			status = "okay";
			lvds-channel@0 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000000>;
				phys = <0x00000036 0x00000037>;
				phy-names = "ldb_phy", "aux_ldb_phy";
				fsl,data-mapping = "spwg";
				fsl,data-width = <0x00000018>;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000038>;
						linux,phandle = <0x00000025>;
						phandle = <0x00000025>;
					};
				};
				port@1 {
					reg = <0x00000001>;
					endpoint {
						remote-endpoint = <0x00000039>;
						linux,phandle = <0x000000f9>;
						phandle = <0x000000f9>;
					};
				};
			};
			lvds-channel@1 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000001>;
				phys = <0x00000036>;
				phy-names = "ldb_phy";
				status = "disabled";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x0000003a>;
						linux,phandle = <0x00000026>;
						phandle = <0x00000026>;
					};
				};
			};
		};
		pwm@56224000 {
			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
			reg = <0x00000000 0x56224000 0x00000000 0x00001000>;
			clocks = <0x0000000d 0x0000011a 0x0000000d 0x0000020e 0x0000000d 0x0000011b>;
			clock-names = "ipg", "per", "32k";
			assigned-clocks = <0x0000000d 0x0000020e>;
			assigned-clock-rates = <0x016e3600>;
			#pwm-cells = <0x00000002>;
			power-domains = <0x0000003b>;
			status = "disabled";
		};
		irqsteer@56240000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x56240000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x0000003c 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x0000000d 0x000001e4>;
			clock-names = "ipg";
			power-domains = <0x0000003c>;
			linux,phandle = <0x0000003d>;
			phandle = <0x0000003d>;
		};
		csr@56241000 {
			compatible = "fsl,imx8qxp-mipi-dsi-csr", "syscon";
			reg = <0x00000000 0x56241000 0x00000000 0x00001000>;
			linux,phandle = <0x00000040>;
			phandle = <0x00000040>;
		};
		dsi_phy@56248300 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "mixel,imx8qxp-mipi-dsi-phy";
			reg = <0x00000000 0x56248300 0x00000000 0x00000100>;
			#phy-cells = <0x00000000>;
			status = "disabled";
			linux,phandle = <0x0000003e>;
			phandle = <0x0000003e>;
		};
		mipi_dsi_bridge@56248000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "nwl,mipi-dsi";
			reg = <0x00000000 0x56248000 0x00000000 0x00000300>;
			interrupts = <0x00000010 0x00000004>;
			interrupt-parent = <0x0000003d>;
			clocks = <0x0000000d 0x000001d8 0x0000000d 0x000001e2 0x0000000d 0x000001e3>;
			clock-names = "phy_ref", "tx_esc", "rx_esc";
			assigned-clocks = <0x0000000d 0x000001f9 0x0000000d 0x000001fa 0x0000000d 0x000001e2 0x0000000d 0x000001e3>;
			assigned-clock-rates = <0x00000000 0x00000000 0x0112a880 0x044aa200>;
			assigned-clock-parents = <0x0000000d 0x000001f6 0x0000000d 0x000001f6>;
			power-domains = <0x0000003c>;
			phys = <0x0000003e>;
			phy-names = "dphy";
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x0000003f>;
					linux,phandle = <0x00000042>;
					phandle = <0x00000042>;
				};
			};
		};
		mipi_dsi@56248000 {
			compatible = "fsl,imx8qxp-mipi-dsi";
			clocks = <0x0000000d 0x000001da 0x0000000d 0x000001d8 0x0000000d 0x00000000>;
			clock-names = "pixel", "bypass", "phy_ref";
			power-domains = <0x0000003c>;
			csr = <0x00000040>;
			phys = <0x0000003e>;
			phy-names = "dphy";
			pwr-delay = <0x0000000a>;
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x00000041>;
					linux,phandle = <0x0000002a>;
					phandle = <0x0000002a>;
				};
			};
			port@1 {
				endpoint {
					remote-endpoint = <0x00000042>;
					linux,phandle = <0x0000003f>;
					phandle = <0x0000003f>;
				};
			};
		};
		lvds_region@56240000 {
			compatible = "fsl,imx8qxp-lvds-region", "syscon";
			reg = <0x00000000 0x56240000 0x00000000 0x00010000>;
			linux,phandle = <0x00000035>;
			phandle = <0x00000035>;
		};
		ldb_phy@56241000 {
			compatible = "mixel,lvds-combo-phy";
			reg = <0x00000000 0x56241000 0x00000000 0x00000100 0x00000000 0x56248000 0x00000000 0x00001000>;
			#phy-cells = <0x00000000>;
			clocks = <0x0000000d 0x000001df>;
			clock-names = "phy";
			status = "okay";
			linux,phandle = <0x00000037>;
			phandle = <0x00000037>;
		};
		i2c@56246000 {
			compatible = "fsl,imx8qxp-lpi2c", "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x56246000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000003d>;
			clocks = <0x0000000d 0x000001ce 0x0000000d 0x000001d1>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x000001cc>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x00000043>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			clock-frequency = <0x000186a0>;
			status = "disabled";
		};
		ldb@562410e0 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-ldb";
			clocks = <0x0000000d 0x000001dc 0x0000000d 0x000001dd 0x0000000d 0x000001c3 0x0000000d 0x000001c4>;
			clock-names = "pixel", "bypass", "aux_pixel", "aux_bypass";
			power-domains = <0x00000044>;
			gpr = <0x00000035>;
			aux-gpr = <0x00000034>;
			status = "disabled";
			lvds-channel@0 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000000>;
				phys = <0x00000037 0x00000036>;
				phy-names = "ldb_phy", "aux_ldb_phy";
				fsl,data-mapping = "spwg";
				fsl,data-width = <0x00000018>;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000045>;
						linux,phandle = <0x00000028>;
						phandle = <0x00000028>;
					};
				};
				port@1 {
					reg = <0x00000001>;
					endpoint {
						remote-endpoint = <0x00000046>;
						linux,phandle = <0x000000fa>;
						phandle = <0x000000fa>;
					};
				};
			};
			lvds-channel@1 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000001>;
				phys = <0x00000037>;
				phy-names = "ldb_phy";
				status = "disabled";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000047>;
						linux,phandle = <0x00000029>;
						phandle = <0x00000029>;
					};
				};
			};
		};
		camera {
			compatible = "fsl,mxc-md", "simple-bus";
			#address-cells = <0x00000002>;
			#size-cells = <0x00000002>;
			ranges;
			parallel_csi;
			status = "okay";
			isi@58100000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58100000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x00000129 0x00000000>;
				interface = <0x00000002 0x00000000 0x00000002>;
				clocks = <0x00000003 0x00000126>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000126>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x00000048>;
				status = "okay";
			};
			isi@58110000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58110000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012a 0x00000000>;
				interface = <0x00000002 0x00000001 0x00000002>;
				clocks = <0x00000003 0x00000127>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000127>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x00000049>;
				status = "okay";
			};
			isi@58120000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58120000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012b 0x00000000>;
				interface = <0x00000002 0x00000002 0x00000002>;
				clocks = <0x00000003 0x00000128>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000128>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004a>;
				status = "okay";
			};
			isi@58130000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58130000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012c 0x00000000>;
				interface = <0x00000002 0x00000003 0x00000002>;
				clocks = <0x00000003 0x00000129>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000129>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004b>;
				status = "okay";
			};
			isi@58140000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58140000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012d 0x00000000>;
				interface = <0x00000003 0x00000000 0x00000002>;
				clocks = <0x00000003 0x0000012a>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012a>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004c>;
				status = "disabled";
			};
			isi@58150000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58150000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012e 0x00000000>;
				interface = <0x00000003 0x00000001 0x00000002>;
				clocks = <0x00000003 0x0000012b>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012b>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004d>;
				status = "disabled";
			};
			isi@58160000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58160000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012f 0x00000000>;
				interface = <0x00000003 0x00000002 0x00000002>;
				clocks = <0x00000003 0x0000012c>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012c>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004e>;
				status = "disabled";
			};
			isi@58170000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58170000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x00000130 0x00000000>;
				interface = <0x00000003 0x00000003 0x00000002>;
				clocks = <0x00000003 0x0000012d>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012d>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004f>;
				status = "disabled";
			};
			csi@58227000 {
				compatible = "fsl,mxc-mipi-csi2";
				reg = <0x00000000 0x58227000 0x00000000 0x00001000 0x00000000 0x58221000 0x00000000 0x00001000>;
				interrupts = <0x0000000a 0x00000004>;
				interrupt-parent = <0x0000000c>;
				clocks = <0x00000003 0x00000000 0x0000000d 0x0000013c 0x0000000d 0x0000013d 0x00000003 0x00000123>;
				clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
				assigned-clocks = <0x0000000d 0x0000013c 0x0000000d 0x0000013d>;
				assigned-clock-rates = <0x15752a00 0x044aa200>;
				power-domains = <0x0000000b>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				virtual-channel;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000050>;
						data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
						linux,phandle = <0x00000011>;
						phandle = <0x00000011>;
					};
				};
			};
			pcsi@58261000 {
				compatible = "fsl,mxc-parallel-csi";
				reg = <0x00000000 0x58261000 0x00000000 0x00001000>;
				clocks = <0x00000003 0x00000208 0x00000003 0x00000209 0x00000003 0x00000206 0x00000003 0x00000207 0x00000003 0x00000205>;
				clock-names = "pixel", "ipg", "sel", "div", "dpll";
				assigned-clocks = <0x00000003 0x00000206 0x00000003 0x00000207>;
				assigned-clock-parents = <0x00000003 0x00000205>;
				assigned-clock-rates = <0x00000000 0x09896800>;
				power-domains = <0x00000051>;
				status = "disabled";
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
			};
			jpegdec@58400000 {
				compatible = "fsl,imx8-jpgdec";
				reg = <0x00000000 0x58400000 0x00000000 0x00040020>;
				interrupts = <0x00000000 0x00000135 0x00000004>;
				clocks = <0x00000003 0x0000011f 0x00000003 0x00000120>;
				clock-names = "ipg", "per";
				assigned-clocks = <0x00000003 0x0000011f 0x00000003 0x00000120>;
				assigned-clock-rates = "\EB\C2";
				power-domains = <0x00000052>;
				status = "disabled";
			};
			jpegenc@58450000 {
				compatible = "fsl,imx8-jpgenc";
				reg = <0x00000000 0x58450000 0x00000000 0x00240020>;
				interrupts = <0x00000000 0x00000131 0x00000004>;
				clocks = <0x00000003 0x0000011d 0x00000003 0x0000011e>;
				clock-names = "ipg", "per";
				assigned-clocks = <0x00000003 0x0000011d 0x00000003 0x0000011e>;
				assigned-clock-rates = "\EB\C2";
				power-domains = <0x00000053>;
				status = "disabled";
			};
		};
		sound-tlv320aic {
			compatible = "fsl,imx-audio-tlv320aic";
			model = "tlv320aic-audio";
			cpu_dai = <0x00000054>;
			audio-codec = <0x00000055>;
			asrc-controller = <0x00000056>;
			codec-master;
			audio-routing = "CPU-Playback", "ASRC-Playback", "Playback", "CPU-Playback", "ASRC-Capture", "CPU-Capture", "CPU-Capture", "Capture";
			status = "okay";
		};
	};
	rtc {
		compatible = "fsl,imx-sc-rtc";
	};
	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x00000001 0x0000000d 0x00003f08 0x00000001 0x0000000e 0x00003f08 0x00000001 0x0000000b 0x00003f08 0x00000001 0x0000000a 0x00003f08>;
		clock-frequency = <0x007a1200>;
		interrupt-parent = <0x00000001>;
	};
	imx8qx-pm {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		lsio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000057>;
			phandle = <0x00000057>;
			lsio_pwm0 {
				reg = <0x000000bf>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm1 {
				reg = <0x000000c0>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm2 {
				reg = <0x000000c1>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm3 {
				reg = <0x000000c2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm4 {
				reg = <0x000000c3>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm5 {
				reg = <0x000000c4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm6 {
				reg = <0x000000c5>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm7 {
				reg = <0x000000c6>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_kpp {
				reg = <0x000000d4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpio0 {
				reg = <0x000000c7>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000a8>;
				phandle = <0x000000a8>;
			};
			lsio_gpio1 {
				reg = <0x000000c8>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000a9>;
				phandle = <0x000000a9>;
			};
			lsio_gpio2 {
				reg = <0x000000c9>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000aa>;
				phandle = <0x000000aa>;
			};
			lsio_gpio3 {
				reg = <0x000000ca>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ab>;
				phandle = <0x000000ab>;
			};
			lsio_gpio4 {
				reg = <0x000000cb>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ad>;
				phandle = <0x000000ad>;
			};
			lsio_gpio5 {
				reg = <0x000000cc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ae>;
				phandle = <0x000000ae>;
			};
			lsio_gpio6 {
				reg = <0x000000cd>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000af>;
				phandle = <0x000000af>;
			};
			lsio_gpio7 {
				reg = <0x000000ce>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000b0>;
				phandle = <0x000000b0>;
			};
			lsio_gpt0 {
				reg = <0x000000cf>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000db>;
				phandle = <0x000000db>;
			};
			lsio_gpt1 {
				reg = <0x000000d0>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt2 {
				reg = <0x000000d1>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt3 {
				reg = <0x000000d2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt4 {
				reg = <0x000000d3>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_fspi0 {
				reg = <0x000000ed>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000e1>;
				phandle = <0x000000e1>;
			};
			lsio_fspi1 {
				reg = <0x000000ee>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_mu5a {
				reg = <0x000000da>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ee>;
				phandle = <0x000000ee>;
			};
		};
		connectivity_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000058>;
			phandle = <0x00000058>;
			conn_usb0 {
				reg = <0x00000103>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000010b>;
				linux,phandle = <0x00000059>;
				phandle = <0x00000059>;
				conn_usb0_phy {
					reg = <0x00000105>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000059>;
					wakeup-irq = <0x0000010b>;
					linux,phandle = <0x0000009e>;
					phandle = <0x0000009e>;
				};
			};
			conn_usb1 {
				reg = <0x00000104>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_usb2 {
				reg = <0x00000106>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000058>;
				wakeup-irq = <0x0000010f>;
				linux,phandle = <0x0000005a>;
				phandle = <0x0000005a>;
				conn_usb2_phy {
					reg = <0x00000107>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000005a>;
					wakeup-irq = <0x0000010f>;
					linux,phandle = <0x000000a6>;
					phandle = <0x000000a6>;
				};
			};
			conn_sdhc0 {
				reg = <0x000000f8>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d0>;
				phandle = <0x000000d0>;
			};
			conn_sdhc1 {
				reg = <0x000000f9>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d4>;
				phandle = <0x000000d4>;
			};
			conn_sdhc2 {
				reg = <0x000000fa>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d7>;
				phandle = <0x000000d7>;
			};
			conn_enet0 {
				reg = <0x000000fb>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				wakeup-irq = <0x00000102>;
				linux,phandle = <0x000000d8>;
				phandle = <0x000000d8>;
			};
			conn_enet1 {
				reg = <0x000000fc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				fsl,wakeup_irq = <0x00000106>;
				linux,phandle = <0x000000d9>;
				phandle = <0x000000d9>;
			};
			conn_nand {
				reg = <0x00000109>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000a4>;
				phandle = <0x000000a4>;
			};
			conn_mlb0 {
				reg = <0x000000fd>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000da>;
				phandle = <0x000000da>;
			};
			conn_dma4_ch0 {
				reg = <0x00000174>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch1 {
				reg = <0x00000175>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch2 {
				reg = <0x00000176>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch3 {
				reg = <0x00000177>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch4 {
				reg = <0x00000178>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
		};
		audio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000005b>;
			phandle = <0x0000005b>;
			audio_audiopll0 {
				reg = <0x00000145>;
				power-domains = <0x0000005b>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000005c>;
				phandle = <0x0000005c>;
				audio_audiopll1 {
					reg = <0x000001ec>;
					power-domains = <0x0000005c>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000005d>;
					phandle = <0x0000005d>;
					audio_audioclk0 {
						reg = <0x000001ed>;
						power-domains = <0x0000005d>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x0000005e>;
						phandle = <0x0000005e>;
						audio_audioclk1 {
							reg = <0x000001ee>;
							#power-domain-cells = <0x00000000>;
							power-domains = <0x0000005e>;
							#address-cells = <0x00000001>;
							#size-cells = <0x00000000>;
							linux,phandle = <0x0000005f>;
							phandle = <0x0000005f>;
							PD_ASRC_0_RXA {
								reg = <0x00000040>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000060>;
								phandle = <0x00000060>;
								PD_ASRC_0_RXB {
									reg = <0x00000041>;
									power-domains = <0x00000060>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000061>;
									phandle = <0x00000061>;
									PD_ASRC_0_RXC {
										reg = <0x00000042>;
										power-domains = <0x00000061>;
										#power-domain-cells = <0x00000000>;
										#address-cells = <0x00000001>;
										#size-cells = <0x00000000>;
										linux,phandle = <0x00000062>;
										phandle = <0x00000062>;
										PD_ASRC_0_TXA {
											reg = <0x00000043>;
											power-domains = <0x00000062>;
											#power-domain-cells = <0x00000000>;
											#address-cells = <0x00000001>;
											#size-cells = <0x00000000>;
											linux,phandle = <0x00000063>;
											phandle = <0x00000063>;
											PD_ASRC_0_TXB {
												reg = <0x00000044>;
												power-domains = <0x00000063>;
												#power-domain-cells = <0x00000000>;
												#address-cells = <0x00000001>;
												#size-cells = <0x00000000>;
												linux,phandle = <0x00000064>;
												phandle = <0x00000064>;
												PD_ASRC_0_TXC {
													reg = <0x00000045>;
													power-domains = <0x00000064>;
													#power-domain-cells = <0x00000000>;
													#address-cells = <0x00000001>;
													#size-cells = <0x00000000>;
													linux,phandle = <0x00000065>;
													phandle = <0x00000065>;
													audio_asrc0 {
														reg = <0x0000019e>;
														#power-domain-cells = <0x00000000>;
														power-domains = <0x00000065>;
														linux,phandle = <0x000000cd>;
														phandle = <0x000000cd>;
													};
												};
											};
										};
									};
								};
							};
							PD_ASRC_1_RXA {
								reg = <0x0000006c>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000066>;
								phandle = <0x00000066>;
								PD_ASRC_1_RXB {
									reg = <0x0000006d>;
									power-domains = <0x00000066>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000067>;
									phandle = <0x00000067>;
									PD_ASRC_1_RXC {
										reg = <0x0000006e>;
										power-domains = <0x00000067>;
										#power-domain-cells = <0x00000000>;
										#address-cells = <0x00000001>;
										#size-cells = <0x00000000>;
										linux,phandle = <0x00000068>;
										phandle = <0x00000068>;
										PD_ASRC_1_TXA {
											reg = <0x0000006f>;
											power-domains = <0x00000068>;
											#power-domain-cells = <0x00000000>;
											#address-cells = <0x00000001>;
											#size-cells = <0x00000000>;
											linux,phandle = <0x00000069>;
											phandle = <0x00000069>;
											PD_ASRC_1_TXB {
												reg = <0x00000070>;
												power-domains = <0x00000069>;
												#power-domain-cells = <0x00000000>;
												#address-cells = <0x00000001>;
												#size-cells = <0x00000000>;
												linux,phandle = <0x0000006a>;
												phandle = <0x0000006a>;
												PD_ASRC_1_TXC {
													reg = <0x00000071>;
													power-domains = <0x0000006a>;
													#power-domain-cells = <0x00000000>;
													#address-cells = <0x00000001>;
													#size-cells = <0x00000000>;
													linux,phandle = <0x0000006b>;
													phandle = <0x0000006b>;
													audio_asrc1 {
														reg = <0x000001c6>;
														#power-domain-cells = <0x00000000>;
														power-domains = <0x0000006b>;
														linux,phandle = <0x000000ce>;
														phandle = <0x000000ce>;
													};
												};
											};
										};
									};
								};
							};
							PD_ESAI_0_RX {
								reg = <0x00000046>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x0000006c>;
								phandle = <0x0000006c>;
								PD_ESAI_0_TX {
									reg = <0x00000047>;
									power-domains = <0x0000006c>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x0000006d>;
									phandle = <0x0000006d>;
									audio_esai0 {
										reg = <0x0000019f>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x0000006d>;
										linux,phandle = <0x000000de>;
										phandle = <0x000000de>;
									};
								};
							};
							PD_SPDIF_0_RX {
								reg = <0x00000048>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x0000006e>;
								phandle = <0x0000006e>;
								PD_SPDIF_0_TX {
									reg = <0x00000049>;
									power-domains = <0x0000006e>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x0000006f>;
									phandle = <0x0000006f>;
									audio_spdif0 {
										reg = <0x000001a0>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x0000006f>;
										linux,phandle = <0x000000e0>;
										phandle = <0x000000e0>;
									};
								};
							};
							PD_SAI_0_RX {
								reg = <0x0000004c>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000070>;
								phandle = <0x00000070>;
								PD_SAI_0_TX {
									reg = <0x0000004d>;
									power-domains = <0x00000070>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000071>;
									phandle = <0x00000071>;
									audio_sai0 {
										reg = <0x0000013e>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000071>;
										linux,phandle = <0x000000c2>;
										phandle = <0x000000c2>;
									};
								};
							};
							PD_SAI_1_RX {
								reg = <0x0000004e>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000072>;
								phandle = <0x00000072>;
								PD_SAI_1_TX {
									reg = <0x0000004f>;
									power-domains = <0x00000072>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000073>;
									phandle = <0x00000073>;
									audio_sai1 {
										reg = <0x0000013f>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000073>;
										linux,phandle = <0x000000c4>;
										phandle = <0x000000c4>;
									};
								};
							};
							PD_SAI_2_RX {
								reg = <0x00000050>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000074>;
								phandle = <0x00000074>;
								audio_sai2 {
									reg = <0x00000140>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000074>;
									linux,phandle = <0x000000c6>;
									phandle = <0x000000c6>;
								};
							};
							PD_SAI_3_RX {
								reg = <0x00000051>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000075>;
								phandle = <0x00000075>;
								audio_sai3 {
									reg = <0x000001a2>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000075>;
									linux,phandle = <0x000000c8>;
									phandle = <0x000000c8>;
								};
							};
							PD_SAI_4_RX {
								reg = <0x00000074>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000076>;
								phandle = <0x00000076>;
								PD_SAI_4_TX {
									reg = <0x00000075>;
									power-domains = <0x00000076>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000077>;
									phandle = <0x00000077>;
									audio_sai4 {
										reg = <0x000001a3>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000077>;
										linux,phandle = <0x000000ca>;
										phandle = <0x000000ca>;
									};
								};
							};
							PD_SAI_5_TX {
								reg = <0x00000076>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000078>;
								phandle = <0x00000078>;
								audio_sai5 {
									reg = <0x000001a4>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000078>;
									linux,phandle = <0x000000cb>;
									phandle = <0x000000cb>;
								};
							};
							audio_gpt5 {
								reg = <0x000001a5>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt6 {
								reg = <0x000001a6>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt7 {
								reg = <0x000001a7>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt8 {
								reg = <0x000001a8>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt9 {
								reg = <0x000001a9>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt10 {
								reg = <0x000001aa>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_amix {
								reg = <0x000001ca>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
								linux,phandle = <0x000000cc>;
								phandle = <0x000000cc>;
							};
							audio_mqs0 {
								reg = <0x000001cb>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
								linux,phandle = <0x000000cf>;
								phandle = <0x000000cf>;
							};
							audio_mclkout0 {
								reg = <0x000001ef>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_mclkout1 {
								reg = <0x000001f0>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
						};
					};
				};
			};
			PD_DSP_MU_A {
				reg = <0x000000e2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000005b>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000079>;
				phandle = <0x00000079>;
				PD_DSP_MU_B {
					reg = <0x000000eb>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000079>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000007a>;
					phandle = <0x0000007a>;
					audio_ocram {
						reg = <0x00000201>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000007a>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x0000007b>;
						phandle = <0x0000007b>;
						audio_dsp {
							reg = <0x00000200>;
							#power-domain-cells = <0x00000000>;
							power-domains = <0x0000007b>;
							linux,phandle = <0x000000dd>;
							phandle = <0x000000dd>;
						};
					};
				};
			};
		};
		dma_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000007c>;
			phandle = <0x0000007c>;
			dma_elcdif_pll {
				reg = <0x00000143>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000007d>;
				phandle = <0x0000007d>;
				dma_lcd0 {
					reg = <0x000000bb>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007d>;
					linux,phandle = <0x00000097>;
					phandle = <0x00000097>;
				};
			};
			dma_flexcan0 {
				reg = <0x00000069>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				wakeup-irq = <0x000000eb>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000007e>;
				phandle = <0x0000007e>;
				dma_flexcan1 {
					reg = <0x0000006a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007e>;
					wakeup-irq = <0x000000ec>;
					linux,phandle = <0x000000a2>;
					phandle = <0x000000a2>;
				};
				dma_flexcan2 {
					reg = <0x0000006b>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007e>;
					wakeup-irq = <0x000000ed>;
					linux,phandle = <0x000000a3>;
					phandle = <0x000000a3>;
				};
			};
			dma_ftm0 {
				reg = <0x00000067>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_ftm1 {
				reg = <0x00000068>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_adc0 {
				reg = <0x00000065>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x00000099>;
				phandle = <0x00000099>;
			};
			dma_lpi2c0 {
				reg = <0x00000060>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009a>;
				phandle = <0x0000009a>;
			};
			dma_lpi2c1 {
				reg = <0x00000061>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_lpi2c2 {
				reg = <0x00000062>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009b>;
				phandle = <0x0000009b>;
			};
			dma_lpi2c3 {
				reg = <0x00000063>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009d>;
				phandle = <0x0000009d>;
			};
			dma_lpuart0 {
				reg = <0x00000039>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				wakeup-irq = <0x00000159>;
				debug_console;
				linux,phandle = <0x000000b8>;
				phandle = <0x000000b8>;
			};
			dma_lpuart1 {
				reg = <0x0000003a>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015a>;
				linux,phandle = <0x0000007f>;
				phandle = <0x0000007f>;
				PD_UART1_RX {
					reg = <0x000001b0>;
					power-domains = <0x0000007f>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000080>;
					phandle = <0x00000080>;
					PD_UART1_TX {
						reg = <0x000001b1>;
						power-domains = <0x00000080>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000ba>;
						phandle = <0x000000ba>;
					};
				};
			};
			dma_lpuart2 {
				reg = <0x0000003b>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015b>;
				linux,phandle = <0x00000081>;
				phandle = <0x00000081>;
				PD_UART2_RX {
					reg = <0x000001b2>;
					power-domains = <0x00000081>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000082>;
					phandle = <0x00000082>;
					PD_UART2_TX {
						reg = <0x000001b3>;
						power-domains = <0x00000082>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000bd>;
						phandle = <0x000000bd>;
					};
				};
			};
			dma_lpuart3 {
				reg = <0x0000003c>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015c>;
				linux,phandle = <0x00000083>;
				phandle = <0x00000083>;
				PD_UART3_RX {
					reg = <0x000001b4>;
					power-domains = <0x00000083>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000084>;
					phandle = <0x00000084>;
					PD_UART3_TX {
						reg = <0x000001b5>;
						power-domains = <0x00000084>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000bf>;
						phandle = <0x000000bf>;
					};
				};
			};
			dma_spi0 {
				reg = <0x00000035>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b3>;
				phandle = <0x000000b3>;
			};
			dma_spi1 {
				reg = <0x00000036>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b4>;
				phandle = <0x000000b4>;
			};
			dma_spi2 {
				reg = <0x00000037>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b5>;
				phandle = <0x000000b5>;
			};
			dma_spi3 {
				reg = <0x00000038>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b7>;
				phandle = <0x000000b7>;
			};
			dma_pwm0 {
				reg = <0x000000bc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x00000098>;
				phandle = <0x00000098>;
			};
		};
		gpu-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000085>;
			phandle = <0x00000085>;
			gpu0 {
				reg = <0x00000090>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000085>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x000000b1>;
				phandle = <0x000000b1>;
			};
		};
		vpu-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000021c>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000086>;
			phandle = <0x00000086>;
			VPU_ENC_MU {
				reg = <0x00000218>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000086>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000087>;
				phandle = <0x00000087>;
				VPU_ENC {
					reg = <0x00000206>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000087>;
					linux,phandle = <0x000000ed>;
					phandle = <0x000000ed>;
				};
			};
			VPU_DEC_MU {
				reg = <0x00000217>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000086>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000088>;
				phandle = <0x00000088>;
				VPU_DEC {
					reg = <0x00000205>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000088>;
					linux,phandle = <0x000000e7>;
					phandle = <0x000000e7>;
				};
			};
		};
		hsio-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000089>;
			phandle = <0x00000089>;
			hsio_gpio {
				reg = <0x000000ac>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000089>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000008a>;
				phandle = <0x0000008a>;
				PD_HSIO_SERDES_1 {
					reg = <0x000000ab>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000008a>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008b>;
					phandle = <0x0000008b>;
					hsio_pcie1 {
						reg = <0x000000a9>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008b>;
						linux,phandle = <0x000000e5>;
						phandle = <0x000000e5>;
					};
				};
			};
		};
		cm40_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000008c>;
			phandle = <0x0000008c>;
			cm40_i2c {
				reg = <0x00000120>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000008c>;
			};
			cm40_intmux {
				reg = <0x00000121>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000008c>;
				early_power_on;
				linux,phandle = <0x00000096>;
				phandle = <0x00000096>;
			};
		};
		dc0_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x00000020>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000012>;
			phandle = <0x00000012>;
			dc0_pll0 {
				reg = <0x00000022>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000008d>;
				phandle = <0x0000008d>;
				dc0_pll1 {
					reg = <0x00000023>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000008d>;
					linux,phandle = <0x0000001d>;
					phandle = <0x0000001d>;
				};
			};
			mipi0_dsi_power_domain {
				reg = <0x00000189>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000002b>;
				phandle = <0x0000002b>;
				lvds0_power_domain {
					reg = <0x0000010a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x00000033>;
					phandle = <0x00000033>;
				};
				PD_AUX_LVDS0 {
					reg = <0x0000010a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008e>;
					phandle = <0x0000008e>;
					PD_DUAL_LVDS1 {
						reg = <0x0000010e>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008e>;
					};
				};
				mipi0_dsi_i2c0 {
					reg = <0x0000018b>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x00000032>;
					phandle = <0x00000032>;
				};
				mipi0_dsi_i2c1 {
					reg = <0x0000018c>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
				};
				mipi0_dsi_pwm0 {
					reg = <0x0000018a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x0000003b>;
					phandle = <0x0000003b>;
				};
			};
			mipi1_dsi_power_domain {
				reg = <0x0000018d>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000003c>;
				phandle = <0x0000003c>;
				lvds1_power_domain {
					reg = <0x0000010e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					linux,phandle = <0x00000044>;
					phandle = <0x00000044>;
				};
				PD_AUX_LVDS1 {
					reg = <0x0000010e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008f>;
					phandle = <0x0000008f>;
					PD_DUAL_LVDS0 {
						reg = <0x0000010a>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008f>;
					};
				};
				mipi1_dsi_i2c0 {
					reg = <0x0000018f>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					linux,phandle = <0x00000043>;
					phandle = <0x00000043>;
				};
				mipi1_dsi_i2c1 {
					reg = <0x00000190>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
				};
				mipi1_dsi_pwm0 {
					reg = <0x0000018e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
				};
			};
		};
		imaging_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x00000179>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000048>;
			phandle = <0x00000048>;
			mipi_csi0_power_domain {
				reg = <0x00000191>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000000b>;
				phandle = <0x0000000b>;
				mipi_csi0_i2c0 {
					reg = <0x00000193>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000000b>;
					linux,phandle = <0x0000000e>;
					phandle = <0x0000000e>;
				};
				mipi_csi0_pwm {
					reg = <0x00000192>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000000b>;
				};
			};
			parallel_csi_power_domain {
				reg = <0x00000146>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x00000051>;
				phandle = <0x00000051>;
				parallel_csi_i2c {
					reg = <0x00000149>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
				parallel_csi_pwm {
					reg = <0x00000147>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
				parallel_csi_pll {
					reg = <0x0000014a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
			};
			imaging_pdma1 {
				reg = <0x0000017a>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x00000049>;
				phandle = <0x00000049>;
			};
			imaging_pdma2 {
				reg = <0x0000017b>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004a>;
				phandle = <0x0000004a>;
			};
			imaging_pdma3 {
				reg = <0x0000017c>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004b>;
				phandle = <0x0000004b>;
			};
			imaging_pdma4 {
				reg = <0x0000017d>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004c>;
				phandle = <0x0000004c>;
			};
			imaging_pdma5 {
				reg = <0x0000017e>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004d>;
				phandle = <0x0000004d>;
			};
			imaging_pdma6 {
				reg = <0x0000017f>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004e>;
				phandle = <0x0000004e>;
			};
			imaging_pdma7 {
				reg = <0x00000180>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004f>;
				phandle = <0x0000004f>;
			};
			PD_JPEG_DEC_MP {
				reg = <0x00000214>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000090>;
				phandle = <0x00000090>;
				imaging_jpeg_dec {
					reg = <0x00000181>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000090>;
					linux,phandle = <0x00000052>;
					phandle = <0x00000052>;
				};
			};
			PD_JPEG_ENC_MP {
				reg = <0x00000215>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000091>;
				phandle = <0x00000091>;
				imaging_jpeg_enc {
					reg = <0x00000185>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000091>;
					linux,phandle = <0x00000053>;
					phandle = <0x00000053>;
				};
			};
		};
		caam_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000092>;
			phandle = <0x00000092>;
			caam_job_ring1 {
				reg = <0x000001f4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f0>;
				phandle = <0x000000f0>;
			};
			caam_job_ring2 {
				reg = <0x000001f5>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f1>;
				phandle = <0x000000f1>;
			};
			caam_job_ring3 {
				reg = <0x000001f6>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f2>;
				phandle = <0x000000f2>;
			};
		};
	};
	thermal-sensor {
		compatible = "nxp,imx8qxp-sc-tsens";
		tsens-num = <0x00000003>;
		#thermal-sensor-cells = <0x00000001>;
		linux,phandle = <0x00000093>;
		phandle = <0x00000093>;
	};
	thermal-zones {
		cpu-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000000>;
			trips {
				trip0 {
					temperature = <0x0001a1f8>;
					hysteresis = <0x000007d0>;
					type = "passive";
					linux,phandle = <0x00000094>;
					phandle = <0x00000094>;
				};
				trip1 {
					temperature = <0x0001f018>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
			cooling-maps {
				map0 {
					trip = <0x00000094>;
					cooling-device = <0x00000006 0xffffffff 0xffffffff>;
				};
			};
		};
		drc-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000001>;
			status = "disabled";
			trips {
				trip0 {
					temperature = <0x0001a1f8>;
					hysteresis = <0x000007d0>;
					type = "passive";
				};
				trip1 {
					temperature = <0x0001f018>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
		};
		pmic-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000002>;
			trips {
				trip0 {
					temperature = <0x0001adb0>;
					hysteresis = <0x000007d0>;
					type = "passive";
					linux,phandle = <0x00000095>;
					phandle = <0x00000095>;
				};
				trip1 {
					temperature = <0x0001e848>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
			cooling-maps {
				map0 {
					trip = <0x00000095>;
					cooling-device = <0x00000006 0xffffffff 0xffffffff>;
				};
			};
		};
	};
	intmux@37400000 {
		compatible = "nxp,imx-intmux";
		reg = <0x00000000 0x37400000 0x00000000 0x00001000>;
		interrupts = * 0x000000008320b0a0 [0x00000060];
		interrupt-controller;
		interrupt-parent = <0x00000001>;
		#interrupt-cells = <0x00000002>;
		clocks = <0x00000003 0x000001e5>;
		clock-names = "ipg";
		power-domains = <0x00000096>;
		status = "disabled";
	};
	lcdif@5a180000 {
		compatible = "fsl,imx8qxp-lcdif", "fsl,imx28-lcdif";
		reg = <0x00000000 0x5a180000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000af 0x00000003 0x00000215 0x00000003 0x000000ad>;
		clock-names = "pix", "disp_axi", "axi";
		assigned-clocks = <0x00000003 0x00000218 0x00000003 0x00000213 0x00000003 0x00000216>;
		assigned-clock-parents = <0x00000003 0x00000217 0x00000003 0x00000212>;
		assigned-clock-rates = <0x00000000 0x016e3600 0x2fec1100>;
		interrupts = <0x00000000 0x0000003e 0x00000004>;
		power-domains = <0x00000097>;
		status = "disabled";
	};
	pwm@5a190000 {
		compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
		reg = <0x00000000 0x5a190000 0x00000000 0x00001000>;
		clocks = <0x00000003 0x000000aa 0x00000003 0x000000ac>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x000000ac>;
		assigned-clock-rates = <0x016e3600>;
		#pwm-cells = <0x00000002>;
		power-domains = <0x00000098>;
		status = "disabled";
	};
	i2c-rpbus-1 {
		compatible = "fsl,i2c-rpbus";
		status = "okay";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		tlv320aic3x@18 {
			compatible = "ti,tlv320aic3104";
			reg = <0x00000018>;
			clocks = <0x00000003 0x000001ac>;
			clock-names = "mclk";
			ai3x-micbias-vg = <0x00000003>;
			linux,phandle = <0x00000055>;
			phandle = <0x00000055>;
		};
	};
	i2c-rpbus-5 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-12 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-13 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
	};
	i2c-rpbus-14 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-15 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	adc@5a880000 {
		compatible = "fsl,imx8qxp-adc";
		reg = <0x00000000 0x5a880000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000f0 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x000000a9 0x00000003 0x000000a7>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x000000a9>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x00000099>;
		status = "disabled";
	};
	i2c@5a800000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a800000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000dc 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x0000009d 0x00000003 0x00000095>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000009d>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009a>;
		status = "disabled";
		clock-frequency = <0x000f4240>;
	};
	i2c@5a820000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a820000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000de 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x0000009f 0x00000003 0x00000097>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000009f>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009b>;
		status = "okay";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		clock-frequency = <0x000f4240>;
		pinctrl-names = "default";
		pinctrl-0 = <0x0000009c>;
	};
	i2c@5a830000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a830000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000df 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x000000a0 0x00000003 0x00000098>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x000000a0>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009d>;
		status = "disabled";
		clock-frequency = <0x000f4240>;
	};
	usbmisc@5b0d0200 {
		#index-cells = <0x00000001>;
		compatible = "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
		reg = <0x00000000 0x5b0d0200 0x00000000 0x00000200>;
		linux,phandle = <0x000000a1>;
		phandle = <0x000000a1>;
	};
	usbphy@0x5b100000 {
		compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
		reg = <0x00000000 0x5b100000 0x00000000 0x00001000>;
		clocks = <0x00000003 0x000000ef>;
		power-domains = <0x0000009e>;
		fsl,tx-d-cal = <0x00000072>;
		linux,phandle = <0x000000a0>;
		phandle = <0x000000a0>;
	};
	usb@5b0d0000 {
		compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
		reg = <0x00000000 0x5b0d0000 0x00000000 0x00000200>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x0000010b 0x00000004>;
		fsl,usbphy = <0x000000a0>;
		fsl,usbmisc = <0x000000a1 0x00000000>;
		clocks = <0x00000003 0x000000ec>;
		ahb-burst-config = <0x00000000>;
		tx-burst-size-dword = <0x00000010>;
		rx-burst-size-dword = <0x00000010>;
		#stream-id-cells = <0x00000001>;
		power-domains = <0x00000059>;
		status = "okay";
		dr_mode = "peripheral";
	};
	can@5a8d0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8d0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000eb 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x0000007e>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	can@5a8e0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8e0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000ec 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x000000a2>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	can@5a8f0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8f0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000ed 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x000000a3>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	dma-apbh@5b810000 {
		compatible = "fsl,imx28-dma-apbh";
		reg = <0x00000000 0x5b810000 0x00000000 0x00002000>;
		interrupts = <0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004>;
		interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
		#dma-cells = <0x00000001>;
		dma-channels = <0x00000004>;
		clocks = <0x00000003 0x000000e2>;
		power-domains = <0x000000a4>;
		linux,phandle = <0x000000a5>;
		phandle = <0x000000a5>;
	};
	gpmi-nand@5b812000 {
		compatible = "fsl,imx8qxp-gpmi-nand";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		reg = <0x00000000 0x5b812000 0x00000000 0x00002000 0x00000000 0x5b814000 0x00000000 0x00002000>;
		reg-names = "gpmi-nand", "bch";
		interrupts = <0x00000000 0x00000110 0x00000004>;
		interrupt-names = "bch";
		clocks = <0x00000003 0x000000e0 0x00000003 0x000000de 0x00000003 0x000000e1 0x00000003 0x000000df>;
		clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch", "gpmi_apb_bch";
		dmas = <0x000000a5 0x00000000>;
		dma-names = "rx-tx";
		power-domains = <0x000000a4>;
		assigned-clocks = <0x00000003 0x000000e0>;
		assigned-clock-rates = <0x02faf080>;
		status = "disabled";
	};
	usbphynop1 {
		compatible = "usb-nop-xceiv";
		clocks = <0x00000003 0x000000e8>;
		clock-names = "main_clk";
		power-domains = <0x000000a6>;
		linux,phandle = <0x000000a7>;
		phandle = <0x000000a7>;
	};
	usb3@5b110000 {
		compatible = "Cadence,usb3";
		reg = * 0x000000008320c4b0 [0x00000050];
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x0000010f 0x00000004>;
		clocks = <0x00000003 0x000000eb 0x00000003 0x000000ea 0x00000003 0x000000e9 0x00000003 0x000000e6 0x00000003 0x000000e7>;
		clock-names = "usb3_lpm_clk", "usb3_bus_clk", "usb3_aclk", "usb3_ipg_clk", "usb3_core_pclk";
		power-domains = <0x0000005a>;
		cdns3,usbphy = <0x000000a7>;
		status = "okay";
		dr_mode = "host";
	};
	wu {
		compatible = "fsl,imx8-wu";
		interrupt-controller;
		#interrupt-cells = <0x00000003>;
		interrupt-parent = <0x00000001>;
		linux,phandle = <0x0000009f>;
		phandle = <0x0000009f>;
	};
	gpio@5d080000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d080000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000088 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000a8>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d090000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d090000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000089 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000a9>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0a0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0a0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008a 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000aa>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0b0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0b0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008b 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ab>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
		pinctrl-name = "default";
		pinctrl-0 = <0x000000ac>;
		linux,phandle = <0x00000010>;
		phandle = <0x00000010>;
	};
	gpio@5d0c0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0c0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008c 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ad>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0d0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0d0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008d 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ae>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0e0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0e0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008e 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000af>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0f0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0f0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008f 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000b0>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpu@53100000 {
		compatible = "fsl,imx8-gpu";
		reg = <0x00000000 0x53100000 0x00000000 0x00040000>;
		interrupts = <0x00000000 0x00000040 0x00000004>;
		clocks = <0x00000003 0x00000006 0x00000003 0x00000008>;
		clock-names = "core", "shader";
		assigned-clocks = <0x00000003 0x00000006 0x00000003 0x00000008>;
		assigned-clock-rates = <0x29b92700 0x32a9f880>;
		power-domains = <0x000000b1>;
		status = "okay";
		linux,phandle = <0x000000b2>;
		phandle = <0x000000b2>;
	};
	imx8_gpu_ss {
		compatible = "fsl,imx8qxp-gpu", "fsl,imx8-gpu-ss";
		cores = <0x000000b2>;
		reg = <0x00000000 0x80000000 0x00000000 0x80000000 0x00000000 0x00000000 0x00000000 0x10000000>;
		reg-names = "phys_baseaddr", "contiguous_mem";
		status = "okay";
	};
	ddr_pmu@5c020000 {
		compatible = "fsl,imx8-ddr-pmu";
		reg = <0x00000000 0x5c020000 0x00000000 0x00010000>;
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x00000083 0x00000004>;
	};
	lpspi@5a000000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a000000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000d8 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000085 0x00000003 0x0000007d>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000085>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b3>;
		status = "disabled";
	};
	lpspi@5a010000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a010000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000d9 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000086 0x00000003 0x0000007e>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000086>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b4>;
		status = "disabled";
	};
	lpspi@5a020000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a020000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000da 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000087 0x00000003 0x0000007f>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000087>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x000000b5>;
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000b6>;
	};
	lpspi@5a030000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a030000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000db 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000088 0x00000003 0x00000080>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000088>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b7>;
		status = "disabled";
	};
	serial@5a060000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a060000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x00000159 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x00000003 0x00000003 0x00000001>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000003>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000b8>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000b9>;
	};
	serial@5a070000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a070000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015a 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007a 0x00000003 0x00000074>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007a>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000ba>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000b 0x00000000 0x00000000 0x000000bb 0x0000000a 0x00000000 0x00000001>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000bc>;
	};
	serial@5a080000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a080000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015b 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007b 0x00000003 0x00000075>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007b>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000bd>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000d 0x00000000 0x00000000 0x000000bb 0x0000000c 0x00000000 0x00000001>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000be>;
	};
	serial@5a090000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a090000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015c 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007c 0x00000003 0x00000076>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007c>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000bf>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000f 0x00000000 0x00000000 0x000000bb 0x0000000e 0x00000000 0x00000001>;
		status = "disabled";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c0>;
	};
	dma-controller@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320d870 [0x00000100];
		#dma-cells = <0x00000003>;
		dma-channels = <0x00000010>;
		interrupts = * 0x000000008320d99c [0x000000c0];
		interrupt-names = "edma2-chan0-rx", "edma2-chan1-tx", "edma2-chan2-rx", "edma2-chan3-tx", "edma2-chan4-rx", "edma2-chan5-tx", "edma2-chan6-rx", "edma2-chan7-tx", "edma2-chan8-rx", "edma2-chan9-tx", "edma2-chan10-rx", "edma2-chan11-tx", "edma2-chan12-rx", "edma2-chan13-tx", "edma2-chan14-rx", "edma2-chan15-tx";
		status = "okay";
		linux,phandle = <0x000000bb>;
		phandle = <0x000000bb>;
	};
	dma-controller@591F0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320dbdc [0x00000120];
		#dma-cells = <0x00000003>;
		shared-interrupt;
		dma-channels = <0x00000012>;
		interrupts = * 0x000000008320dd34 [0x000000d8];
		interrupt-names = "edma0-chan0-rx", "edma0-chan1-rx", "edma0-chan2-rx", "edma0-chan3-tx", "edma0-chan4-tx", "edma0-chan5-tx", "edma0-chan6-rx", "edma0-chan7-tx", "edma0-chan8-rx", "edma0-chan9-tx", "edma0-chan12-rx", "edma0-chan13-tx", "edma0-chan14-rx", "edma0-chan15-tx", "edma0-chan16-rx", "edma0-chan17-rx", "edma0-chan21-tx", "edma0-chan23-rx";
		status = "okay";
		linux,phandle = <0x000000c1>;
		phandle = <0x000000c1>;
	};
	dma-controller@599F0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320dfac [0x00000090];
		#dma-cells = <0x00000003>;
		shared-interrupt;
		dma-channels = <0x00000009>;
		interrupts = * 0x000000008320e074 [0x0000006c];
		interrupt-names = "edma1-chan0-rx", "edma1-chan1-rx", "edma1-chan2-rx", "edma1-chan3-tx", "edma1-chan4-tx", "edma1-chan5-tx", "edma1-chan8-rx", "edma1-chan9-tx", "edma1-chan10-tx";
		status = "okay";
		linux,phandle = <0x000000c9>;
		phandle = <0x000000c9>;
	};
	acm@59e00000 {
		compatible = "nxp,imx8qm-acm";
		reg = <0x00000000 0x59e00000 0x00000000 0x001d0000>;
		status = "okay";
	};
	sai@59040000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59040000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013a 0x00000004>;
		clocks = <0x00000003 0x0000018a 0x00000003 0x00000000 0x00000003 0x0000018b 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x000000c1 0x0000000c 0x00000000 0x00000001 0x000000c1 0x0000000d 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000c2>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c3>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018b>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		linux,phandle = <0x00000054>;
		phandle = <0x00000054>;
	};
	sai@59050000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59050000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013c 0x00000004>;
		clocks = <0x00000003 0x0000018c 0x00000003 0x00000000 0x00000003 0x0000018d 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x000000c1 0x0000000e 0x00000000 0x00000001 0x000000c1 0x0000000f 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000c4>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018d>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c5>;
		linux,phandle = <0x000000f7>;
		phandle = <0x000000f7>;
	};
	sai@59060000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59060000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013e 0x00000004>;
		clocks = <0x00000003 0x0000018e 0x00000003 0x00000000 0x00000003 0x0000018f 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx";
		dmas = <0x000000c1 0x00000010 0x00000000 0x00000001>;
		status = "okay";
		power-domains = <0x000000c6>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018f>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c7>;
	};
	sai@59070000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59070000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000143 0x00000004>;
		clocks = <0x00000003 0x00000190 0x00000003 0x00000000 0x00000003 0x00000191 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx";
		dmas = <0x000000c1 0x00000011 0x00000000 0x00000001>;
		status = "disabled";
		power-domains = <0x000000c8>;
	};
	sai@59820000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59820000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000149 0x00000004>;
		clocks = <0x00000003 0x00000192 0x00000003 0x00000000 0x00000003 0x00000193 0x00000003 0x00000000 0x00000003 0x00000000>;
		dmas = <0x000000c9 0x00000008 0x00000000 0x00000001 0x000000c9 0x00000009 0x00000000 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		status = "okay";
		power-domains = <0x000000ca>;
		assigned-clocks = <0x00000003 0x00000176 0x00000003 0x00000185 0x00000003 0x000001a6 0x00000003 0x000001aa 0x00000003 0x00000193>;
		assigned-clock-parents = <0x00000003 0x000001a7>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x05dc0000 0x00bb8000 0x05dc0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
	};
	sai@59830000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59830000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000014b 0x00000004>;
		clocks = <0x00000003 0x00000194 0x00000003 0x00000000 0x00000003 0x00000195 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "tx";
		dmas = <0x000000c9 0x0000000a 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000cb>;
		assigned-clocks = <0x00000003 0x00000178 0x00000003 0x00000185 0x00000003 0x000001a6 0x00000003 0x000001aa 0x00000003 0x00000195>;
		assigned-clock-parents = <0x00000003 0x000001a7>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x05dc0000 0x00bb8000 0x05dc0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
	};
	amix@59840000 {
		compatible = "fsl,imx8qm-amix";
		reg = <0x00000000 0x59840000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x00000187>;
		clock-names = "ipg";
		power-domains = <0x000000cc>;
		status = "disabled";
	};
	asrc@59000000 {
		compatible = "fsl,imx8qm-asrc0";
		reg = <0x00000000 0x59000000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000174 0x00000004 0x00000000 0x00000175 0x00000004>;
		clocks = * 0x000000008320ec68 [0x00000098];
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = * 0x000000008320eda8 [0x00000060];
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0x0000bb80>;
		fsl,asrc-width = <0x00000010>;
		power-domains = <0x000000cd>;
		status = "disabled";
		linux,phandle = <0x00000056>;
		phandle = <0x00000056>;
	};
	asrc@59800000 {
		compatible = "fsl,imx8qm-asrc1";
		reg = <0x00000000 0x59800000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000017c 0x00000004 0x00000000 0x0000017d 0x00000004>;
		clocks = * 0x000000008320ef18 [0x00000098];
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = * 0x000000008320f058 [0x00000060];
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0x00001f40>;
		fsl,asrc-width = <0x00000010>;
		power-domains = <0x000000ce>;
		status = "disabled";
	};
	mqs@59850000 {
		compatible = "fsl,imx8qm-mqs";
		reg = <0x00000000 0x59850000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x00000196 0x00000003 0x00000197>;
		clock-names = "core", "mclk";
		power-domains = <0x000000cf>;
		status = "disabled";
	};
	usdhc@5b010000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000e8 0x00000004>;
		reg = <0x00000000 0x5b010000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b3 0x00000003 0x000000b9 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000202 0x00000003 0x000000b6>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x17d78400>;
		power-domains = <0x000000d0>;
		fsl,tuning-start-tap = <0x00000014>;
		fsl,tuning-step = <0x00000002>;
		status = "okay";
		pinctrl-names = "default", "state_100mhz", "state_200mhz";
		pinctrl-0 = <0x000000d1>;
		pinctrl-1 = <0x000000d2>;
		pinctrl-2 = <0x000000d3>;
		bus-width = <0x00000008>;
		non-removable;
	};
	usdhc@5b020000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000e9 0x00000004>;
		reg = <0x00000000 0x5b020000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b4 0x00000003 0x000000ba 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000203 0x00000003 0x000000b7>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x0bebc200>;
		power-domains = <0x000000d4>;
		fsl,tuning-start-tap = <0x00000014>;
		fsl,tuning-step = <0x00000002>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000d5>;
		bus-width = <0x00000004>;
		vmmc-supply = <0x000000d6>;
		non-removable;
	};
	usdhc@5b030000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000ea 0x00000004>;
		reg = <0x00000000 0x5b030000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b5 0x00000003 0x000000bb 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000204 0x00000003 0x000000b8>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x0bebc200>;
		power-domains = <0x000000d7>;
		status = "disabled";
	};
	ethernet@5b040000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x00000000 0x5b040000 0x00000000 0x00010000>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x00000102 0x00000004 0x00000000 0x00000100 0x00000004 0x00000000 0x00000101 0x00000004 0x00000000 0x00000103 0x00000004>;
		clocks = <0x00000003 0x000000c6 0x00000003 0x000000c4 0x00000003 0x000000d4 0x00000003 0x000000ce 0x00000003 0x000000cc>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x00000003 0x000000bc 0x00000003 0x000000bd>;
		assigned-clock-rates = <0x0ee6b280 0x07735940>;
		fsl,num-tx-queues = <0x00000003>;
		fsl,num-rx-queues = <0x00000003>;
		fsl,wakeup_irq = <0x00000000>;
		power-domains = <0x000000d8>;
		status = "disabled";
	};
	ethernet@5b050000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x00000000 0x5b050000 0x00000000 0x00010000>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x00000106 0x00000004 0x00000000 0x00000104 0x00000004 0x00000000 0x00000105 0x00000004 0x00000000 0x00000107 0x00000004>;
		clocks = <0x00000003 0x000000c9 0x00000003 0x000000c7 0x00000003 0x000000d5 0x00000003 0x000000cf 0x00000003 0x000000cd>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x00000003 0x000000c1 0x00000003 0x000000be>;
		assigned-clock-rates = <0x0ee6b280 0x07735940>;
		fsl,num-tx-queues = <0x00000003>;
		fsl,num-rx-queues = <0x00000003>;
		fsl,wakeup_irq = <0x00000000>;
		power-domains = <0x000000d9>;
		status = "disabled";
	};
	mlb@5B060000 {
		compatible = "fsl,imx6q-mlb150";
		reg = <0x00000000 0x5b060000 0x00000000 0x00010000>;
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x00000109 0x00000004 0x00000000 0x0000010a 0x00000004>;
		clocks = <0x00000003 0x000000f3 0x00000003 0x000000f2 0x00000003 0x000000f4>;
		clock-names = "mlb", "hclk", "ipg";
		assigned-clocks = <0x00000003 0x000000f3 0x00000003 0x000000f2 0x00000003 0x000000f4>;
		assigned-clock-rates = <0x13de4355 0x13de4355 0x04f790d5>;
		power-domains = <0x000000da>;
		status = "disabled";
	};
	gpt0@5d140000 {
		compatible = "fsl,imx8qxp-gpt";
		reg = <0x00000000 0x5d140000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x00000050 0x00000004>;
		clocks = <0x00000003 0x00000000 0x00000003 0x0000000a>;
		clock-names = "ipg", "per";
		power-domains = <0x000000db>;
	};
	dsp@596e8000 {
		compatible = "fsl,imx8qxp-dsp";
		reserved-region = <0x000000dc>;
		reg = <0x00000000 0x596e8000 0x00000000 0x00088000>;
		clocks = <0x00000003 0x000001b4 0x00000003 0x000001b6 0x00000003 0x000001b5>;
		clock-names = "ipg", "ocram", "core";
		fsl,dsp-firmware = "imx/dsp/hifi4.bin";
		power-domains = <0x000000dd>;
	};
	esai@59010000 {
		compatible = "fsl,imx8qm-esai";
		reg = <0x00000000 0x59010000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000199 0x00000004>;
		clocks = <0x00000003 0x00000188 0x00000003 0x00000189 0x00000003 0x00000188 0x00000003 0x00000000>;
		clock-names = "core", "extal", "fsys", "spba";
		dmas = <0x000000c1 0x00000006 0x00000000 0x00000001 0x000000c1 0x00000007 0x00000000 0x00000000>;
		dma-names = "rx", "tx";
		power-domains = <0x000000de>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000df>;
		assigned-clocks = <0x00000003 0x00000160 0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x00000189>;
		assigned-clock-parents = <0x00000003 0x000001a5>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		fsl,txm-rxs;
	};
	spdif@59020000 {
		compatible = "fsl,imx8qm-spdif";
		reg = <0x00000000 0x59020000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000001c8 0x00000004 0x00000000 0x000001ca 0x00000004>;
		clocks = * 0x000000008320fe6c [0x00000050];
		clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3", "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba";
		dmas = <0x000000c1 0x00000008 0x00000000 0x00000005 0x000000c1 0x00000009 0x00000000 0x00000004>;
		dma-names = "rx", "tx";
		power-domains = <0x000000e0>;
		status = "disabled";
	};
	flexspi@05d120000 {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		compatible = "fsl,imx8qxp-flexspi";
		reg = <0x00000000 0x5d120000 0x00000000 0x00010000 0x00000000 0x08000000 0x00000000 0x10000000>;
		reg-names = "FlexSPI", "FlexSPI-memory";
		interrupts = <0x00000000 0x0000005c 0x00000004>;
		clocks = <0x00000003 0x00000061>;
		assigned-clock-rates = <0x01ba8140>;
		clock-names = "fspi";
		power-domains = <0x000000e1>;
		status = "disabled";
	};
	display-subsystem {
		compatible = "fsl,imx-display-subsystem";
		ports = <0x000000e2 0x000000e3>;
	};
	dma_cap {
		compatible = "dma-capability";
		only-dma-mask32 = <0x00000001>;
	};
	hsio@5f080000 {
		compatible = "fsl,imx8qm-hsio", "syscon";
		reg = <0x00000000 0x5f080000 0x00000000 0x000f0000>;
		linux,phandle = <0x000000e6>;
		phandle = <0x000000e6>;
	};
	ocotp {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		compatible = "fsl,imx8qxp-ocotp", "syscon";
	};
	pcie@0x5f010000 {
		compatible = "fsl,imx8qxp-pcie", "snps,dw-pcie";
		reg = <0x00000000 0x5f010000 0x00000000 0x00010000 0x00000000 0x7ff00000 0x00000000 0x00080000>;
		reg-names = "dbi", "config";
		reserved-region = <0x000000e4>;
		#address-cells = <0x00000003>;
		#size-cells = <0x00000002>;
		device_type = "pci";
		ranges = <0x81000000 0x00000000 0x00000000 0x00000000 0x7ff80000 0x00000000 0x00010000 0x82000000 0x00000000 0x70000000 0x00000000 0x70000000 0x00000000 0x0ff00000>;
		num-lanes = <0x00000001>;
		#interrupt-cells = <0x00000001>;
		interrupts = <0x00000000 0x00000066 0x00000004 0x00000000 0x00000068 0x00000004>;
		interrupt-names = "msi";
		clocks = <0x00000003 0x00000140 0x00000003 0x00000141 0x00000003 0x00000148 0x00000003 0x00000143 0x00000003 0x00000142>;
		clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_per", "pcie_inbound_axi";
		interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
		interrupt-map = * 0x00000000832103f0 [0x00000080];
		power-domains = <0x000000e5>;
		fsl,max-link-speed = <0x00000003>;
		hsio-cfg = <0x00000003>;
		hsio = <0x000000e6>;
		ctrl-id = <0x00000001>;
		cpu-base-addr = <0x80000000>;
		status = "disabled";
	};
	imx_ion {
		compatible = "fsl,mxc-ion";
		fsl,heap-id = <0x00000000>;
	};
	vpu@2c000000 {
		compatible = "nxp,imx8qm-vpu", "nxp,imx8qxp-vpu";
		reg = <0x00000000 0x2c000000 0x00000000 0x01000000>;
		reg-names = "vpu_regs";
		interrupts = <0x00000000 0x000001d0 0x00000004 0x00000000 0x000001d1 0x00000004 0x00000000 0x000001d2 0x00000004 0x00000000 0x000001d3 0x00000004 0x00000000 0x000001d4 0x00000004>;
		interrupt-names = "enc_irq", "enc_fiq", "dec_irq", "dec_fiq", "dec_sif";
		clocks = <0x00000003 0x000001ea>;
		clock-names = "vpu_clk";
		assigned-clocks = <0x00000003 0x000001ea>;
		power-domains = <0x000000e7>;
		status = "disabled";
	};
	vpu_decoder@2c000000 {
		compatible = "nxp,imx8qm-b0-vpudec", "nxp,imx8qxp-b0-vpudec";
		boot-region = <0x000000e8>;
		rpc-region = <0x000000e9>;
		reg = <0x00000000 0x2c000000 0x00000000 0x01000000>;
		reg-names = "vpu_regs";
		power-domains = <0x000000e7>;
		reg-csr = <0x2d040000>;
		status = "okay";
		clocks = <0x00000003 0x000001ea>;
		clock-names = "vpu_clk";
		assigned-clocks = <0x00000003 0x000001ea>;
		core_type = <0x00000001>;
	};
	vpu_encoder@2d000000 {
		compatible = "nxp,imx8qxp-b0-vpuenc";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		boot-region = <0x000000ea>;
		rpc-region = <0x000000eb>;
		reserved-region = <0x000000ec>;
		reg = <0x00000000 0x2d000000 0x00000000 0x01000000 0x00000000 0x2c000000 0x00000000 0x02000000>;
		reg-names = "vpu_regs";
		power-domains = <0x000000ed>;
		reg-rpc-system = <0x40000000>;
		resolution-max = <0x00000780 0x00000438>;
		fps-max = <0x00000078>;
		status = "okay";
		core0@1020000 {
			compatible = "fsl,imx8-mu1-vpu-m0";
			reg = <0x01020000 0x00020000>;
			reg-csr = <0x01050000 0x00010000>;
			interrupts = <0x00000000 0x000001d6 0x00000004>;
			fsl,vpu_ap_mu_id = <0x00000011>;
			fw-buf-size = <0x00200000>;
			rpc-buf-size = <0x00080000>;
			print-buf-size = <0x00080000>;
		};
	};
	imx_rpmsg {
		compatible = "fsl,rpmsg-bus", "simple-bus";
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		mu_rpmsg@5d200000 {
			compatible = "fsl,imx6sx-mu";
			reg = <0x00000000 0x5d200000 0x00000000 0x00010000>;
			interrupts = <0x00000000 0x000000b8 0x00000004>;
			clocks = <0x00000003 0x00000211>;
			clock-names = "ipg";
			power-domains = <0x000000ee>;
		};
		rpmsg {
			compatible = "fsl,imx8qxp-rpmsg";
			status = "okay";
			mub-partition = <0x00000003>;
			power-domains = <0x000000ee>;
			memory-region = <0x000000ef>;
			vdev-nums = <0x00000002>;
			reg = <0x00000000 0x90000000 0x00000000 0x00020000>;
		};
	};
	caam@0x31400000 {
		compatible = "fsl,sec-v4.0";
		reg = <0x00000000 0x31400000 0x00000000 0x00400000>;
		interrupts = <0x00000000 0x00000094 0x00000004>;
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		ranges = <0x00000000 0x00000000 0x31400000 0x00400000>;
		fsl,first-jr-index = <0x00000002>;
		fsl,sec-era = <0x00000009>;
		status = "disabled";
		jr1@0x20000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00020000 0x00001000>;
			interrupts = <0x00000000 0x000001c4 0x00000004>;
			power-domains = <0x000000f0>;
			status = "disabled";
		};
		jr2@30000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00030000 0x00001000>;
			interrupts = <0x00000000 0x000001c5 0x00000004>;
			power-domains = <0x000000f1>;
			status = "okay";
		};
		jr3@40000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00040000 0x00001000>;
			interrupts = <0x00000000 0x000001c6 0x00000004>;
			power-domains = <0x000000f2>;
			status = "okay";
		};
	};
	caam-sm@31800000 {
		compatible = "fsl,imx6q-caam-sm";
		reg = <0x00000000 0x31800000 0x00000000 0x00010000>;
	};
	sc-powerkey {
		compatible = "fsl,imx8-pwrkey";
		linux,keycode = <0x00000074>;
		wakeup-source;
	};
	wdog {
		compatible = "fsl,imx8-wdt";
	};
	firmware {
		android {
			compatible = "android,firmware";
			fstab {
				compatible = "android,fstab";
				vendor {
					compatible = "android,vendor";
					dev_sd = "/dev/block/platform/5b020000.usdhc/by-name/vendor";
					dev_emmc = "/dev/block/platform/5b010000.usdhc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,inode_readahead_blks=8";
					fsmgr_flags = "wait,slotselect,avb";
				};
			};
			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor";
			};
		};
	};
	chosen {
		bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200";
		stdout-path = "/serial@5a060000";
	};
	bt_rfkill {
		compatible = "fsl,mxc_bt_rfkill";
		bt-power-gpios = <0x00000010 0x00000011 0x00000000>;
		status = "okay";
	};
	brcmfmac {
		compatible = "cypress,brcmfmac";
		pinctrl-names = "init", "idle", "default";
		pinctrl-0 = <0x000000f3>;
		pinctrl-1 = <0x000000f3>;
		pinctrl-2 = <0x000000f4>;
	};
	regulators {
		compatible = "simple-bus";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		fixedregulator@0 {
			compatible = "regulator-fixed";
			reg = <0x00000000>;
			regulator-name = "core-12v-pwr";
			regulator-min-microvolt = <0x00b71b00>;
			regulator-max-microvolt = <0x00b71b00>;
			regulator-always-on;
			linux,phandle = <0x000000f5>;
			phandle = <0x000000f5>;
		};
		fixedregulator@1 {
			compatible = "regulator-fixed";
			reg = <0x00000001>;
			regulator-name = "core-5v-pwr";
			regulator-min-microvolt = <0x004c4b40>;
			regulator-max-microvolt = <0x004c4b40>;
			regulator-always-on;
			vin-supply = <0x000000f5>;
			linux,phandle = <0x000000f6>;
			phandle = <0x000000f6>;
		};
		reg_1v8_gps@2 {
			compatible = "regulator-fixed";
			reg = <0x00000002>;
			regulator-name = "gps-pwr";
			regulator-min-microvolt = <0x001b7740>;
			regulator-max-microvolt = <0x001b7740>;
			gpio = <0x00000010 0x00000004 0x00000000>;
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
			vin-supply = <0x000000f6>;
		};
		reg_1v8_bt_wifi@3 {
			compatible = "regulator-fixed";
			reg = <0x00000003>;
			regulator-name = "bt-wifi-pwr";
			regulator-min-microvolt = <0x001b7740>;
			regulator-max-microvolt = <0x001b7740>;
			regulator-boot-on;
			regulator-always-on;
			gpio = <0x00000010 0x00000017 0x00000000>;
			enable-active-high;
			vin-supply = <0x000000f6>;
		};
		reg_3v3_wifi@4 {
			compatible = "regulator-fixed";
			reg = <0x00000004>;
			regulator-name = "wifi-pwr-en";
			regulator-min-microvolt = <0x00325aa0>;
			regulator-max-microvolt = <0x00325aa0>;
			regulator-boot-on;
			regulator-always-on;
			gpio = <0x00000010 0x00000018 0x00000000>;
			enable-active-high;
			vin-supply = <0x000000f6>;
			linux,phandle = <0x000000d6>;
			phandle = <0x000000d6>;
		};
		reg_codec_pwri@5 {
			compatible = "regulator-fixed";
			reg = <0x00000005>;
			regulator-name = "codec-pwr-en";
			regulator-min-microvolt = <0x00325aa0>;
			regulator-max-microvolt = <0x00325aa0>;
			regulator-boot-on;
			regulator-always-on;
			enable-active-high;
		};
	};
	sound-bt {
		compatible = "fsl,imx-audio-bt";
		model = "bt-audio";
		cpu-dai = <0x000000f7>;
		audio-codec = <0x000000f8>;
		codec-master;
		status = "disabled";
	};
	codec-bt-sco {
		compatible = "linux,bt-sco";
		status = "disabled";
		linux,phandle = <0x000000f8>;
		phandle = <0x000000f8>;
	};
	lvds0_panel {
		compatible = "cpt,claa123fca5xg";
		port {
			endpoint {
				remote-endpoint = <0x000000f9>;
				linux,phandle = <0x00000039>;
				phandle = <0x00000039>;
			};
		};
	};
	lvds1_panel {
		compatible = "cpt,claa123fca5xg";
		port {
			endpoint {
				remote-endpoint = <0x000000fa>;
				linux,phandle = <0x00000046>;
				phandle = <0x00000046>;
			};
		};
	};
	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		use-gicv3-workaround;
		trusty-irq {
			use-gicv3-workaround;
			compatible = "android,trusty-irq-v1";
			interrupt-templates = <0x000000fb 0x00000000>;
			interrupt-ranges = <0x00000000 0x0000000f 0x00000000>;
		};
		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
		trusty-log {
			compatible = "android,trusty-log-v1";
		};
	};
	interrupt-controller@0 {
		compatible = "android,CustomIPI";
		interrupt-controller;
		#interrupt-cells = <0x00000001>;
		linux,phandle = <0x000000fb>;
		phandle = <0x000000fb>;
	};
};
boot_prep_linux 






====boot_relocate_fdt======0000000083200000===d00dfeed===
====boot_relocate_fdt===0000000083200000===0000000083200000====== 



   Using Device Tree in place at 0000000083200000, end 000000008321544d



/dma-controller@591F0000, 56208
/dma-controller@599F0000, 57184
/dma-controller@5a1f0000, 55332
/dma-controller@5a1f0000, 55332






















do_bootm_linux 
====libfdt fdt_valid======0000000083200000===d00dfeed===
/ {
	model = "Freescale i.MX8QXP MEK";
	compatible = "fsl,imx8qxp-mek", "fsl,imx8qxp";
	interrupt-parent = <0x00000001>;
	#address-cells = <0x00000002>;
	#size-cells = <0x00000002>;
	cpus {
		#address-cells = <0x00000002>;
		#size-cells = <0x00000000>;
		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000000>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			operating-points = <0x00124f80 0x00000000 0x000dbba0 0x00000000>;
			clocks = <0x00000003 0x00000149>;
			clock-latency = <0x0000ee6c>;
			#cooling-cells = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000006>;
			phandle = <0x00000006>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000001>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000007>;
			phandle = <0x00000007>;
		};
		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000002>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000008>;
			phandle = <0x00000008>;
		};
		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0x00000000 0x00000003>;
			enable-method = "psci";
			next-level-cache = <0x00000002>;
			sched-energy-costs = <0x00000004 0x00000005>;
			linux,phandle = <0x00000009>;
			phandle = <0x00000009>;
		};
		l2-cache0 {
			compatible = "cache";
			linux,phandle = <0x00000002>;
			phandle = <0x00000002>;
		};
		idle-states {
			entry-method = "psci";
			cpu-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <0x000001f4>;
				exit-latency-us = <0x000001f4>;
				min-residency-us = <0x00001388>;
			};
			cluster-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010033>;
				local-timer-stop;
				entry-latency-us = <0x000001f4>;
				exit-latency-us = <0x000008fc>;
				min-residency-us = <0x000036b0>;
			};
		};
		energy-costs {
			core-cost-a35 {
				busy-cost-data = <0x00000355 0x00000657 0x00000400 0x00000934>;
				idle-cost-data = <0x0000005e 0x00000000>;
				linux,phandle = <0x00000004>;
				phandle = <0x00000004>;
			};
			cluster-cost-a35 {
				busy-cost-data = <0x00000355 0x00000854 0x00000400 0x00000c17>;
				idle-cost-data = <0x0000040d 0x0000040d>;
				linux,phandle = <0x00000005>;
				phandle = <0x00000005>;
			};
		};
	};
	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x00000001 0x00000007 0x00003f04>;
		interrupt-affinity = <0x00000006 0x00000007 0x00000008 0x00000009>;
	};
	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
		cpu_suspend = <0xc4000001>;
		cpu_off = <0xc4000002>;
		cpu_on = <0xc4000003>;
	};
	aliases {
		csi0 = "/vehicle_rpmsg_m4/camera/csi@58227000";
		dpu0 = "/vehicle_rpmsg_m4/dpu@56180000";
		ethernet0 = "/ethernet@5b040000";
		ethernet1 = "/ethernet@5b050000";
		dsi_phy0 = "/vehicle_rpmsg_m4/dsi_phy@56228300";
		dsi_phy1 = "/vehicle_rpmsg_m4/dsi_phy@56248300";
		mipi_dsi0 = "/vehicle_rpmsg_m4/mipi_dsi@56228000";
		mipi_dsi1 = "/vehicle_rpmsg_m4/mipi_dsi@56248000";
		ldb0 = "/vehicle_rpmsg_m4/ldb@562210e0";
		ldb1 = "/vehicle_rpmsg_m4/ldb@562410e0";
		isi0 = "/vehicle_rpmsg_m4/camera/isi@58100000";
		isi1 = "/vehicle_rpmsg_m4/camera/isi@58110000";
		isi2 = "/vehicle_rpmsg_m4/camera/isi@58120000";
		isi3 = "/vehicle_rpmsg_m4/camera/isi@58130000";
		isi4 = "/vehicle_rpmsg_m4/camera/isi@58140000";
		isi5 = "/vehicle_rpmsg_m4/camera/isi@58150000";
		isi6 = "/vehicle_rpmsg_m4/camera/isi@58160000";
		isi7 = "/vehicle_rpmsg_m4/camera/isi@58170000";
		serial0 = "/serial@5a060000";
		serial1 = "/serial@5a070000";
		serial2 = "/serial@5a080000";
		serial3 = "/serial@5a090000";
		mmc0 = "/usdhc@5b010000";
		mmc1 = "/usdhc@5b020000";
		mmc2 = "/usdhc@5b030000";
		can0 = "/can@5a8d0000";
		can1 = "/can@5a8e0000";
		can2 = "/can@5a8f0000";
		i2c1 = "/i2c-rpbus-1";
		i2c5 = "/i2c-rpbus-5";
		i2c12 = "/i2c-rpbus-12";
		i2c13 = "/i2c-rpbus-13";
		i2c14 = "/i2c-rpbus-14";
		i2c15 = "/i2c-rpbus-15";
	};



	memory@80000000 {
		device_type = "memory";
		reg = <0x00000000 0x80200000 0x00000000 0x07e00000 
			   0x00000000 0x8a000000 0x00000000 0x06000000 
			   0x00000000 0x90c00000 0x00000000 0x6d400000 
			   0x00000008 0x80000000 0x00000000 0x40000000>;
	};
	reserved-memory {
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		decoder_boot@0x84000000 {
			no-map;
			reg = <0x00000000 0x84000000 0x00000000 0x02000000>;
			linux,phandle = <0x000000e8>;
			phandle = <0x000000e8>;
		};
		encoder_boot@0x86000000 {
			no-map;
			reg = <0x00000000 0x86000000 0x00000000 0x00200000>;
			linux,phandle = <0x000000ea>;
			phandle = <0x000000ea>;
		};
		rpmsg@0x90000000 {
			no-map;
			reg = <0x00000000 0x90000000 0x00000000 0x00400000>;
			linux,phandle = <0x000000e4>;
			phandle = <0x000000e4>;
		};
		rpmsg_dma@0x90400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00000000 0x90400000 0x00000000 0x00800000>;
			linux,phandle = <0x000000ef>;
			phandle = <0x000000ef>;
		};
		decoder_rpc@0x92000000 {
			no-map;
			reg = <0x00000000 0x92000000 0x00000000 0x00200000>;
			linux,phandle = <0x000000e9>;
			phandle = <0x000000e9>;
		};
		encoder_rpc@0x92200000 {
			no-map;
			reg = <0x00000000 0x92200000 0x00000000 0x00200000>;
			linux,phandle = <0x000000eb>;
			phandle = <0x000000eb>;
		};
		dsp@0x92400000 {
			no-map;
			reg = <0x00000000 0x92400000 0x00000000 0x02000000>;
			linux,phandle = <0x000000dc>;
			phandle = <0x000000dc>;
		};
		encoder_reserved@0x94400000 {
			no-map;
			reg = <0x00000000 0x94400000 0x00000000 0x00800000>;
			linux,phandle = <0x000000ec>;
			phandle = <0x000000ec>;
		};
		imx_ion@0 {
			compatible = "imx-ion-pool";
			reg = <0x00000000 0xf8000000 0x00000000 0x08000000>;
			status = "disabled";
		};
	};






	interrupt-controller@51a00000 {
		compatible = "arm,gic-v3";
		reg = <0x00000000 0x51a00000 0x00000000 0x00010000 0x00000000 0x51b00000 0x00000000 0x000c0000>;
		#interrupt-cells = <0x00000003>;
		interrupt-controller;
		interrupts = <0x00000001 0x00000009 0x00003f04>;
		interrupt-parent = <0x00000001>;
		linux,phandle = <0x00000001>;
		phandle = <0x00000001>;
	};
	mu@5d1c0000 {
		compatible = "fsl,imx8-mu";
		reg = <0x00000000 0x5d1c0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000b1 0x00000004>;
		interrupt-parent = <0x00000001>;
		fsl,scu_ap_mu_id = <0x00000000>;
		status = "okay";
	};
	mu13@5d280000 {
		compatible = "fsl,imx8-mu-dsp";
		reg = <0x00000000 0x5d280000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000c0 0x00000004>;
		fsl,dsp_ap_mu_id = <0x0000000d>;
		status = "okay";
	};
	mu_m4@37440000 {
		compatible = "fsl,imx8-mu0-vpu-m4";
		reg = <0x00000000 0x37440000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000010 0x00000004>;
		fsl,vpu_ap_mu_id = <0x0000000f>;
		status = "okay";
	};
	mu_m0@2d000000 {
		compatible = "fsl,imx8-mu0-vpu-m0";
		reg = <0x00000000 0x2d000000 0x00000000 0x00020000>;
		interrupts = <0x00000000 0x000001d5 0x00000004>;
		fsl,vpu_ap_mu_id = <0x00000010>;
		status = "okay";
	};
	mu1_m0@2d020000 {
		compatible = "fsl,imx8-mu1-vpu-m0";
		reg = <0x00000000 0x2d020000 0x00000000 0x00020000>;
		interrupts = <0x00000000 0x000001d6 0x00000004>;
		fsl,vpu_ap_mu_id = <0x00000011>;
		status = "okay";
	};
	clk {
		compatible = "fsl,imx8qxp-clk";
		#clock-cells = <0x00000001>;
		linux,phandle = <0x00000003>;
		phandle = <0x00000003>;
	};
	iomuxc {
		compatible = "fsl,imx8qxp-iomuxc";
		pinctrl-names = "default";
		pinctrl-0 = <0x0000000a>;
		imx8qxp-mek {
			hoggrp {
				fsl,pins = <0x0000004c 0x00000000 0x0600004c 0x00000044 0x00000000 0x000514a0>;
				linux,phandle = <0x0000000a>;
				phandle = <0x0000000a>;
			};
			csi0lpi2c0grp {
				fsl,pins = <0x00000098 0x00000000 0xc2000020 0x00000099 0x00000000 0xc2000020>;
				linux,phandle = <0x0000000f>;
				phandle = <0x0000000f>;
			};
			esai0grp {
				fsl,pins = * 0x00000000832015ec [0x00000078];
				linux,phandle = <0x000000df>;
				phandle = <0x000000df>;
			};
			lpuart0grp {
				fsl,pins = <0x0000006f 0x00000000 0x06000020 0x00000070 0x00000000 0x06000020>;
				linux,phandle = <0x000000b9>;
				phandle = <0x000000b9>;
			};
			lpuart1grp {
				fsl,pins = <0x0000004d 0x00000000 0x06000020 0x0000004e 0x00000000 0x06000020 0x0000004f 0x00000000 0x06000020 0x00000050 0x00000000 0x06000020>;
				linux,phandle = <0x000000bc>;
				phandle = <0x000000bc>;
			};
			lpuart2grp {
				fsl,pins = <0x00000071 0x00000000 0x06000020 0x00000072 0x00000000 0x06000020>;
				linux,phandle = <0x000000be>;
				phandle = <0x000000be>;
			};
			lpuart3grp {
				fsl,pins = <0x0000006e 0x00000002 0x06000020 0x0000006d 0x00000002 0x06000020>;
				linux,phandle = <0x000000c0>;
				phandle = <0x000000c0>;
			};
			cm40i2cgrp {
				fsl,pins = <0x00000063 0x00000001 0x0600004c 0x00000064 0x00000001 0x0600004c>;
			};
			lpi2cgrp {
				fsl,pins = <0x0000007a 0x00000001 0x06000020 0x0000007b 0x00000001 0x06000020>;
				linux,phandle = <0x0000009c>;
				phandle = <0x0000009c>;
			};
			lpspi2grp {
				fsl,pins = <0x0000005c 0x00000000 0x0600004c 0x0000005a 0x00000000 0x0600004c 0x0000005b 0x00000000 0x0600004c 0x00000059 0x00000000 0x06000021>;
				linux,phandle = <0x000000b6>;
				phandle = <0x000000b6>;
			};
			sai0grp {
				fsl,pins = <0x00000054 0x00000000 0x0600004c 0x00000053 0x00000000 0x0600004c 0x00000055 0x00000000 0x0600004c 0x00000052 0x00000000 0x0600006c>;
				linux,phandle = <0x000000c3>;
				phandle = <0x000000c3>;
			};
			sai1grp {
				fsl,pins = <0x00000056 0x00000000 0x06000040 0x00000057 0x00000001 0x06000040 0x00000058 0x00000001 0x06000040 0x00000060 0x00000002 0x06000060>;
				linux,phandle = <0x000000c5>;
				phandle = <0x000000c5>;
			};
			sai2grp {
				fsl,pins = <0x0000006a 0x00000001 0x06000040 0x00000069 0x00000001 0x06000040 0x0000006b 0x00000001 0x06000040>;
				linux,phandle = <0x000000c7>;
				phandle = <0x000000c7>;
			};
			usdhc1grp {
				fsl,pins = * 0x0000000083201a54 [0x00000084];
				linux,phandle = <0x000000d1>;
				phandle = <0x000000d1>;
			};
			usdhc1grp100mhz {
				fsl,pins = * 0x0000000083201b1c [0x00000084];
				linux,phandle = <0x000000d2>;
				phandle = <0x000000d2>;
			};
			usdhc1grp200mhz {
				fsl,pins = * 0x0000000083201be4 [0x00000084];
				linux,phandle = <0x000000d3>;
				phandle = <0x000000d3>;
			};
			usdhc2grp {
				fsl,pins = * 0x0000000083201ca8 [0x00000048];
				linux,phandle = <0x000000d5>;
				phandle = <0x000000d5>;
			};
			pcieagrp {
				fsl,pins = <0x00000000 0x00000004 0x06000021 0x00000001 0x00000004 0x06000021 0x00000002 0x00000004 0x04000021>;
			};
			mipicsi0gpiogrp {
				fsl,pins = <0x0000009b 0x00000000 0x00000021 0x0000009a 0x00000000 0x00000021>;
			};
			gpio3grp {
				fsl,pins = * 0x0000000083201db0 [0x00000054];
				linux,phandle = <0x000000ac>;
				phandle = <0x000000ac>;
			};
			wifigrp {
				fsl,pins = <0x00000087 0x00000003 0x00000020>;
				linux,phandle = <0x000000f4>;
				phandle = <0x000000f4>;
			};
			wifi_initgrp {
				fsl,pins = <0x00000087 0x00000000 0x00000020>;
				linux,phandle = <0x000000f3>;
				phandle = <0x000000f3>;
			};
			parallelcsigrp {
				fsl,pins = * 0x0000000083201ee0 [0x000000a8];
			};
			codecgrp {
				fsl,pins = <0x00000095 0x00000004 0x04000021>;
			};
		};
	};
	vehicle_core {
		compatible = "nxp,imx-vehicle";
		status = "okay";
	};
	vehicle_rpmsg_m4 {
		compatible = "nxp,imx-vehicle-m4";
		status = "okay";
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		clk1 {
			compatible = "fsl,imx8qxp-post-clk";
			#clock-cells = <0x00000001>;
			linux,phandle = <0x0000000d>;
			phandle = <0x0000000d>;
		};
		irqsteer@58220000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x58220000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x00000140 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x00000003 0x00000000>;
			clock-names = "ipg";
			power-domains = <0x0000000b>;
			linux,phandle = <0x0000000c>;
			phandle = <0x0000000c>;
		};
		i2c@58226000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x58226000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000000c>;
			clocks = <0x0000000d 0x00000139 0x0000000d 0x00000138>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x00000139>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x0000000e>;
			clock-frequency = <0x000f4240>;
			pinctrl-names = "default";
			pinctrl-0 = <0x0000000f>;
			status = "okay";
			max9286_mipi@6A {
				compatible = "maxim,max9286_mipi";
				reg = <0x0000006a>;
				clocks = <0x00000003 0x00000000>;
				clock-names = "capture_mclk";
				mclk = <0x019bfcc0>;
				mclk_source = <0x00000000>;
				pwn-gpios = <0x00000010 0x00000007 0x00000000>;
				virtual-channel;
				status = "okay";
				port {
					endpoint {
						remote-endpoint = <0x00000011>;
						data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
						linux,phandle = <0x00000050>;
						phandle = <0x00000050>;
					};
				};
			};
		};
		dpu_intsteer@56000000 {
			compatible = "fsl,imx8qxp-dpu-intsteer", "syscon";
			reg = <0x00000000 0x56000000 0x00000000 0x00010000>;
			linux,phandle = <0x0000001c>;
			phandle = <0x0000001c>;
		};
		pixel-combiner@56020000 {
			compatible = "fsl,imx8qxp-pixel-combiner";
			reg = <0x00000000 0x56020000 0x00000000 0x00010000>;
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000024>;
			phandle = <0x00000024>;
		};
		prg@56040000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56040000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000fb 0x0000000d 0x000000fa>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000013>;
			phandle = <0x00000013>;
		};
		prg@56050000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56050000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000fd 0x0000000d 0x000000fc>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000014>;
			phandle = <0x00000014>;
		};
		prg@56060000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56060000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x000000ff 0x0000000d 0x000000fe>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000015>;
			phandle = <0x00000015>;
		};
		prg@56070000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56070000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000101 0x0000000d 0x00000100>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000016>;
			phandle = <0x00000016>;
		};
		prg@56080000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56080000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000103 0x0000000d 0x00000102>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000017>;
			phandle = <0x00000017>;
		};
		prg@56090000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x56090000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000105 0x0000000d 0x00000104>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000018>;
			phandle = <0x00000018>;
		};
		prg@560a0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560a0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000107 0x0000000d 0x00000106>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000019>;
			phandle = <0x00000019>;
		};
		prg@560b0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560b0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x00000109 0x0000000d 0x00000108>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001a>;
			phandle = <0x0000001a>;
		};
		prg@560c0000 {
			compatible = "fsl,imx8qxp-prg", "fsl,imx8qm-prg";
			reg = <0x00000000 0x560c0000 0x00000000 0x00010000>;
			clocks = <0x0000000d 0x0000010b 0x0000000d 0x0000010a>;
			clock-names = "apb", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001b>;
			phandle = <0x0000001b>;
		};
		dpr-channel@560d0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560d0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000013>;
			fsl,prgs = <0x00000013>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001e>;
			phandle = <0x0000001e>;
		};
		dpr-channel@560e0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560e0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000014>;
			fsl,prgs = <0x00000014 0x00000013>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x0000001f>;
			phandle = <0x0000001f>;
		};
		dpr-channel@560f0000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x560f0000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001e>;
			fsl,prgs = <0x00000015>;
			clocks = <0x0000000d 0x0000010c 0x0000000d 0x0000010d 0x0000000d 0x0000010e>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000020>;
			phandle = <0x00000020>;
		};
		dpr-channel@56100000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56100000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001c>;
			fsl,prgs = <0x00000016 0x00000017>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000021>;
			phandle = <0x00000021>;
		};
		dpr-channel@56110000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56110000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x0000001d>;
			fsl,prgs = <0x00000018 0x00000019>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000022>;
			phandle = <0x00000022>;
		};
		dpr-channel@56120000 {
			compatible = "fsl,imx8qxp-dpr-channel", "fsl,imx8qm-dpr-channel";
			reg = <0x00000000 0x56120000 0x00000000 0x00010000>;
			fsl,sc-resource = <0x00000019>;
			fsl,prgs = <0x0000001a 0x0000001b>;
			clocks = <0x0000000d 0x000001fe 0x0000000d 0x000001ff 0x0000000d 0x0000010f>;
			clock-names = "apb", "b", "rtram";
			power-domains = <0x00000012>;
			status = "okay";
			linux,phandle = <0x00000023>;
			phandle = <0x00000023>;
		};
		dpu@56180000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-dpu", "fsl,imx8qm-dpu";
			reg = <0x00000000 0x56180000 0x00000000 0x00040000>;
			intsteer = <0x0000001c>;
			interrupts = * 0x0000000083203458 [0x00000078];
			interrupt-names = "irq_common", "irq_stream0a", "irq_stream0b", "irq_stream1a", "irq_stream1b", "irq_reserved0", "irq_reserved1", "irq_blit", "irq_dpr0", "irq_dpr1";
			clocks = <0x0000000d 0x000001bd 0x0000000d 0x000001be 0x0000000d 0x000000f8 0x0000000d 0x000000f9>;
			clock-names = "pll0", "pll1", "disp0", "disp1";
			power-domains = <0x0000001d>;
			fsl,dpr-channels = <0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000022 0x00000023>;
			fsl,pixel-combiner = <0x00000024>;
			status = "okay";
			port@0 {
				reg = <0x00000000>;
				linux,phandle = <0x000000e2>;
				phandle = <0x000000e2>;
				lvds0-endpoint {
					remote-endpoint = <0x00000025>;
					linux,phandle = <0x00000038>;
					phandle = <0x00000038>;
				};
				lvds1-endpoint {
					remote-endpoint = <0x00000026>;
					linux,phandle = <0x0000003a>;
					phandle = <0x0000003a>;
				};
				mipi-dsi-endpoint {
					remote-endpoint = <0x00000027>;
					linux,phandle = <0x00000030>;
					phandle = <0x00000030>;
				};
			};
			port@1 {
				reg = <0x00000001>;
				linux,phandle = <0x000000e3>;
				phandle = <0x000000e3>;
				lvds0-endpoint {
					remote-endpoint = <0x00000028>;
					linux,phandle = <0x00000045>;
					phandle = <0x00000045>;
				};
				lvds1-endpoint {
					remote-endpoint = <0x00000029>;
					linux,phandle = <0x00000047>;
					phandle = <0x00000047>;
				};
				mipi-dsi-endpoint {
					remote-endpoint = <0x0000002a>;
					linux,phandle = <0x00000041>;
					phandle = <0x00000041>;
				};
			};
		};
		irqsteer@56220000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x56220000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x0000003b 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x0000000d 0x000001cb>;
			clock-names = "ipg";
			power-domains = <0x0000002b>;
			linux,phandle = <0x0000002c>;
			phandle = <0x0000002c>;
		};
		csr@56221000 {
			compatible = "fsl,imx8qxp-mipi-dsi-csr", "syscon";
			reg = <0x00000000 0x56221000 0x00000000 0x00001000>;
			linux,phandle = <0x0000002f>;
			phandle = <0x0000002f>;
		};
		dsi_phy@56228300 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "mixel,imx8qxp-mipi-dsi-phy";
			reg = <0x00000000 0x56228300 0x00000000 0x00000100>;
			#phy-cells = <0x00000000>;
			status = "disabled";
			linux,phandle = <0x0000002d>;
			phandle = <0x0000002d>;
		};
		mipi_dsi_bridge@56228000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "nwl,mipi-dsi";
			reg = <0x00000000 0x56228000 0x00000000 0x00000300>;
			interrupts = <0x00000010 0x00000004>;
			interrupt-parent = <0x0000002c>;
			clocks = <0x0000000d 0x000001bf 0x0000000d 0x000001c9 0x0000000d 0x000001ca>;
			clock-names = "phy_ref", "tx_esc", "rx_esc";
			assigned-clocks = <0x0000000d 0x000001ef 0x0000000d 0x000001f0 0x0000000d 0x000001c9 0x0000000d 0x000001ca>;
			assigned-clock-rates = <0x00000000 0x00000000 0x0112a880 0x044aa200>;
			assigned-clock-parents = <0x0000000d 0x000001ec 0x0000000d 0x000001ec>;
			power-domains = <0x0000002b>;
			phys = <0x0000002d>;
			phy-names = "dphy";
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x0000002e>;
					linux,phandle = <0x00000031>;
					phandle = <0x00000031>;
				};
			};
		};
		mipi_dsi@56228000 {
			compatible = "fsl,imx8qxp-mipi-dsi";
			clocks = <0x0000000d 0x000001c1 0x0000000d 0x000001bf 0x00000003 0x00000000>;
			clock-names = "pixel", "bypass", "phy_ref";
			power-domains = <0x0000002b>;
			csr = <0x0000002f>;
			phys = <0x0000002d>;
			phy-names = "dphy";
			pwr-delay = <0x0000000a>;
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x00000030>;
					linux,phandle = <0x00000027>;
					phandle = <0x00000027>;
				};
			};
			port@1 {
				endpoint {
					remote-endpoint = <0x00000031>;
					linux,phandle = <0x0000002e>;
					phandle = <0x0000002e>;
				};
			};
		};
		lvds_region@56220000 {
			compatible = "fsl,imx8qxp-lvds-region", "syscon";
			reg = <0x00000000 0x56220000 0x00000000 0x00010000>;
			linux,phandle = <0x00000034>;
			phandle = <0x00000034>;
		};
		ldb_phy@56221000 {
			compatible = "mixel,lvds-combo-phy";
			reg = <0x00000000 0x56221000 0x00000000 0x00000100 0x00000000 0x56228000 0x00000000 0x00001000>;
			#phy-cells = <0x00000000>;
			clocks = <0x0000000d 0x000001c6>;
			clock-names = "phy";
			status = "okay";
			linux,phandle = <0x00000036>;
			phandle = <0x00000036>;
		};
		i2c@56226000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-lpi2c", "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x56226000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000002c>;
			clocks = <0x0000000d 0x00000113 0x0000000d 0x00000116>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x00000111>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x00000032>;
			clock-frequency = <0x00061a80>;
			status = "disabled";
		};
		ldb@562210e0 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-ldb";
			clocks = <0x0000000d 0x000001c3 0x0000000d 0x000001c4 0x0000000d 0x000001dc 0x0000000d 0x000001dd>;
			clock-names = "pixel", "bypass", "aux_pixel", "aux_bypass";
			power-domains = <0x00000033>;
			gpr = <0x00000034>;
			aux-gpr = <0x00000035>;
			status = "okay";
			lvds-channel@0 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000000>;
				phys = <0x00000036 0x00000037>;
				phy-names = "ldb_phy", "aux_ldb_phy";
				fsl,data-mapping = "spwg";
				fsl,data-width = <0x00000018>;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000038>;
						linux,phandle = <0x00000025>;
						phandle = <0x00000025>;
					};
				};
				port@1 {
					reg = <0x00000001>;
					endpoint {
						remote-endpoint = <0x00000039>;
						linux,phandle = <0x000000f9>;
						phandle = <0x000000f9>;
					};
				};
			};
			lvds-channel@1 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000001>;
				phys = <0x00000036>;
				phy-names = "ldb_phy";
				status = "disabled";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x0000003a>;
						linux,phandle = <0x00000026>;
						phandle = <0x00000026>;
					};
				};
			};
		};
		pwm@56224000 {
			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
			reg = <0x00000000 0x56224000 0x00000000 0x00001000>;
			clocks = <0x0000000d 0x0000011a 0x0000000d 0x0000020e 0x0000000d 0x0000011b>;
			clock-names = "ipg", "per", "32k";
			assigned-clocks = <0x0000000d 0x0000020e>;
			assigned-clock-rates = <0x016e3600>;
			#pwm-cells = <0x00000002>;
			power-domains = <0x0000003b>;
			status = "disabled";
		};
		irqsteer@56240000 {
			compatible = "nxp,imx-irqsteer";
			reg = <0x00000000 0x56240000 0x00000000 0x00001000>;
			interrupts = <0x00000000 0x0000003c 0x00000004>;
			interrupt-controller;
			interrupt-parent = <0x00000001>;
			#interrupt-cells = <0x00000002>;
			clocks = <0x0000000d 0x000001e4>;
			clock-names = "ipg";
			power-domains = <0x0000003c>;
			linux,phandle = <0x0000003d>;
			phandle = <0x0000003d>;
		};
		csr@56241000 {
			compatible = "fsl,imx8qxp-mipi-dsi-csr", "syscon";
			reg = <0x00000000 0x56241000 0x00000000 0x00001000>;
			linux,phandle = <0x00000040>;
			phandle = <0x00000040>;
		};
		dsi_phy@56248300 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "mixel,imx8qxp-mipi-dsi-phy";
			reg = <0x00000000 0x56248300 0x00000000 0x00000100>;
			#phy-cells = <0x00000000>;
			status = "disabled";
			linux,phandle = <0x0000003e>;
			phandle = <0x0000003e>;
		};
		mipi_dsi_bridge@56248000 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "nwl,mipi-dsi";
			reg = <0x00000000 0x56248000 0x00000000 0x00000300>;
			interrupts = <0x00000010 0x00000004>;
			interrupt-parent = <0x0000003d>;
			clocks = <0x0000000d 0x000001d8 0x0000000d 0x000001e2 0x0000000d 0x000001e3>;
			clock-names = "phy_ref", "tx_esc", "rx_esc";
			assigned-clocks = <0x0000000d 0x000001f9 0x0000000d 0x000001fa 0x0000000d 0x000001e2 0x0000000d 0x000001e3>;
			assigned-clock-rates = <0x00000000 0x00000000 0x0112a880 0x044aa200>;
			assigned-clock-parents = <0x0000000d 0x000001f6 0x0000000d 0x000001f6>;
			power-domains = <0x0000003c>;
			phys = <0x0000003e>;
			phy-names = "dphy";
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x0000003f>;
					linux,phandle = <0x00000042>;
					phandle = <0x00000042>;
				};
			};
		};
		mipi_dsi@56248000 {
			compatible = "fsl,imx8qxp-mipi-dsi";
			clocks = <0x0000000d 0x000001da 0x0000000d 0x000001d8 0x0000000d 0x00000000>;
			clock-names = "pixel", "bypass", "phy_ref";
			power-domains = <0x0000003c>;
			csr = <0x00000040>;
			phys = <0x0000003e>;
			phy-names = "dphy";
			pwr-delay = <0x0000000a>;
			status = "disabled";
			port@0 {
				endpoint {
					remote-endpoint = <0x00000041>;
					linux,phandle = <0x0000002a>;
					phandle = <0x0000002a>;
				};
			};
			port@1 {
				endpoint {
					remote-endpoint = <0x00000042>;
					linux,phandle = <0x0000003f>;
					phandle = <0x0000003f>;
				};
			};
		};
		lvds_region@56240000 {
			compatible = "fsl,imx8qxp-lvds-region", "syscon";
			reg = <0x00000000 0x56240000 0x00000000 0x00010000>;
			linux,phandle = <0x00000035>;
			phandle = <0x00000035>;
		};
		ldb_phy@56241000 {
			compatible = "mixel,lvds-combo-phy";
			reg = <0x00000000 0x56241000 0x00000000 0x00000100 0x00000000 0x56248000 0x00000000 0x00001000>;
			#phy-cells = <0x00000000>;
			clocks = <0x0000000d 0x000001df>;
			clock-names = "phy";
			status = "okay";
			linux,phandle = <0x00000037>;
			phandle = <0x00000037>;
		};
		i2c@56246000 {
			compatible = "fsl,imx8qxp-lpi2c", "fsl,imx8qm-lpi2c";
			reg = <0x00000000 0x56246000 0x00000000 0x00001000>;
			interrupts = <0x00000008 0x00000004>;
			interrupt-parent = <0x0000003d>;
			clocks = <0x0000000d 0x000001ce 0x0000000d 0x000001d1>;
			clock-names = "per", "ipg";
			assigned-clocks = <0x0000000d 0x000001cc>;
			assigned-clock-rates = <0x016e3600>;
			power-domains = <0x00000043>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			clock-frequency = <0x000186a0>;
			status = "disabled";
		};
		ldb@562410e0 {
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			compatible = "fsl,imx8qxp-ldb";
			clocks = <0x0000000d 0x000001dc 0x0000000d 0x000001dd 0x0000000d 0x000001c3 0x0000000d 0x000001c4>;
			clock-names = "pixel", "bypass", "aux_pixel", "aux_bypass";
			power-domains = <0x00000044>;
			gpr = <0x00000035>;
			aux-gpr = <0x00000034>;
			status = "disabled";
			lvds-channel@0 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000000>;
				phys = <0x00000037 0x00000036>;
				phy-names = "ldb_phy", "aux_ldb_phy";
				fsl,data-mapping = "spwg";
				fsl,data-width = <0x00000018>;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000045>;
						linux,phandle = <0x00000028>;
						phandle = <0x00000028>;
					};
				};
				port@1 {
					reg = <0x00000001>;
					endpoint {
						remote-endpoint = <0x00000046>;
						linux,phandle = <0x000000fa>;
						phandle = <0x000000fa>;
					};
				};
			};
			lvds-channel@1 {
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				reg = <0x00000001>;
				phys = <0x00000037>;
				phy-names = "ldb_phy";
				status = "disabled";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000047>;
						linux,phandle = <0x00000029>;
						phandle = <0x00000029>;
					};
				};
			};
		};
		camera {
			compatible = "fsl,mxc-md", "simple-bus";
			#address-cells = <0x00000002>;
			#size-cells = <0x00000002>;
			ranges;
			parallel_csi;
			status = "okay";
			isi@58100000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58100000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x00000129 0x00000000>;
				interface = <0x00000002 0x00000000 0x00000002>;
				clocks = <0x00000003 0x00000126>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000126>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x00000048>;
				status = "okay";
			};
			isi@58110000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58110000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012a 0x00000000>;
				interface = <0x00000002 0x00000001 0x00000002>;
				clocks = <0x00000003 0x00000127>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000127>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x00000049>;
				status = "okay";
			};
			isi@58120000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58120000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012b 0x00000000>;
				interface = <0x00000002 0x00000002 0x00000002>;
				clocks = <0x00000003 0x00000128>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000128>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004a>;
				status = "okay";
			};
			isi@58130000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58130000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012c 0x00000000>;
				interface = <0x00000002 0x00000003 0x00000002>;
				clocks = <0x00000003 0x00000129>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x00000129>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004b>;
				status = "okay";
			};
			isi@58140000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58140000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012d 0x00000000>;
				interface = <0x00000003 0x00000000 0x00000002>;
				clocks = <0x00000003 0x0000012a>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012a>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004c>;
				status = "disabled";
			};
			isi@58150000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58150000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012e 0x00000000>;
				interface = <0x00000003 0x00000001 0x00000002>;
				clocks = <0x00000003 0x0000012b>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012b>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004d>;
				status = "disabled";
			};
			isi@58160000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58160000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x0000012f 0x00000000>;
				interface = <0x00000003 0x00000002 0x00000002>;
				clocks = <0x00000003 0x0000012c>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012c>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004e>;
				status = "disabled";
			};
			isi@58170000 {
				compatible = "fsl,imx8-isi";
				reg = <0x00000000 0x58170000 0x00000000 0x00010000>;
				interrupts = <0x00000000 0x00000130 0x00000000>;
				interface = <0x00000003 0x00000003 0x00000002>;
				clocks = <0x00000003 0x0000012d>;
				clock-names = "per";
				assigned-clocks = <0x00000003 0x0000012d>;
				assigned-clock-rates = "#\C3F";
				power-domains = <0x0000004f>;
				status = "disabled";
			};
			csi@58227000 {
				compatible = "fsl,mxc-mipi-csi2";
				reg = <0x00000000 0x58227000 0x00000000 0x00001000 0x00000000 0x58221000 0x00000000 0x00001000>;
				interrupts = <0x0000000a 0x00000004>;
				interrupt-parent = <0x0000000c>;
				clocks = <0x00000003 0x00000000 0x0000000d 0x0000013c 0x0000000d 0x0000013d 0x00000003 0x00000123>;
				clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
				assigned-clocks = <0x0000000d 0x0000013c 0x0000000d 0x0000013d>;
				assigned-clock-rates = <0x15752a00 0x044aa200>;
				power-domains = <0x0000000b>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				virtual-channel;
				status = "okay";
				port@0 {
					reg = <0x00000000>;
					endpoint {
						remote-endpoint = <0x00000050>;
						data-lanes = <0x00000001 0x00000002 0x00000003 0x00000004>;
						linux,phandle = <0x00000011>;
						phandle = <0x00000011>;
					};
				};
			};
			pcsi@58261000 {
				compatible = "fsl,mxc-parallel-csi";
				reg = <0x00000000 0x58261000 0x00000000 0x00001000>;
				clocks = <0x00000003 0x00000208 0x00000003 0x00000209 0x00000003 0x00000206 0x00000003 0x00000207 0x00000003 0x00000205>;
				clock-names = "pixel", "ipg", "sel", "div", "dpll";
				assigned-clocks = <0x00000003 0x00000206 0x00000003 0x00000207>;
				assigned-clock-parents = <0x00000003 0x00000205>;
				assigned-clock-rates = <0x00000000 0x09896800>;
				power-domains = <0x00000051>;
				status = "disabled";
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
			};
			jpegdec@58400000 {
				compatible = "fsl,imx8-jpgdec";
				reg = <0x00000000 0x58400000 0x00000000 0x00040020>;
				interrupts = <0x00000000 0x00000135 0x00000004>;
				clocks = <0x00000003 0x0000011f 0x00000003 0x00000120>;
				clock-names = "ipg", "per";
				assigned-clocks = <0x00000003 0x0000011f 0x00000003 0x00000120>;
				assigned-clock-rates = "\EB\C2";
				power-domains = <0x00000052>;
				status = "disabled";
			};
			jpegenc@58450000 {
				compatible = "fsl,imx8-jpgenc";
				reg = <0x00000000 0x58450000 0x00000000 0x00240020>;
				interrupts = <0x00000000 0x00000131 0x00000004>;
				clocks = <0x00000003 0x0000011d 0x00000003 0x0000011e>;
				clock-names = "ipg", "per";
				assigned-clocks = <0x00000003 0x0000011d 0x00000003 0x0000011e>;
				assigned-clock-rates = "\EB\C2";
				power-domains = <0x00000053>;
				status = "disabled";
			};
		};
		sound-tlv320aic {
			compatible = "fsl,imx-audio-tlv320aic";
			model = "tlv320aic-audio";
			cpu_dai = <0x00000054>;
			audio-codec = <0x00000055>;
			asrc-controller = <0x00000056>;
			codec-master;
			audio-routing = "CPU-Playback", "ASRC-Playback", "Playback", "CPU-Playback", "ASRC-Capture", "CPU-Capture", "CPU-Capture", "Capture";
			status = "okay";
		};
	};
	rtc {
		compatible = "fsl,imx-sc-rtc";
	};
	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x00000001 0x0000000d 0x00003f08 0x00000001 0x0000000e 0x00003f08 0x00000001 0x0000000b 0x00003f08 0x00000001 0x0000000a 0x00003f08>;
		clock-frequency = <0x007a1200>;
		interrupt-parent = <0x00000001>;
	};
	imx8qx-pm {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		lsio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000057>;
			phandle = <0x00000057>;
			lsio_pwm0 {
				reg = <0x000000bf>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm1 {
				reg = <0x000000c0>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm2 {
				reg = <0x000000c1>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm3 {
				reg = <0x000000c2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm4 {
				reg = <0x000000c3>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm5 {
				reg = <0x000000c4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm6 {
				reg = <0x000000c5>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_pwm7 {
				reg = <0x000000c6>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_kpp {
				reg = <0x000000d4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpio0 {
				reg = <0x000000c7>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000a8>;
				phandle = <0x000000a8>;
			};
			lsio_gpio1 {
				reg = <0x000000c8>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000a9>;
				phandle = <0x000000a9>;
			};
			lsio_gpio2 {
				reg = <0x000000c9>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000aa>;
				phandle = <0x000000aa>;
			};
			lsio_gpio3 {
				reg = <0x000000ca>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ab>;
				phandle = <0x000000ab>;
			};
			lsio_gpio4 {
				reg = <0x000000cb>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ad>;
				phandle = <0x000000ad>;
			};
			lsio_gpio5 {
				reg = <0x000000cc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ae>;
				phandle = <0x000000ae>;
			};
			lsio_gpio6 {
				reg = <0x000000cd>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000af>;
				phandle = <0x000000af>;
			};
			lsio_gpio7 {
				reg = <0x000000ce>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000b0>;
				phandle = <0x000000b0>;
			};
			lsio_gpt0 {
				reg = <0x000000cf>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000db>;
				phandle = <0x000000db>;
			};
			lsio_gpt1 {
				reg = <0x000000d0>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt2 {
				reg = <0x000000d1>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt3 {
				reg = <0x000000d2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_gpt4 {
				reg = <0x000000d3>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_fspi0 {
				reg = <0x000000ed>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000e1>;
				phandle = <0x000000e1>;
			};
			lsio_fspi1 {
				reg = <0x000000ee>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
			};
			lsio_mu5a {
				reg = <0x000000da>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000057>;
				linux,phandle = <0x000000ee>;
				phandle = <0x000000ee>;
			};
		};
		connectivity_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000058>;
			phandle = <0x00000058>;
			conn_usb0 {
				reg = <0x00000103>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000010b>;
				linux,phandle = <0x00000059>;
				phandle = <0x00000059>;
				conn_usb0_phy {
					reg = <0x00000105>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000059>;
					wakeup-irq = <0x0000010b>;
					linux,phandle = <0x0000009e>;
					phandle = <0x0000009e>;
				};
			};
			conn_usb1 {
				reg = <0x00000104>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_usb2 {
				reg = <0x00000106>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000058>;
				wakeup-irq = <0x0000010f>;
				linux,phandle = <0x0000005a>;
				phandle = <0x0000005a>;
				conn_usb2_phy {
					reg = <0x00000107>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000005a>;
					wakeup-irq = <0x0000010f>;
					linux,phandle = <0x000000a6>;
					phandle = <0x000000a6>;
				};
			};
			conn_sdhc0 {
				reg = <0x000000f8>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d0>;
				phandle = <0x000000d0>;
			};
			conn_sdhc1 {
				reg = <0x000000f9>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d4>;
				phandle = <0x000000d4>;
			};
			conn_sdhc2 {
				reg = <0x000000fa>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000d7>;
				phandle = <0x000000d7>;
			};
			conn_enet0 {
				reg = <0x000000fb>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				wakeup-irq = <0x00000102>;
				linux,phandle = <0x000000d8>;
				phandle = <0x000000d8>;
			};
			conn_enet1 {
				reg = <0x000000fc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				fsl,wakeup_irq = <0x00000106>;
				linux,phandle = <0x000000d9>;
				phandle = <0x000000d9>;
			};
			conn_nand {
				reg = <0x00000109>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000a4>;
				phandle = <0x000000a4>;
			};
			conn_mlb0 {
				reg = <0x000000fd>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
				linux,phandle = <0x000000da>;
				phandle = <0x000000da>;
			};
			conn_dma4_ch0 {
				reg = <0x00000174>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch1 {
				reg = <0x00000175>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch2 {
				reg = <0x00000176>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch3 {
				reg = <0x00000177>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
			conn_dma4_ch4 {
				reg = <0x00000178>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000058>;
			};
		};
		audio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000005b>;
			phandle = <0x0000005b>;
			audio_audiopll0 {
				reg = <0x00000145>;
				power-domains = <0x0000005b>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000005c>;
				phandle = <0x0000005c>;
				audio_audiopll1 {
					reg = <0x000001ec>;
					power-domains = <0x0000005c>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000005d>;
					phandle = <0x0000005d>;
					audio_audioclk0 {
						reg = <0x000001ed>;
						power-domains = <0x0000005d>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x0000005e>;
						phandle = <0x0000005e>;
						audio_audioclk1 {
							reg = <0x000001ee>;
							#power-domain-cells = <0x00000000>;
							power-domains = <0x0000005e>;
							#address-cells = <0x00000001>;
							#size-cells = <0x00000000>;
							linux,phandle = <0x0000005f>;
							phandle = <0x0000005f>;
							PD_ASRC_0_RXA {
								reg = <0x00000040>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000060>;
								phandle = <0x00000060>;
								PD_ASRC_0_RXB {
									reg = <0x00000041>;
									power-domains = <0x00000060>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000061>;
									phandle = <0x00000061>;
									PD_ASRC_0_RXC {
										reg = <0x00000042>;
										power-domains = <0x00000061>;
										#power-domain-cells = <0x00000000>;
										#address-cells = <0x00000001>;
										#size-cells = <0x00000000>;
										linux,phandle = <0x00000062>;
										phandle = <0x00000062>;
										PD_ASRC_0_TXA {
											reg = <0x00000043>;
											power-domains = <0x00000062>;
											#power-domain-cells = <0x00000000>;
											#address-cells = <0x00000001>;
											#size-cells = <0x00000000>;
											linux,phandle = <0x00000063>;
											phandle = <0x00000063>;
											PD_ASRC_0_TXB {
												reg = <0x00000044>;
												power-domains = <0x00000063>;
												#power-domain-cells = <0x00000000>;
												#address-cells = <0x00000001>;
												#size-cells = <0x00000000>;
												linux,phandle = <0x00000064>;
												phandle = <0x00000064>;
												PD_ASRC_0_TXC {
													reg = <0x00000045>;
													power-domains = <0x00000064>;
													#power-domain-cells = <0x00000000>;
													#address-cells = <0x00000001>;
													#size-cells = <0x00000000>;
													linux,phandle = <0x00000065>;
													phandle = <0x00000065>;
													audio_asrc0 {
														reg = <0x0000019e>;
														#power-domain-cells = <0x00000000>;
														power-domains = <0x00000065>;
														linux,phandle = <0x000000cd>;
														phandle = <0x000000cd>;
													};
												};
											};
										};
									};
								};
							};
							PD_ASRC_1_RXA {
								reg = <0x0000006c>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000066>;
								phandle = <0x00000066>;
								PD_ASRC_1_RXB {
									reg = <0x0000006d>;
									power-domains = <0x00000066>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000067>;
									phandle = <0x00000067>;
									PD_ASRC_1_RXC {
										reg = <0x0000006e>;
										power-domains = <0x00000067>;
										#power-domain-cells = <0x00000000>;
										#address-cells = <0x00000001>;
										#size-cells = <0x00000000>;
										linux,phandle = <0x00000068>;
										phandle = <0x00000068>;
										PD_ASRC_1_TXA {
											reg = <0x0000006f>;
											power-domains = <0x00000068>;
											#power-domain-cells = <0x00000000>;
											#address-cells = <0x00000001>;
											#size-cells = <0x00000000>;
											linux,phandle = <0x00000069>;
											phandle = <0x00000069>;
											PD_ASRC_1_TXB {
												reg = <0x00000070>;
												power-domains = <0x00000069>;
												#power-domain-cells = <0x00000000>;
												#address-cells = <0x00000001>;
												#size-cells = <0x00000000>;
												linux,phandle = <0x0000006a>;
												phandle = <0x0000006a>;
												PD_ASRC_1_TXC {
													reg = <0x00000071>;
													power-domains = <0x0000006a>;
													#power-domain-cells = <0x00000000>;
													#address-cells = <0x00000001>;
													#size-cells = <0x00000000>;
													linux,phandle = <0x0000006b>;
													phandle = <0x0000006b>;
													audio_asrc1 {
														reg = <0x000001c6>;
														#power-domain-cells = <0x00000000>;
														power-domains = <0x0000006b>;
														linux,phandle = <0x000000ce>;
														phandle = <0x000000ce>;
													};
												};
											};
										};
									};
								};
							};
							PD_ESAI_0_RX {
								reg = <0x00000046>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x0000006c>;
								phandle = <0x0000006c>;
								PD_ESAI_0_TX {
									reg = <0x00000047>;
									power-domains = <0x0000006c>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x0000006d>;
									phandle = <0x0000006d>;
									audio_esai0 {
										reg = <0x0000019f>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x0000006d>;
										linux,phandle = <0x000000de>;
										phandle = <0x000000de>;
									};
								};
							};
							PD_SPDIF_0_RX {
								reg = <0x00000048>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x0000006e>;
								phandle = <0x0000006e>;
								PD_SPDIF_0_TX {
									reg = <0x00000049>;
									power-domains = <0x0000006e>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x0000006f>;
									phandle = <0x0000006f>;
									audio_spdif0 {
										reg = <0x000001a0>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x0000006f>;
										linux,phandle = <0x000000e0>;
										phandle = <0x000000e0>;
									};
								};
							};
							PD_SAI_0_RX {
								reg = <0x0000004c>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000070>;
								phandle = <0x00000070>;
								PD_SAI_0_TX {
									reg = <0x0000004d>;
									power-domains = <0x00000070>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000071>;
									phandle = <0x00000071>;
									audio_sai0 {
										reg = <0x0000013e>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000071>;
										linux,phandle = <0x000000c2>;
										phandle = <0x000000c2>;
									};
								};
							};
							PD_SAI_1_RX {
								reg = <0x0000004e>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000072>;
								phandle = <0x00000072>;
								PD_SAI_1_TX {
									reg = <0x0000004f>;
									power-domains = <0x00000072>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000073>;
									phandle = <0x00000073>;
									audio_sai1 {
										reg = <0x0000013f>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000073>;
										linux,phandle = <0x000000c4>;
										phandle = <0x000000c4>;
									};
								};
							};
							PD_SAI_2_RX {
								reg = <0x00000050>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000074>;
								phandle = <0x00000074>;
								audio_sai2 {
									reg = <0x00000140>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000074>;
									linux,phandle = <0x000000c6>;
									phandle = <0x000000c6>;
								};
							};
							PD_SAI_3_RX {
								reg = <0x00000051>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000075>;
								phandle = <0x00000075>;
								audio_sai3 {
									reg = <0x000001a2>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000075>;
									linux,phandle = <0x000000c8>;
									phandle = <0x000000c8>;
								};
							};
							PD_SAI_4_RX {
								reg = <0x00000074>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000076>;
								phandle = <0x00000076>;
								PD_SAI_4_TX {
									reg = <0x00000075>;
									power-domains = <0x00000076>;
									#power-domain-cells = <0x00000000>;
									#address-cells = <0x00000001>;
									#size-cells = <0x00000000>;
									linux,phandle = <0x00000077>;
									phandle = <0x00000077>;
									audio_sai4 {
										reg = <0x000001a3>;
										#power-domain-cells = <0x00000000>;
										power-domains = <0x00000077>;
										linux,phandle = <0x000000ca>;
										phandle = <0x000000ca>;
									};
								};
							};
							PD_SAI_5_TX {
								reg = <0x00000076>;
								power-domains = <0x0000005f>;
								#power-domain-cells = <0x00000000>;
								#address-cells = <0x00000001>;
								#size-cells = <0x00000000>;
								linux,phandle = <0x00000078>;
								phandle = <0x00000078>;
								audio_sai5 {
									reg = <0x000001a4>;
									#power-domain-cells = <0x00000000>;
									power-domains = <0x00000078>;
									linux,phandle = <0x000000cb>;
									phandle = <0x000000cb>;
								};
							};
							audio_gpt5 {
								reg = <0x000001a5>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt6 {
								reg = <0x000001a6>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt7 {
								reg = <0x000001a7>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt8 {
								reg = <0x000001a8>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt9 {
								reg = <0x000001a9>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_gpt10 {
								reg = <0x000001aa>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_amix {
								reg = <0x000001ca>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
								linux,phandle = <0x000000cc>;
								phandle = <0x000000cc>;
							};
							audio_mqs0 {
								reg = <0x000001cb>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
								linux,phandle = <0x000000cf>;
								phandle = <0x000000cf>;
							};
							audio_mclkout0 {
								reg = <0x000001ef>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
							audio_mclkout1 {
								reg = <0x000001f0>;
								#power-domain-cells = <0x00000000>;
								power-domains = <0x0000005f>;
							};
						};
					};
				};
			};
			PD_DSP_MU_A {
				reg = <0x000000e2>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000005b>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000079>;
				phandle = <0x00000079>;
				PD_DSP_MU_B {
					reg = <0x000000eb>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000079>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000007a>;
					phandle = <0x0000007a>;
					audio_ocram {
						reg = <0x00000201>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000007a>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x0000007b>;
						phandle = <0x0000007b>;
						audio_dsp {
							reg = <0x00000200>;
							#power-domain-cells = <0x00000000>;
							power-domains = <0x0000007b>;
							linux,phandle = <0x000000dd>;
							phandle = <0x000000dd>;
						};
					};
				};
			};
		};
		dma_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000007c>;
			phandle = <0x0000007c>;
			dma_elcdif_pll {
				reg = <0x00000143>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000007d>;
				phandle = <0x0000007d>;
				dma_lcd0 {
					reg = <0x000000bb>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007d>;
					linux,phandle = <0x00000097>;
					phandle = <0x00000097>;
				};
			};
			dma_flexcan0 {
				reg = <0x00000069>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				wakeup-irq = <0x000000eb>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000007e>;
				phandle = <0x0000007e>;
				dma_flexcan1 {
					reg = <0x0000006a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007e>;
					wakeup-irq = <0x000000ec>;
					linux,phandle = <0x000000a2>;
					phandle = <0x000000a2>;
				};
				dma_flexcan2 {
					reg = <0x0000006b>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000007e>;
					wakeup-irq = <0x000000ed>;
					linux,phandle = <0x000000a3>;
					phandle = <0x000000a3>;
				};
			};
			dma_ftm0 {
				reg = <0x00000067>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_ftm1 {
				reg = <0x00000068>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_adc0 {
				reg = <0x00000065>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x00000099>;
				phandle = <0x00000099>;
			};
			dma_lpi2c0 {
				reg = <0x00000060>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009a>;
				phandle = <0x0000009a>;
			};
			dma_lpi2c1 {
				reg = <0x00000061>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
			};
			dma_lpi2c2 {
				reg = <0x00000062>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009b>;
				phandle = <0x0000009b>;
			};
			dma_lpi2c3 {
				reg = <0x00000063>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x0000009d>;
				phandle = <0x0000009d>;
			};
			dma_lpuart0 {
				reg = <0x00000039>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				wakeup-irq = <0x00000159>;
				debug_console;
				linux,phandle = <0x000000b8>;
				phandle = <0x000000b8>;
			};
			dma_lpuart1 {
				reg = <0x0000003a>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015a>;
				linux,phandle = <0x0000007f>;
				phandle = <0x0000007f>;
				PD_UART1_RX {
					reg = <0x000001b0>;
					power-domains = <0x0000007f>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000080>;
					phandle = <0x00000080>;
					PD_UART1_TX {
						reg = <0x000001b1>;
						power-domains = <0x00000080>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000ba>;
						phandle = <0x000000ba>;
					};
				};
			};
			dma_lpuart2 {
				reg = <0x0000003b>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015b>;
				linux,phandle = <0x00000081>;
				phandle = <0x00000081>;
				PD_UART2_RX {
					reg = <0x000001b2>;
					power-domains = <0x00000081>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000082>;
					phandle = <0x00000082>;
					PD_UART2_TX {
						reg = <0x000001b3>;
						power-domains = <0x00000082>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000bd>;
						phandle = <0x000000bd>;
					};
				};
			};
			dma_lpuart3 {
				reg = <0x0000003c>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				wakeup-irq = <0x0000015c>;
				linux,phandle = <0x00000083>;
				phandle = <0x00000083>;
				PD_UART3_RX {
					reg = <0x000001b4>;
					power-domains = <0x00000083>;
					#power-domain-cells = <0x00000000>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x00000084>;
					phandle = <0x00000084>;
					PD_UART3_TX {
						reg = <0x000001b5>;
						power-domains = <0x00000084>;
						#power-domain-cells = <0x00000000>;
						#address-cells = <0x00000001>;
						#size-cells = <0x00000000>;
						linux,phandle = <0x000000bf>;
						phandle = <0x000000bf>;
					};
				};
			};
			dma_spi0 {
				reg = <0x00000035>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b3>;
				phandle = <0x000000b3>;
			};
			dma_spi1 {
				reg = <0x00000036>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b4>;
				phandle = <0x000000b4>;
			};
			dma_spi2 {
				reg = <0x00000037>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b5>;
				phandle = <0x000000b5>;
			};
			dma_spi3 {
				reg = <0x00000038>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x000000b7>;
				phandle = <0x000000b7>;
			};
			dma_pwm0 {
				reg = <0x000000bc>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000007c>;
				linux,phandle = <0x00000098>;
				phandle = <0x00000098>;
			};
		};
		gpu-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000085>;
			phandle = <0x00000085>;
			gpu0 {
				reg = <0x00000090>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000085>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x000000b1>;
				phandle = <0x000000b1>;
			};
		};
		vpu-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000021c>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000086>;
			phandle = <0x00000086>;
			VPU_ENC_MU {
				reg = <0x00000218>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000086>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000087>;
				phandle = <0x00000087>;
				VPU_ENC {
					reg = <0x00000206>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000087>;
					linux,phandle = <0x000000ed>;
					phandle = <0x000000ed>;
				};
			};
			VPU_DEC_MU {
				reg = <0x00000217>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000086>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000088>;
				phandle = <0x00000088>;
				VPU_DEC {
					reg = <0x00000205>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000088>;
					linux,phandle = <0x000000e7>;
					phandle = <0x000000e7>;
				};
			};
		};
		hsio-power-domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000089>;
			phandle = <0x00000089>;
			hsio_gpio {
				reg = <0x000000ac>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000089>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000008a>;
				phandle = <0x0000008a>;
				PD_HSIO_SERDES_1 {
					reg = <0x000000ab>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000008a>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008b>;
					phandle = <0x0000008b>;
					hsio_pcie1 {
						reg = <0x000000a9>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008b>;
						linux,phandle = <0x000000e5>;
						phandle = <0x000000e5>;
					};
				};
			};
		};
		cm40_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x0000008c>;
			phandle = <0x0000008c>;
			cm40_i2c {
				reg = <0x00000120>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000008c>;
			};
			cm40_intmux {
				reg = <0x00000121>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x0000008c>;
				early_power_on;
				linux,phandle = <0x00000096>;
				phandle = <0x00000096>;
			};
		};
		dc0_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x00000020>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000012>;
			phandle = <0x00000012>;
			dc0_pll0 {
				reg = <0x00000022>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000008d>;
				phandle = <0x0000008d>;
				dc0_pll1 {
					reg = <0x00000023>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000008d>;
					linux,phandle = <0x0000001d>;
					phandle = <0x0000001d>;
				};
			};
			mipi0_dsi_power_domain {
				reg = <0x00000189>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000002b>;
				phandle = <0x0000002b>;
				lvds0_power_domain {
					reg = <0x0000010a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x00000033>;
					phandle = <0x00000033>;
				};
				PD_AUX_LVDS0 {
					reg = <0x0000010a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008e>;
					phandle = <0x0000008e>;
					PD_DUAL_LVDS1 {
						reg = <0x0000010e>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008e>;
					};
				};
				mipi0_dsi_i2c0 {
					reg = <0x0000018b>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x00000032>;
					phandle = <0x00000032>;
				};
				mipi0_dsi_i2c1 {
					reg = <0x0000018c>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
				};
				mipi0_dsi_pwm0 {
					reg = <0x0000018a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000002b>;
					linux,phandle = <0x0000003b>;
					phandle = <0x0000003b>;
				};
			};
			mipi1_dsi_power_domain {
				reg = <0x0000018d>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000012>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x0000003c>;
				phandle = <0x0000003c>;
				lvds1_power_domain {
					reg = <0x0000010e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					linux,phandle = <0x00000044>;
					phandle = <0x00000044>;
				};
				PD_AUX_LVDS1 {
					reg = <0x0000010e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					#address-cells = <0x00000001>;
					#size-cells = <0x00000000>;
					linux,phandle = <0x0000008f>;
					phandle = <0x0000008f>;
					PD_DUAL_LVDS0 {
						reg = <0x0000010a>;
						#power-domain-cells = <0x00000000>;
						power-domains = <0x0000008f>;
					};
				};
				mipi1_dsi_i2c0 {
					reg = <0x0000018f>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
					linux,phandle = <0x00000043>;
					phandle = <0x00000043>;
				};
				mipi1_dsi_i2c1 {
					reg = <0x00000190>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
				};
				mipi1_dsi_pwm0 {
					reg = <0x0000018e>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000003c>;
				};
			};
		};
		imaging_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x00000179>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000048>;
			phandle = <0x00000048>;
			mipi_csi0_power_domain {
				reg = <0x00000191>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000000b>;
				phandle = <0x0000000b>;
				mipi_csi0_i2c0 {
					reg = <0x00000193>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000000b>;
					linux,phandle = <0x0000000e>;
					phandle = <0x0000000e>;
				};
				mipi_csi0_pwm {
					reg = <0x00000192>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x0000000b>;
				};
			};
			parallel_csi_power_domain {
				reg = <0x00000146>;
				#power-domain-cells = <0x00000000>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x00000051>;
				phandle = <0x00000051>;
				parallel_csi_i2c {
					reg = <0x00000149>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
				parallel_csi_pwm {
					reg = <0x00000147>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
				parallel_csi_pll {
					reg = <0x0000014a>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000051>;
				};
			};
			imaging_pdma1 {
				reg = <0x0000017a>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x00000049>;
				phandle = <0x00000049>;
			};
			imaging_pdma2 {
				reg = <0x0000017b>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004a>;
				phandle = <0x0000004a>;
			};
			imaging_pdma3 {
				reg = <0x0000017c>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004b>;
				phandle = <0x0000004b>;
			};
			imaging_pdma4 {
				reg = <0x0000017d>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004c>;
				phandle = <0x0000004c>;
			};
			imaging_pdma5 {
				reg = <0x0000017e>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004d>;
				phandle = <0x0000004d>;
			};
			imaging_pdma6 {
				reg = <0x0000017f>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004e>;
				phandle = <0x0000004e>;
			};
			imaging_pdma7 {
				reg = <0x00000180>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				linux,phandle = <0x0000004f>;
				phandle = <0x0000004f>;
			};
			PD_JPEG_DEC_MP {
				reg = <0x00000214>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000090>;
				phandle = <0x00000090>;
				imaging_jpeg_dec {
					reg = <0x00000181>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000090>;
					linux,phandle = <0x00000052>;
					phandle = <0x00000052>;
				};
			};
			PD_JPEG_ENC_MP {
				reg = <0x00000215>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000048>;
				#address-cells = <0x00000001>;
				#size-cells = <0x00000000>;
				linux,phandle = <0x00000091>;
				phandle = <0x00000091>;
				imaging_jpeg_enc {
					reg = <0x00000185>;
					#power-domain-cells = <0x00000000>;
					power-domains = <0x00000091>;
					linux,phandle = <0x00000053>;
					phandle = <0x00000053>;
				};
			};
		};
		caam_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x0000fff0>;
			#power-domain-cells = <0x00000000>;
			#address-cells = <0x00000001>;
			#size-cells = <0x00000000>;
			linux,phandle = <0x00000092>;
			phandle = <0x00000092>;
			caam_job_ring1 {
				reg = <0x000001f4>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f0>;
				phandle = <0x000000f0>;
			};
			caam_job_ring2 {
				reg = <0x000001f5>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f1>;
				phandle = <0x000000f1>;
			};
			caam_job_ring3 {
				reg = <0x000001f6>;
				#power-domain-cells = <0x00000000>;
				power-domains = <0x00000092>;
				linux,phandle = <0x000000f2>;
				phandle = <0x000000f2>;
			};
		};
	};
	thermal-sensor {
		compatible = "nxp,imx8qxp-sc-tsens";
		tsens-num = <0x00000003>;
		#thermal-sensor-cells = <0x00000001>;
		linux,phandle = <0x00000093>;
		phandle = <0x00000093>;
	};
	thermal-zones {
		cpu-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000000>;
			trips {
				trip0 {
					temperature = <0x0001a1f8>;
					hysteresis = <0x000007d0>;
					type = "passive";
					linux,phandle = <0x00000094>;
					phandle = <0x00000094>;
				};
				trip1 {
					temperature = <0x0001f018>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
			cooling-maps {
				map0 {
					trip = <0x00000094>;
					cooling-device = <0x00000006 0xffffffff 0xffffffff>;
				};
			};
		};
		drc-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000001>;
			status = "disabled";
			trips {
				trip0 {
					temperature = <0x0001a1f8>;
					hysteresis = <0x000007d0>;
					type = "passive";
				};
				trip1 {
					temperature = <0x0001f018>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
		};
		pmic-thermal0 {
			polling-delay-passive = <0x000000fa>;
			polling-delay = <0x000007d0>;
			thermal-sensors = <0x00000093 0x00000002>;
			trips {
				trip0 {
					temperature = <0x0001adb0>;
					hysteresis = <0x000007d0>;
					type = "passive";
					linux,phandle = <0x00000095>;
					phandle = <0x00000095>;
				};
				trip1 {
					temperature = <0x0001e848>;
					hysteresis = <0x000007d0>;
					type = "critical";
				};
			};
			cooling-maps {
				map0 {
					trip = <0x00000095>;
					cooling-device = <0x00000006 0xffffffff 0xffffffff>;
				};
			};
		};
	};
	intmux@37400000 {
		compatible = "nxp,imx-intmux";
		reg = <0x00000000 0x37400000 0x00000000 0x00001000>;
		interrupts = * 0x000000008320b0f0 [0x00000060];
		interrupt-controller;
		interrupt-parent = <0x00000001>;
		#interrupt-cells = <0x00000002>;
		clocks = <0x00000003 0x000001e5>;
		clock-names = "ipg";
		power-domains = <0x00000096>;
		status = "disabled";
	};
	lcdif@5a180000 {
		compatible = "fsl,imx8qxp-lcdif", "fsl,imx28-lcdif";
		reg = <0x00000000 0x5a180000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000af 0x00000003 0x00000215 0x00000003 0x000000ad>;
		clock-names = "pix", "disp_axi", "axi";
		assigned-clocks = <0x00000003 0x00000218 0x00000003 0x00000213 0x00000003 0x00000216>;
		assigned-clock-parents = <0x00000003 0x00000217 0x00000003 0x00000212>;
		assigned-clock-rates = <0x00000000 0x016e3600 0x2fec1100>;
		interrupts = <0x00000000 0x0000003e 0x00000004>;
		power-domains = <0x00000097>;
		status = "disabled";
	};
	pwm@5a190000 {
		compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
		reg = <0x00000000 0x5a190000 0x00000000 0x00001000>;
		clocks = <0x00000003 0x000000aa 0x00000003 0x000000ac>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x000000ac>;
		assigned-clock-rates = <0x016e3600>;
		#pwm-cells = <0x00000002>;
		power-domains = <0x00000098>;
		status = "disabled";
	};
	i2c-rpbus-1 {
		compatible = "fsl,i2c-rpbus";
		status = "okay";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		tlv320aic3x@18 {
			compatible = "ti,tlv320aic3104";
			reg = <0x00000018>;
			clocks = <0x00000003 0x000001ac>;
			clock-names = "mclk";
			ai3x-micbias-vg = <0x00000003>;
			linux,phandle = <0x00000055>;
			phandle = <0x00000055>;
		};
	};
	i2c-rpbus-5 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-12 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-13 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
	};
	i2c-rpbus-14 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	i2c-rpbus-15 {
		compatible = "fsl,i2c-rpbus";
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
	};
	adc@5a880000 {
		compatible = "fsl,imx8qxp-adc";
		reg = <0x00000000 0x5a880000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000f0 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x000000a9 0x00000003 0x000000a7>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x000000a9>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x00000099>;
		status = "disabled";
	};
	i2c@5a800000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a800000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000dc 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x0000009d 0x00000003 0x00000095>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000009d>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009a>;
		status = "disabled";
		clock-frequency = <0x000f4240>;
	};
	i2c@5a820000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a820000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000de 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x0000009f 0x00000003 0x00000097>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000009f>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009b>;
		status = "okay";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		clock-frequency = <0x000f4240>;
		pinctrl-names = "default";
		pinctrl-0 = <0x0000009c>;
	};
	i2c@5a830000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x00000000 0x5a830000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x000000df 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x000000a0 0x00000003 0x00000098>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x000000a0>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x0000009d>;
		status = "disabled";
		clock-frequency = <0x000f4240>;
	};
	usbmisc@5b0d0200 {
		#index-cells = <0x00000001>;
		compatible = "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
		reg = <0x00000000 0x5b0d0200 0x00000000 0x00000200>;
		linux,phandle = <0x000000a1>;
		phandle = <0x000000a1>;
	};
	usbphy@0x5b100000 {
		compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
		reg = <0x00000000 0x5b100000 0x00000000 0x00001000>;
		clocks = <0x00000003 0x000000ef>;
		power-domains = <0x0000009e>;
		fsl,tx-d-cal = <0x00000072>;
		linux,phandle = <0x000000a0>;
		phandle = <0x000000a0>;
	};
	usb@5b0d0000 {
		compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
		reg = <0x00000000 0x5b0d0000 0x00000000 0x00000200>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x0000010b 0x00000004>;
		fsl,usbphy = <0x000000a0>;
		fsl,usbmisc = <0x000000a1 0x00000000>;
		clocks = <0x00000003 0x000000ec>;
		ahb-burst-config = <0x00000000>;
		tx-burst-size-dword = <0x00000010>;
		rx-burst-size-dword = <0x00000010>;
		#stream-id-cells = <0x00000001>;
		power-domains = <0x00000059>;
		status = "okay";
		dr_mode = "peripheral";
	};
	can@5a8d0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8d0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000eb 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x0000007e>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	can@5a8e0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8e0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000ec 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x000000a2>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	can@5a8f0000 {
		compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
		reg = <0x00000000 0x5a8f0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000ed 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000008c 0x00000003 0x00000092>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x00000003 0x00000092>;
		assigned-clock-rates = <0x02625a00>;
		power-domains = <0x000000a3>;
		clk-src = <0x00000000>;
		status = "disabled";
	};
	dma-apbh@5b810000 {
		compatible = "fsl,imx28-dma-apbh";
		reg = <0x00000000 0x5b810000 0x00000000 0x00002000>;
		interrupts = <0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004 0x00000000 0x00000112 0x00000004>;
		interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
		#dma-cells = <0x00000001>;
		dma-channels = <0x00000004>;
		clocks = <0x00000003 0x000000e2>;
		power-domains = <0x000000a4>;
		linux,phandle = <0x000000a5>;
		phandle = <0x000000a5>;
	};
	gpmi-nand@5b812000 {
		compatible = "fsl,imx8qxp-gpmi-nand";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		reg = <0x00000000 0x5b812000 0x00000000 0x00002000 0x00000000 0x5b814000 0x00000000 0x00002000>;
		reg-names = "gpmi-nand", "bch";
		interrupts = <0x00000000 0x00000110 0x00000004>;
		interrupt-names = "bch";
		clocks = <0x00000003 0x000000e0 0x00000003 0x000000de 0x00000003 0x000000e1 0x00000003 0x000000df>;
		clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch", "gpmi_apb_bch";
		dmas = <0x000000a5 0x00000000>;
		dma-names = "rx-tx";
		power-domains = <0x000000a4>;
		assigned-clocks = <0x00000003 0x000000e0>;
		assigned-clock-rates = <0x02faf080>;
		status = "disabled";
	};
	usbphynop1 {
		compatible = "usb-nop-xceiv";
		clocks = <0x00000003 0x000000e8>;
		clock-names = "main_clk";
		power-domains = <0x000000a6>;
		linux,phandle = <0x000000a7>;
		phandle = <0x000000a7>;
	};
	usb3@5b110000 {
		compatible = "Cadence,usb3";
		reg = * 0x000000008320c500 [0x00000050];
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x0000010f 0x00000004>;
		clocks = <0x00000003 0x000000eb 0x00000003 0x000000ea 0x00000003 0x000000e9 0x00000003 0x000000e6 0x00000003 0x000000e7>;
		clock-names = "usb3_lpm_clk", "usb3_bus_clk", "usb3_aclk", "usb3_ipg_clk", "usb3_core_pclk";
		power-domains = <0x0000005a>;
		cdns3,usbphy = <0x000000a7>;
		status = "okay";
		dr_mode = "host";
	};
	wu {
		compatible = "fsl,imx8-wu";
		interrupt-controller;
		#interrupt-cells = <0x00000003>;
		interrupt-parent = <0x00000001>;
		linux,phandle = <0x0000009f>;
		phandle = <0x0000009f>;
	};
	gpio@5d080000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d080000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000088 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000a8>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d090000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d090000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000089 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000a9>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0a0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0a0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008a 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000aa>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0b0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0b0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008b 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ab>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
		pinctrl-name = "default";
		pinctrl-0 = <0x000000ac>;
		linux,phandle = <0x00000010>;
		phandle = <0x00000010>;
	};
	gpio@5d0c0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0c0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008c 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ad>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0d0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0d0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008d 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000ae>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0e0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0e0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008e 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000af>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpio@5d0f0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x00000000 0x5d0f0000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000008f 0x00000004>;
		gpio-controller;
		#gpio-cells = <0x00000002>;
		power-domains = <0x000000b0>;
		interrupt-controller;
		#interrupt-cells = <0x00000002>;
	};
	gpu@53100000 {
		compatible = "fsl,imx8-gpu";
		reg = <0x00000000 0x53100000 0x00000000 0x00040000>;
		interrupts = <0x00000000 0x00000040 0x00000004>;
		clocks = <0x00000003 0x00000006 0x00000003 0x00000008>;
		clock-names = "core", "shader";
		assigned-clocks = <0x00000003 0x00000006 0x00000003 0x00000008>;
		assigned-clock-rates = <0x29b92700 0x32a9f880>;
		power-domains = <0x000000b1>;
		status = "okay";
		linux,phandle = <0x000000b2>;
		phandle = <0x000000b2>;
	};
	imx8_gpu_ss {
		compatible = "fsl,imx8qxp-gpu", "fsl,imx8-gpu-ss";
		cores = <0x000000b2>;
		reg = <0x00000000 0x80000000 0x00000000 0x80000000 0x00000000 0x00000000 0x00000000 0x10000000>;
		reg-names = "phys_baseaddr", "contiguous_mem";
		status = "okay";
	};
	ddr_pmu@5c020000 {
		compatible = "fsl,imx8-ddr-pmu";
		reg = <0x00000000 0x5c020000 0x00000000 0x00010000>;
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x00000083 0x00000004>;
	};
	lpspi@5a000000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a000000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000d8 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000085 0x00000003 0x0000007d>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000085>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b3>;
		status = "disabled";
	};
	lpspi@5a010000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a010000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000d9 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000086 0x00000003 0x0000007e>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000086>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b4>;
		status = "disabled";
	};
	lpspi@5a020000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a020000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000da 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000087 0x00000003 0x0000007f>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000087>;
		assigned-clock-rates = <0x016e3600>;
		power-domains = <0x000000b5>;
		status = "disabled";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000b6>;
	};
	lpspi@5a030000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x00000000 0x5a030000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000000db 0x00000004>;
		interrupt-parent = <0x00000001>;
		clocks = <0x00000003 0x00000088 0x00000003 0x00000080>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000088>;
		assigned-clock-rates = <0x01312d00>;
		power-domains = <0x000000b7>;
		status = "disabled";
	};
	serial@5a060000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a060000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x00000159 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x00000003 0x00000003 0x00000001>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x00000003>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000b8>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000b9>;
	};
	serial@5a070000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a070000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015a 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007a 0x00000003 0x00000074>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007a>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000ba>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000b 0x00000000 0x00000000 0x000000bb 0x0000000a 0x00000000 0x00000001>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000bc>;
	};
	serial@5a080000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a080000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015b 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007b 0x00000003 0x00000075>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007b>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000bd>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000d 0x00000000 0x00000000 0x000000bb 0x0000000c 0x00000000 0x00000001>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000be>;
	};
	serial@5a090000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x00000000 0x5a090000 0x00000000 0x00001000>;
		interrupts = <0x00000000 0x0000015c 0x00000004>;
		interrupt-parent = <0x0000009f>;
		clocks = <0x00000003 0x0000007c 0x00000003 0x00000076>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x00000003 0x0000007c>;
		assigned-clock-rates = <0x04c4b400>;
		power-domains = <0x000000bf>;
		dma-names = "tx", "rx";
		dmas = <0x000000bb 0x0000000f 0x00000000 0x00000000 0x000000bb 0x0000000e 0x00000000 0x00000001>;
		status = "disabled";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c0>;
	};
	dma-controller@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320d8c0 [0x00000100];
		#dma-cells = <0x00000003>;
		dma-channels = <0x00000010>;
		interrupts = * 0x000000008320d9ec [0x000000c0];
		interrupt-names = "edma2-chan0-rx", "edma2-chan1-tx", "edma2-chan2-rx", "edma2-chan3-tx", "edma2-chan4-rx", "edma2-chan5-tx", "edma2-chan6-rx", "edma2-chan7-tx", "edma2-chan8-rx", "edma2-chan9-tx", "edma2-chan10-rx", "edma2-chan11-tx", "edma2-chan12-rx", "edma2-chan13-tx", "edma2-chan14-rx", "edma2-chan15-tx";
		status = "okay";
		linux,phandle = <0x000000bb>;
		phandle = <0x000000bb>;
	};
	dma-controller@591F0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320dc2c [0x00000120];
		#dma-cells = <0x00000003>;
		shared-interrupt;
		dma-channels = <0x00000012>;
		interrupts = * 0x000000008320dd84 [0x000000d8];
		interrupt-names = "edma0-chan0-rx", "edma0-chan1-rx", "edma0-chan2-rx", "edma0-chan3-tx", "edma0-chan4-tx", "edma0-chan5-tx", "edma0-chan6-rx", "edma0-chan7-tx", "edma0-chan8-rx", "edma0-chan9-tx", "edma0-chan12-rx", "edma0-chan13-tx", "edma0-chan14-rx", "edma0-chan15-tx", "edma0-chan16-rx", "edma0-chan17-rx", "edma0-chan21-tx", "edma0-chan23-rx";
		status = "okay";
		linux,phandle = <0x000000c1>;
		phandle = <0x000000c1>;
	};
	dma-controller@599F0000 {
		compatible = "fsl,imx8qm-edma";
		reg = * 0x000000008320dffc [0x00000090];
		#dma-cells = <0x00000003>;
		shared-interrupt;
		dma-channels = <0x00000009>;
		interrupts = * 0x000000008320e0c4 [0x0000006c];
		interrupt-names = "edma1-chan0-rx", "edma1-chan1-rx", "edma1-chan2-rx", "edma1-chan3-tx", "edma1-chan4-tx", "edma1-chan5-tx", "edma1-chan8-rx", "edma1-chan9-tx", "edma1-chan10-tx";
		status = "okay";
		linux,phandle = <0x000000c9>;
		phandle = <0x000000c9>;
	};
	acm@59e00000 {
		compatible = "nxp,imx8qm-acm";
		reg = <0x00000000 0x59e00000 0x00000000 0x001d0000>;
		status = "okay";
	};
	sai@59040000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59040000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013a 0x00000004>;
		clocks = <0x00000003 0x0000018a 0x00000003 0x00000000 0x00000003 0x0000018b 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x000000c1 0x0000000c 0x00000000 0x00000001 0x000000c1 0x0000000d 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000c2>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c3>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018b>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		linux,phandle = <0x00000054>;
		phandle = <0x00000054>;
	};
	sai@59050000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59050000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013c 0x00000004>;
		clocks = <0x00000003 0x0000018c 0x00000003 0x00000000 0x00000003 0x0000018d 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x000000c1 0x0000000e 0x00000000 0x00000001 0x000000c1 0x0000000f 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000c4>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018d>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c5>;
		linux,phandle = <0x000000f7>;
		phandle = <0x000000f7>;
	};
	sai@59060000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59060000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000013e 0x00000004>;
		clocks = <0x00000003 0x0000018e 0x00000003 0x00000000 0x00000003 0x0000018f 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx";
		dmas = <0x000000c1 0x00000010 0x00000000 0x00000001>;
		status = "okay";
		power-domains = <0x000000c6>;
		assigned-clocks = <0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x0000018f>;
		assigned-clock-rates = <0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		pinctrl-names = "default";
		pinctrl-0 = <0x000000c7>;
	};
	sai@59070000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59070000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000143 0x00000004>;
		clocks = <0x00000003 0x00000190 0x00000003 0x00000000 0x00000003 0x00000191 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx";
		dmas = <0x000000c1 0x00000011 0x00000000 0x00000001>;
		status = "disabled";
		power-domains = <0x000000c8>;
	};
	sai@59820000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59820000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000149 0x00000004>;
		clocks = <0x00000003 0x00000192 0x00000003 0x00000000 0x00000003 0x00000193 0x00000003 0x00000000 0x00000003 0x00000000>;
		dmas = <0x000000c9 0x00000008 0x00000000 0x00000001 0x000000c9 0x00000009 0x00000000 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		status = "okay";
		power-domains = <0x000000ca>;
		assigned-clocks = <0x00000003 0x00000176 0x00000003 0x00000185 0x00000003 0x000001a6 0x00000003 0x000001aa 0x00000003 0x00000193>;
		assigned-clock-parents = <0x00000003 0x000001a7>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x05dc0000 0x00bb8000 0x05dc0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
	};
	sai@59830000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x00000000 0x59830000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000014b 0x00000004>;
		clocks = <0x00000003 0x00000194 0x00000003 0x00000000 0x00000003 0x00000195 0x00000003 0x00000000 0x00000003 0x00000000>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "tx";
		dmas = <0x000000c9 0x0000000a 0x00000000 0x00000000>;
		status = "okay";
		power-domains = <0x000000cb>;
		assigned-clocks = <0x00000003 0x00000178 0x00000003 0x00000185 0x00000003 0x000001a6 0x00000003 0x000001aa 0x00000003 0x00000195>;
		assigned-clock-parents = <0x00000003 0x000001a7>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x05dc0000 0x00bb8000 0x05dc0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
	};
	amix@59840000 {
		compatible = "fsl,imx8qm-amix";
		reg = <0x00000000 0x59840000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x00000187>;
		clock-names = "ipg";
		power-domains = <0x000000cc>;
		status = "disabled";
	};
	asrc@59000000 {
		compatible = "fsl,imx8qm-asrc0";
		reg = <0x00000000 0x59000000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000174 0x00000004 0x00000000 0x00000175 0x00000004>;
		clocks = * 0x000000008320ecb8 [0x00000098];
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = * 0x000000008320edf8 [0x00000060];
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0x0000bb80>;
		fsl,asrc-width = <0x00000010>;
		power-domains = <0x000000cd>;
		status = "disabled";
		linux,phandle = <0x00000056>;
		phandle = <0x00000056>;
	};
	asrc@59800000 {
		compatible = "fsl,imx8qm-asrc1";
		reg = <0x00000000 0x59800000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x0000017c 0x00000004 0x00000000 0x0000017d 0x00000004>;
		clocks = * 0x000000008320ef68 [0x00000098];
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = * 0x000000008320f0a8 [0x00000060];
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0x00001f40>;
		fsl,asrc-width = <0x00000010>;
		power-domains = <0x000000ce>;
		status = "disabled";
	};
	mqs@59850000 {
		compatible = "fsl,imx8qm-mqs";
		reg = <0x00000000 0x59850000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x00000196 0x00000003 0x00000197>;
		clock-names = "core", "mclk";
		power-domains = <0x000000cf>;
		status = "disabled";
	};
	usdhc@5b010000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000e8 0x00000004>;
		reg = <0x00000000 0x5b010000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b3 0x00000003 0x000000b9 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000202 0x00000003 0x000000b6>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x17d78400>;
		power-domains = <0x000000d0>;
		fsl,tuning-start-tap = <0x00000014>;
		fsl,tuning-step = <0x00000002>;
		status = "okay";
		pinctrl-names = "default", "state_100mhz", "state_200mhz";
		pinctrl-0 = <0x000000d1>;
		pinctrl-1 = <0x000000d2>;
		pinctrl-2 = <0x000000d3>;
		bus-width = <0x00000008>;
		non-removable;
	};
	usdhc@5b020000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000e9 0x00000004>;
		reg = <0x00000000 0x5b020000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b4 0x00000003 0x000000ba 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000203 0x00000003 0x000000b7>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x0bebc200>;
		power-domains = <0x000000d4>;
		fsl,tuning-start-tap = <0x00000014>;
		fsl,tuning-step = <0x00000002>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000d5>;
		bus-width = <0x00000004>;
		vmmc-supply = <0x000000d6>;
		non-removable;
	};
	usdhc@5b030000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x000000ea 0x00000004>;
		reg = <0x00000000 0x5b030000 0x00000000 0x00010000>;
		clocks = <0x00000003 0x000000b5 0x00000003 0x000000bb 0x00000003 0x00000000>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x00000003 0x00000204 0x00000003 0x000000b8>;
		assigned-clock-parents = <0x00000003 0x00000201>;
		assigned-clock-rates = <0x00000000 0x0bebc200>;
		power-domains = <0x000000d7>;
		status = "disabled";
	};
	ethernet@5b040000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x00000000 0x5b040000 0x00000000 0x00010000>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x00000102 0x00000004 0x00000000 0x00000100 0x00000004 0x00000000 0x00000101 0x00000004 0x00000000 0x00000103 0x00000004>;
		clocks = <0x00000003 0x000000c6 0x00000003 0x000000c4 0x00000003 0x000000d4 0x00000003 0x000000ce 0x00000003 0x000000cc>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x00000003 0x000000bc 0x00000003 0x000000bd>;
		assigned-clock-rates = <0x0ee6b280 0x07735940>;
		fsl,num-tx-queues = <0x00000003>;
		fsl,num-rx-queues = <0x00000003>;
		fsl,wakeup_irq = <0x00000000>;
		power-domains = <0x000000d8>;
		status = "disabled";
	};
	ethernet@5b050000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x00000000 0x5b050000 0x00000000 0x00010000>;
		interrupt-parent = <0x0000009f>;
		interrupts = <0x00000000 0x00000106 0x00000004 0x00000000 0x00000104 0x00000004 0x00000000 0x00000105 0x00000004 0x00000000 0x00000107 0x00000004>;
		clocks = <0x00000003 0x000000c9 0x00000003 0x000000c7 0x00000003 0x000000d5 0x00000003 0x000000cf 0x00000003 0x000000cd>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x00000003 0x000000c1 0x00000003 0x000000be>;
		assigned-clock-rates = <0x0ee6b280 0x07735940>;
		fsl,num-tx-queues = <0x00000003>;
		fsl,num-rx-queues = <0x00000003>;
		fsl,wakeup_irq = <0x00000000>;
		power-domains = <0x000000d9>;
		status = "disabled";
	};
	mlb@5B060000 {
		compatible = "fsl,imx6q-mlb150";
		reg = <0x00000000 0x5b060000 0x00000000 0x00010000>;
		interrupt-parent = <0x00000001>;
		interrupts = <0x00000000 0x00000109 0x00000004 0x00000000 0x0000010a 0x00000004>;
		clocks = <0x00000003 0x000000f3 0x00000003 0x000000f2 0x00000003 0x000000f4>;
		clock-names = "mlb", "hclk", "ipg";
		assigned-clocks = <0x00000003 0x000000f3 0x00000003 0x000000f2 0x00000003 0x000000f4>;
		assigned-clock-rates = <0x13de4355 0x13de4355 0x04f790d5>;
		power-domains = <0x000000da>;
		status = "disabled";
	};
	gpt0@5d140000 {
		compatible = "fsl,imx8qxp-gpt";
		reg = <0x00000000 0x5d140000 0x00000000 0x00004000>;
		interrupts = <0x00000000 0x00000050 0x00000004>;
		clocks = <0x00000003 0x00000000 0x00000003 0x0000000a>;
		clock-names = "ipg", "per";
		power-domains = <0x000000db>;
	};
	dsp@596e8000 {
		compatible = "fsl,imx8qxp-dsp";
		reserved-region = <0x000000dc>;
		reg = <0x00000000 0x596e8000 0x00000000 0x00088000>;
		clocks = <0x00000003 0x000001b4 0x00000003 0x000001b6 0x00000003 0x000001b5>;
		clock-names = "ipg", "ocram", "core";
		fsl,dsp-firmware = "imx/dsp/hifi4.bin";
		power-domains = <0x000000dd>;
	};
	esai@59010000 {
		compatible = "fsl,imx8qm-esai";
		reg = <0x00000000 0x59010000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x00000199 0x00000004>;
		clocks = <0x00000003 0x00000188 0x00000003 0x00000189 0x00000003 0x00000188 0x00000003 0x00000000>;
		clock-names = "core", "extal", "fsys", "spba";
		dmas = <0x000000c1 0x00000006 0x00000000 0x00000001 0x000000c1 0x00000007 0x00000000 0x00000000>;
		dma-names = "rx", "tx";
		power-domains = <0x000000de>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x000000df>;
		assigned-clocks = <0x00000003 0x00000160 0x00000003 0x00000183 0x00000003 0x000001a4 0x00000003 0x000001a8 0x00000003 0x00000189>;
		assigned-clock-parents = <0x00000003 0x000001a5>;
		assigned-clock-rates = <0x00000000 0x2ee00000 0x02ee0000 0x00bb8000 0x02ee0000>;
		fsl,txm-rxs;
	};
	spdif@59020000 {
		compatible = "fsl,imx8qm-spdif";
		reg = <0x00000000 0x59020000 0x00000000 0x00010000>;
		interrupts = <0x00000000 0x000001c8 0x00000004 0x00000000 0x000001ca 0x00000004>;
		clocks = * 0x000000008320febc [0x00000050];
		clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3", "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba";
		dmas = <0x000000c1 0x00000008 0x00000000 0x00000005 0x000000c1 0x00000009 0x00000000 0x00000004>;
		dma-names = "rx", "tx";
		power-domains = <0x000000e0>;
		status = "disabled";
	};
	flexspi@05d120000 {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		compatible = "fsl,imx8qxp-flexspi";
		reg = <0x00000000 0x5d120000 0x00000000 0x00010000 0x00000000 0x08000000 0x00000000 0x10000000>;
		reg-names = "FlexSPI", "FlexSPI-memory";
		interrupts = <0x00000000 0x0000005c 0x00000004>;
		clocks = <0x00000003 0x00000061>;
		assigned-clock-rates = <0x01ba8140>;
		clock-names = "fspi";
		power-domains = <0x000000e1>;
		status = "disabled";
	};
	display-subsystem {
		compatible = "fsl,imx-display-subsystem";
		ports = <0x000000e2 0x000000e3>;
	};
	dma_cap {
		compatible = "dma-capability";
		only-dma-mask32 = <0x00000001>;
	};
	hsio@5f080000 {
		compatible = "fsl,imx8qm-hsio", "syscon";
		reg = <0x00000000 0x5f080000 0x00000000 0x000f0000>;
		linux,phandle = <0x000000e6>;
		phandle = <0x000000e6>;
	};
	ocotp {
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		compatible = "fsl,imx8qxp-ocotp", "syscon";
	};
	pcie@0x5f010000 {
		compatible = "fsl,imx8qxp-pcie", "snps,dw-pcie";
		reg = <0x00000000 0x5f010000 0x00000000 0x00010000 0x00000000 0x7ff00000 0x00000000 0x00080000>;
		reg-names = "dbi", "config";
		reserved-region = <0x000000e4>;
		#address-cells = <0x00000003>;
		#size-cells = <0x00000002>;
		device_type = "pci";
		ranges = <0x81000000 0x00000000 0x00000000 0x00000000 0x7ff80000 0x00000000 0x00010000 0x82000000 0x00000000 0x70000000 0x00000000 0x70000000 0x00000000 0x0ff00000>;
		num-lanes = <0x00000001>;
		#interrupt-cells = <0x00000001>;
		interrupts = <0x00000000 0x00000066 0x00000004 0x00000000 0x00000068 0x00000004>;
		interrupt-names = "msi";
		clocks = <0x00000003 0x00000140 0x00000003 0x00000141 0x00000003 0x00000148 0x00000003 0x00000143 0x00000003 0x00000142>;
		clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_per", "pcie_inbound_axi";
		interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0x00000007>;
		interrupt-map = * 0x0000000083210440 [0x00000080];
		power-domains = <0x000000e5>;
		fsl,max-link-speed = <0x00000003>;
		hsio-cfg = <0x00000003>;
		hsio = <0x000000e6>;
		ctrl-id = <0x00000001>;
		cpu-base-addr = <0x80000000>;
		status = "disabled";
	};
	imx_ion {
		compatible = "fsl,mxc-ion";
		fsl,heap-id = <0x00000000>;
	};
	vpu@2c000000 {
		compatible = "nxp,imx8qm-vpu", "nxp,imx8qxp-vpu";
		reg = <0x00000000 0x2c000000 0x00000000 0x01000000>;
		reg-names = "vpu_regs";
		interrupts = <0x00000000 0x000001d0 0x00000004 0x00000000 0x000001d1 0x00000004 0x00000000 0x000001d2 0x00000004 0x00000000 0x000001d3 0x00000004 0x00000000 0x000001d4 0x00000004>;
		interrupt-names = "enc_irq", "enc_fiq", "dec_irq", "dec_fiq", "dec_sif";
		clocks = <0x00000003 0x000001ea>;
		clock-names = "vpu_clk";
		assigned-clocks = <0x00000003 0x000001ea>;
		power-domains = <0x000000e7>;
		status = "disabled";
	};
	vpu_decoder@2c000000 {
		compatible = "nxp,imx8qm-b0-vpudec", "nxp,imx8qxp-b0-vpudec";
		boot-region = <0x000000e8>;
		rpc-region = <0x000000e9>;
		reg = <0x00000000 0x2c000000 0x00000000 0x01000000>;
		reg-names = "vpu_regs";
		power-domains = <0x000000e7>;
		reg-csr = <0x2d040000>;
		status = "okay";
		clocks = <0x00000003 0x000001ea>;
		clock-names = "vpu_clk";
		assigned-clocks = <0x00000003 0x000001ea>;
		core_type = <0x00000001>;
	};
	vpu_encoder@2d000000 {
		compatible = "nxp,imx8qxp-b0-vpuenc";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		boot-region = <0x000000ea>;
		rpc-region = <0x000000eb>;
		reserved-region = <0x000000ec>;
		reg = <0x00000000 0x2d000000 0x00000000 0x01000000 0x00000000 0x2c000000 0x00000000 0x02000000>;
		reg-names = "vpu_regs";
		power-domains = <0x000000ed>;
		reg-rpc-system = <0x40000000>;
		resolution-max = <0x00000780 0x00000438>;
		fps-max = <0x00000078>;
		status = "okay";
		core0@1020000 {
			compatible = "fsl,imx8-mu1-vpu-m0";
			reg = <0x01020000 0x00020000>;
			reg-csr = <0x01050000 0x00010000>;
			interrupts = <0x00000000 0x000001d6 0x00000004>;
			fsl,vpu_ap_mu_id = <0x00000011>;
			fw-buf-size = <0x00200000>;
			rpc-buf-size = <0x00080000>;
			print-buf-size = <0x00080000>;
		};
	};
	imx_rpmsg {
		compatible = "fsl,rpmsg-bus", "simple-bus";
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		ranges;
		mu_rpmsg@5d200000 {
			compatible = "fsl,imx6sx-mu";
			reg = <0x00000000 0x5d200000 0x00000000 0x00010000>;
			interrupts = <0x00000000 0x000000b8 0x00000004>;
			clocks = <0x00000003 0x00000211>;
			clock-names = "ipg";
			power-domains = <0x000000ee>;
		};
		rpmsg {
			compatible = "fsl,imx8qxp-rpmsg";
			status = "okay";
			mub-partition = <0x00000003>;
			power-domains = <0x000000ee>;
			memory-region = <0x000000ef>;
			vdev-nums = <0x00000002>;
			reg = <0x00000000 0x90000000 0x00000000 0x00020000>;
		};
	};
	caam@0x31400000 {
		compatible = "fsl,sec-v4.0";
		reg = <0x00000000 0x31400000 0x00000000 0x00400000>;
		interrupts = <0x00000000 0x00000094 0x00000004>;
		#address-cells = <0x00000001>;
		#size-cells = <0x00000001>;
		ranges = <0x00000000 0x00000000 0x31400000 0x00400000>;
		fsl,first-jr-index = <0x00000002>;
		fsl,sec-era = <0x00000009>;
		status = "disabled";
		jr1@0x20000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00020000 0x00001000>;
			interrupts = <0x00000000 0x000001c4 0x00000004>;
			power-domains = <0x000000f0>;
			status = "disabled";
		};
		jr2@30000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00030000 0x00001000>;
			interrupts = <0x00000000 0x000001c5 0x00000004>;
			power-domains = <0x000000f1>;
			status = "okay";
		};
		jr3@40000 {
			compatible = "fsl,sec-v4.0-job-ring";
			reg = <0x00040000 0x00001000>;
			interrupts = <0x00000000 0x000001c6 0x00000004>;
			power-domains = <0x000000f2>;
			status = "okay";
		};
	};
	caam-sm@31800000 {
		compatible = "fsl,imx6q-caam-sm";
		reg = <0x00000000 0x31800000 0x00000000 0x00010000>;
	};
	sc-powerkey {
		compatible = "fsl,imx8-pwrkey";
		linux,keycode = <0x00000074>;
		wakeup-source;
	};
	wdog {
		compatible = "fsl,imx8-wdt";
	};
	firmware {
		android {
			compatible = "android,firmware";
			fstab {
				compatible = "android,fstab";
				vendor {
					compatible = "android,vendor";
					dev_sd = "/dev/block/platform/5b020000.usdhc/by-name/vendor";
					dev_emmc = "/dev/block/platform/5b010000.usdhc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,inode_readahead_blks=8";
					fsmgr_flags = "wait,slotselect,avb";
				};
			};
			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor";
			};
		};
	};
	chosen {
		bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200 androidboot.console=ttyLP0 androidboot.xen_boot=default init=/init androidboot.hardware=freescale androidboot.fbTileSupport=enable cma=800M@0x960M-0xe00M androidboot.primary_display=imx-drm firmware_class.path=/vendor/firmware transparent_hugepage=never androidboot.wificountrycode=CN galcore.contiguousSize=33554432 video=HDMI-A-2:d androidboot.selinux=permissive loglevel=7 printk.devkmsg=on buildvariant=userdebug androidboot.serialno=1709600e82964e28 androidboot.btmacaddr=17:09:60:0e:82:96 androidboot.soc_type=imx8qxp androidboot.storage_type=emmc androidboot.boottime=1BLL:0,1BLE:3109,KL:0,KD:0,AVB:340,ODT:0,SW:0 androidboot.bootreason=reboot androidboot.verifiedbootstate=orange androidboot.slot_suffix=_a root=PARTUUID=7743fded-6e91-4203-8a2a-26cd9626fbf1 androidboot.vbmeta.device=PARTUUID=74c6cd89-5881-4b88-b099-122fb78e8fa2 androidboot.vbmeta.avb_version=1.1 androidboot.vbmeta.device_state=unlocked androidboot.vbmeta.hash_alg=sha256 androidboot.vbmeta.size=3264 androidboot.vbmeta.digest=af0e701d10bd8df003b12f056c27ce2e01256805a22ed16d22fe6e2126791562 androidboot.veritymode=disabled skip_initramfs rootwait androidboot.dtbo_idx=0 androidboot.keystore=software";
		stdout-path = "/serial@5a060000";
	};
	bt_rfkill {
		compatible = "fsl,mxc_bt_rfkill";
		bt-power-gpios = <0x00000010 0x00000011 0x00000000>;
		status = "okay";
	};
	brcmfmac {
		compatible = "cypress,brcmfmac";
		pinctrl-names = "init", "idle", "default";
		pinctrl-0 = <0x000000f3>;
		pinctrl-1 = <0x000000f3>;
		pinctrl-2 = <0x000000f4>;
	};
	regulators {
		compatible = "simple-bus";
		#address-cells = <0x00000001>;
		#size-cells = <0x00000000>;
		fixedregulator@0 {
			compatible = "regulator-fixed";
			reg = <0x00000000>;
			regulator-name = "core-12v-pwr";
			regulator-min-microvolt = <0x00b71b00>;
			regulator-max-microvolt = <0x00b71b00>;
			regulator-always-on;
			linux,phandle = <0x000000f5>;
			phandle = <0x000000f5>;
		};
		fixedregulator@1 {
			compatible = "regulator-fixed";
			reg = <0x00000001>;
			regulator-name = "core-5v-pwr";
			regulator-min-microvolt = <0x004c4b40>;
			regulator-max-microvolt = <0x004c4b40>;
			regulator-always-on;
			vin-supply = <0x000000f5>;
			linux,phandle = <0x000000f6>;
			phandle = <0x000000f6>;
		};
		reg_1v8_gps@2 {
			compatible = "regulator-fixed";
			reg = <0x00000002>;
			regulator-name = "gps-pwr";
			regulator-min-microvolt = <0x001b7740>;
			regulator-max-microvolt = <0x001b7740>;
			gpio = <0x00000010 0x00000004 0x00000000>;
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
			vin-supply = <0x000000f6>;
		};
		reg_1v8_bt_wifi@3 {
			compatible = "regulator-fixed";
			reg = <0x00000003>;
			regulator-name = "bt-wifi-pwr";
			regulator-min-microvolt = <0x001b7740>;
			regulator-max-microvolt = <0x001b7740>;
			regulator-boot-on;
			regulator-always-on;
			gpio = <0x00000010 0x00000017 0x00000000>;
			enable-active-high;
			vin-supply = <0x000000f6>;
		};
		reg_3v3_wifi@4 {
			compatible = "regulator-fixed";
			reg = <0x00000004>;
			regulator-name = "wifi-pwr-en";
			regulator-min-microvolt = <0x00325aa0>;
			regulator-max-microvolt = <0x00325aa0>;
			regulator-boot-on;
			regulator-always-on;
			gpio = <0x00000010 0x00000018 0x00000000>;
			enable-active-high;
			vin-supply = <0x000000f6>;
			linux,phandle = <0x000000d6>;
			phandle = <0x000000d6>;
		};
		reg_codec_pwri@5 {
			compatible = "regulator-fixed";
			reg = <0x00000005>;
			regulator-name = "codec-pwr-en";
			regulator-min-microvolt = <0x00325aa0>;
			regulator-max-microvolt = <0x00325aa0>;
			regulator-boot-on;
			regulator-always-on;
			enable-active-high;
		};
	};
	sound-bt {
		compatible = "fsl,imx-audio-bt";
		model = "bt-audio";
		cpu-dai = <0x000000f7>;
		audio-codec = <0x000000f8>;
		codec-master;
		status = "disabled";
	};
	codec-bt-sco {
		compatible = "linux,bt-sco";
		status = "disabled";
		linux,phandle = <0x000000f8>;
		phandle = <0x000000f8>;
	};
	lvds0_panel {
		compatible = "cpt,claa123fca5xg";
		port {
			endpoint {
				remote-endpoint = <0x000000f9>;
				linux,phandle = <0x00000039>;
				phandle = <0x00000039>;
			};
		};
	};
	lvds1_panel {
		compatible = "cpt,claa123fca5xg";
		port {
			endpoint {
				remote-endpoint = <0x000000fa>;
				linux,phandle = <0x00000046>;
				phandle = <0x00000046>;
			};
		};
	};
	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x00000002>;
		#size-cells = <0x00000002>;
		use-gicv3-workaround;
		trusty-irq {
			use-gicv3-workaround;
			compatible = "android,trusty-irq-v1";
			interrupt-templates = <0x000000fb 0x00000000>;
			interrupt-ranges = <0x00000000 0x0000000f 0x00000000>;
		};
		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
		trusty-log {
			compatible = "android,trusty-log-v1";
		};
	};
	interrupt-controller@0 {
		compatible = "android,CustomIPI";
		interrupt-controller;
		#interrupt-cells = <0x00000001>;
		linux,phandle = <0x000000fb>;
		phandle = <0x000000fb>;
	};
};
boot_jump_linux
