# Five-stage-pipeline-CPU
Five-stage pipeline CPU written in Verilog
