---
title: 5-Stage Pipelined Processor (RISC-V)
thumbnail: https://raw.githubusercontent.com/radic2682/blog_images_repo/main/uploads/5-Stage%20Pipelined%20Processor%20(RISC-V)/292766748-a9282af8-8e2e-4a0f-a95a-2e89324b9f36.png
layout: post
author: Sun Hong
categories:
  - Project
  - Hardware Project
tags:
  - verilog
  - C
excerpt: Hazard를 고려한 5-stage Pipelined Processor 설계
project_rank: "800"
sticker: emoji//1f4aa
---
![image](https://raw.githubusercontent.com/radic2682/blog_images_repo/main/uploads/5-Stage%20Pipelined%20Processor%20(RISC-V)/292766748-a9282af8-8e2e-4a0f-a95a-2e89324b9f36.png)

위 그림은 5-stage pipeline을 표현한 도식도로 제가 직접 그렸습니다.
( <u>출처를 분명히 남겨주세요 :)</u> )

# 1. 



# 2. 








# 3. verilog code 일부 공개















