m255
K4
z2
!s99 nomlopt
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/intern/ASICraft_GPIO_PROJECT/Development/sv/env
vGPIO
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R1
Z2 DXx6 mtiUvm 7 uvm_pkg 0 22 j8Zha7ihL:X5gY?98N]Y51
Z3 DXx4 work 8 gpio_pkg 0 22 ETfng]RI[<ae`:9S;d9R^0
Z4 DXx4 work 10 tb_sv_unit 0 22 OQBR7NAOmHXFfTaM9heGl0
Z5 !s110 1753857456
Z6 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 iZScJCN6SKg@:<Id0=^NT2
I94?hdCVa1a9X^d9SA3]g^2
Z7 !s105 tb_sv_unit
S1
R0
w1753633195
8../../top/../sve/gpio.sv
Z8 F../../top/../sve/gpio.sv
!i122 3
L0 5 73
Z9 OE;L;2021.2_1;73
31
Z10 !s108 1753857455.000000
Z11 !s107 ../../top/../sve/gpio.sv|../../top/../sv/env/gpio_reg_interface.sv|../../top/../sv/env/gpio_interface.sv|../../test/gpio_test.sv|../seqlib/out_reg_seq.sv|../seqlib/in_seq.sv|gpio_env.sv|gpio_scoreboard.sv|gpio_agent.sv|gpio_monitor.sv|gpio_driver.sv|gpio_seqr.sv|../seqlib/gpio_transaction.sv|gpio_reg_agent.sv|gpio_reg_monitor.sv|gpio_reg_driver.sv|gpio_reg_seqr.sv|../ral/gpio_adapter.sv|../ral/gpio_reg_block.sv|../ral/gpio_dir_reg.sv|../ral/gpio_intr_polarity_reg.sv|../ral/gpio_intr_type_reg.sv|../ral/gpio_intr_status_reg.sv|../ral/gpio_intr_mask_reg.sv|../ral/gpio_oe_reg.sv|../ral/gpio_data_out_reg.sv|../ral/gpio_data_in_reg.sv|../seqlib/gpio_reg_transaction.sv|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|../../top/tb.sv|gpio_pkg.sv|
Z12 !s90 gpio_pkg.sv|../../top/tb.sv|
!i113 0
Z13 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 tCvgOpt 0
n@g@p@i@o
Ygpio_if
R1
R1
R2
R3
R4
R5
R6
r1
!s85 0
!i10b 1
!s100 cR?18EHlYC<cGNNY^;oOF2
IWU7KazmUVR3J1;A1eR_ME0
R7
S1
R0
w1753604174
8../../top/../sv/env/gpio_interface.sv
Z15 F../../top/../sv/env/gpio_interface.sv
!i122 3
L0 10 0
R9
31
R10
R11
R12
!i113 0
R13
R14
Xgpio_pkg
Z16 !s115 gpio_if
Z17 !s115 gpio_reg_if
R1
R2
R5
!i10b 1
!s100 dKBAz7a:__k[EoZO3IWo^1
IETfng]RI[<ae`:9S;d9R^0
S1
R0
w1753857435
Z18 8gpio_pkg.sv
Z19 Fgpio_pkg.sv
Z20 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh
Z21 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh
Z22 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh
Z23 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh
Z24 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh
Z25 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh
Z26 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh
Z27 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh
Z28 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh
Z29 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh
Z30 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh
Z31 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh
Z32 F/home/intern/Questasim/Mentor_Graphics_QuestaSim_2021.2.1/installation/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh
Z33 F../seqlib/gpio_reg_transaction.sv
Z34 F../ral/gpio_data_in_reg.sv
Z35 F../ral/gpio_data_out_reg.sv
Z36 F../ral/gpio_oe_reg.sv
Z37 F../ral/gpio_intr_mask_reg.sv
Z38 F../ral/gpio_intr_status_reg.sv
Z39 F../ral/gpio_intr_type_reg.sv
Z40 F../ral/gpio_intr_polarity_reg.sv
Z41 F../ral/gpio_dir_reg.sv
Z42 F../ral/gpio_reg_block.sv
Z43 F../ral/gpio_adapter.sv
Z44 Fgpio_reg_seqr.sv
Z45 Fgpio_reg_driver.sv
Z46 Fgpio_reg_monitor.sv
Z47 Fgpio_reg_agent.sv
Z48 F../seqlib/gpio_transaction.sv
Z49 Fgpio_seqr.sv
Z50 Fgpio_driver.sv
Z51 Fgpio_monitor.sv
Z52 Fgpio_agent.sv
Z53 Fgpio_scoreboard.sv
Z54 Fgpio_env.sv
Z55 F../seqlib/in_seq.sv
Z56 F../seqlib/out_reg_seq.sv
Z57 F../../test/gpio_test.sv
!i122 3
Z58 L0 1 0
VETfng]RI[<ae`:9S;d9R^0
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R14
Ygpio_reg_if
R1
R1
R2
R3
R4
R5
R6
r1
!s85 0
!i10b 1
!s100 deLkl3nM404SA]UoSaRaA3
I2d0_aMLDNQWGGD`@<=h883
R7
S1
R0
w1753727354
8../../top/../sv/env/gpio_reg_interface.sv
Z59 F../../top/../sv/env/gpio_reg_interface.sv
!i122 3
L0 12 0
R9
31
R10
R11
R12
!i113 0
R13
R14
Xsv_pkg
R16
R17
R1
R2
!s110 1753857363
!i10b 1
!s100 Ua4:UR`08i<F@F;X_^8iG2
Ii:iP]jB<]Y1A=>;A7c6?B0
S1
R0
w1753857142
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
R43
R44
R45
R46
R47
R48
R49
R50
R51
R52
R53
R54
R55
R56
R57
!i122 2
R58
Vi:iP]jB<]Y1A=>;A7c6?B0
R9
r1
!s85 0
31
!s108 1753857363.000000
R11
R12
!i113 0
R13
R14
vtb
R1
R1
R2
R3
R4
R5
R6
r1
!s85 0
!i10b 1
!s100 o8BVfjeDz7fZ3ZVJ0EPij2
Ilm>KNhVaE3?2:WeM2K?Ze2
R7
S1
R0
Z60 w1753857352
Z61 8../../top/tb.sv
Z62 F../../top/tb.sv
!i122 3
L0 8 66
R9
31
R10
R11
R12
!i113 0
R13
R14
Ttb_opt
!s11d gpio_pkg /home/intern/ASICraft_GPIO_PROJECT/Development/sv/env/work 2 gpio_reg_if 1 /home/intern/ASICraft_GPIO_PROJECT/Development/sv/env/work gpio_if 1 /home/intern/ASICraft_GPIO_PROJECT/Development/sv/env/work 
!s110 1753857468
VXP;Lb2E`H:Ih5QzRne>mP3
04 2 4 work tb fast 0
!s124 OEM100
o+acc=arn
R14
ntb_opt
OE;O;2021.2_1;73
Xtb_sv_unit
R1
R1
R2
R3
R5
VOQBR7NAOmHXFfTaM9heGl0
r1
!s85 0
!i10b 1
!s100 4Aa_5Lc_3CjccR;S<MFGP0
IOQBR7NAOmHXFfTaM9heGl0
!i103 1
S1
R0
R60
R61
R62
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R32
R15
R59
R8
!i122 3
L0 2 0
R9
31
R10
R11
R12
!i113 0
R13
R14
