[05/01 15:32:03      0s] 
[05/01 15:32:03      0s] Cadence Innovus(TM) Implementation System.
[05/01 15:32:03      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/01 15:32:03      0s] 
[05/01 15:32:03      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[05/01 15:32:03      0s] Options:	
[05/01 15:32:03      0s] Date:		Thu May  1 15:32:03 2025
[05/01 15:32:03      0s] Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (1core*32cpus*Intel Xeon Processor (Cascadelake) 16384KB)
[05/01 15:32:03      0s] OS:		CentOS Linux 7 (Core)
[05/01 15:32:03      0s] 
[05/01 15:32:03      0s] License:
[05/01 15:32:04      0s] 		[15:32:04.350074] Configured Lic search path (23.02-s003): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[05/01 15:32:04      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[05/01 15:32:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/01 15:32:07      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/01 15:32:28     21s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[05/01 15:32:33     25s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[05/01 15:32:33     25s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[05/01 15:32:33     25s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[05/01 15:32:33     25s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[05/01 15:32:33     25s] @(#)CDS: CPE v23.10-p004
[05/01 15:32:33     25s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/01 15:32:33     25s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[05/01 15:32:33     25s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[05/01 15:32:33     25s] @(#)CDS: RCDB 11.15.0
[05/01 15:32:33     25s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[05/01 15:32:33     25s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[05/01 15:32:33     25s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[05/01 15:32:33     25s] Create and set the environment variable TMPDIR to /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/innovus_temp_10199_mo.ece.pdx.edu_nmallebo_T3cudl.

[05/01 15:32:33     25s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[05/01 15:32:37     28s] Sourcing startup file ./enc.tcl
[05/01 15:32:37     28s] <CMD> alias fs set top_design fifo1_sram
[05/01 15:32:37     28s] <CMD> alias f set top_design fifo1
[05/01 15:32:37     28s] <CMD> alias o set top_design ORCA_TOP
[05/01 15:32:37     28s] <CMD> alias e set top_design ExampleRocketSystem
[05/01 15:32:37     28s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/01 15:32:37     28s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/01 15:32:37     28s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[05/01 15:32:37     28s] 
[05/01 15:32:37     28s] **INFO:  MMMC transition support version v31-84 
[05/01 15:32:37     28s] 
[05/01 15:32:37     28s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/01 15:32:37     28s] <CMD> suppressMessage ENCEXT-2799
[05/01 15:32:37     28s] <CMD> getVersion
[05/01 15:32:38     28s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[05/01 15:32:38     29s] [INFO] Loading Pegasus 23.20 fill procedures
[05/01 15:32:39     29s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/01 15:32:39     29s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/01 15:32:39     29s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/01 15:32:39     29s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/01 15:32:39     29s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[05/01 15:32:39     29s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[05/01 15:32:39     29s] <CMD> win
[05/01 15:32:55     31s] <CMD> o
[05/01 15:33:16     33s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/01 15:33:16     33s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
<CMD> is_common_ui_mode
[05/01 15:33:16     33s] <CMD> setMultiCpuUsage -localCpu 8
[05/01 15:33:16     33s] ### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/01 15:33:16     33s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/01 15:33:16     33s] <CMD> set search_path {}
[05/01 15:33:17     33s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32sram.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32_PLL.lef saed32nm_lvt_1p9m.lef}
[05/01 15:33:17     33s] <CMD> is_common_ui_mode
[05/01 15:33:17     33s] <CMD> is_common_ui_mode
[05/01 15:33:17     33s] <CMD> set init_mmmc_file mmmc.tcl
[05/01 15:33:17     33s] <CMD> set init_design_netlisttype Verilog
[05/01 15:33:17     33s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.dct.vg
[05/01 15:33:17     33s] <CMD> set init_top_cell ORCA_TOP
[05/01 15:33:17     33s] <CMD> set init_pwr_net VDD
[05/01 15:33:17     33s] <CMD> set init_gnd_net VSS
[05/01 15:33:17     33s] <CMD> init_design
[05/01 15:33:17     33s] #% Begin Load MMMC data ... (date=05/01 15:33:17, mem=1509.6M)
[05/01 15:33:17     33s] #% End Load MMMC data ... (date=05/01 15:33:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1510.8M, current mem=1510.8M)
[05/01 15:33:17     33s] 
[05/01 15:33:17     33s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[05/01 15:33:17     33s] 
[05/01 15:33:17     33s] Loading LEF file saed32sram.lef ...
[05/01 15:33:17     33s] Set DBUPerIGU to M2 pitch 152.
[05/01 15:33:18     33s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/01 15:33:18     33s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/01 15:33:18     33s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/01 15:33:18     33s] 
[05/01 15:33:18     33s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/01 15:33:18     34s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/01 15:33:18     34s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/01 15:33:18     34s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/01 15:33:18     34s] 
[05/01 15:33:18     34s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/01 15:33:18     34s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/01 15:33:18     34s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/01 15:33:18     34s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/01 15:33:18     34s] 
[05/01 15:33:18     34s] Loading LEF file saed32_PLL.lef ...
[05/01 15:33:18     34s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/01 15:33:18     34s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/01 15:33:18     34s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.
[05/01 15:33:18     34s] 
[05/01 15:33:18     34s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/01 15:33:18     34s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[05/01 15:33:18     34s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/01 15:33:18     34s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/01 15:33:18     34s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/01 15:33:18     34s] Loading view definition file from mmmc.tcl
[05/01 15:33:19     35s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[05/01 15:33:20     44s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/01 15:33:20     44s] Read 294 cells in library saed32rvt_ss0p75vn40c.
[05/01 15:33:20     44s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:20     44s] Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
[05/01 15:33:20     44s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
[05/01 15:33:20     44s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:20     44s] Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
[05/01 15:33:21     48s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
[05/01 15:33:21     48s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
[05/01 15:33:21     48s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
[05/01 15:33:21     48s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/01 15:33:21     48s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/01 15:33:21     48s] Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/01 15:33:21     48s] Read 294 cells in library saed32rvt_ss0p95vn40c.
[05/01 15:33:21     48s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/01 15:33:21     48s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/01 15:33:21     48s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/01 15:33:21     48s] Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] Read 294 cells in library saed32lvt_ss0p75vn40c.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/01 15:33:21     49s] Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:21     49s] Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/01 15:33:21     49s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/01 15:33:21     49s] Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] Read 294 cells in library saed32lvt_ss0p95vn40c.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/01 15:33:21     49s] Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[05/01 15:33:21     49s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/01 15:33:21     49s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/01 15:33:21     49s] Read 294 cells in library saed32hvt_ss0p75vn40c.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
[05/01 15:33:21     49s] Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:21     49s] Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
[05/01 15:33:21     49s] Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/01 15:33:21     49s] Read 294 cells in library saed32hvt_ss0p95vn40c.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
[05/01 15:33:21     49s] Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
[05/01 15:33:21     49s] Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
[05/01 15:33:21     49s] Read 35 cells in library saed32sram_ss0p95vn40c.
[05/01 15:33:21     49s] Library reading multithread flow ended.
[05/01 15:33:22     51s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
[05/01 15:33:24     61s] Read 294 cells in library saed32rvt_ff0p95vn40c.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/01 15:33:24     61s] Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     61s] Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     61s] Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
[05/01 15:33:24     61s] Read 294 cells in library saed32rvt_ff1p16vn40c.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     61s] Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     61s] Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     61s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/01 15:33:24     61s] Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
[05/01 15:33:24     64s] Read 294 cells in library saed32lvt_ff0p95vn40c.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
[05/01 15:33:24     64s] Read 294 cells in library saed32lvt_ff1p16vn40c.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
[05/01 15:33:24     64s] Read 294 cells in library saed32hvt_ff0p95vn40c.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
[05/01 15:33:24     64s] Read 294 cells in library saed32hvt_ff1p16vn40c.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
[05/01 15:33:24     64s] Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
[05/01 15:33:24     64s] Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
[05/01 15:33:24     64s] Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
[05/01 15:33:24     64s] Read 35 cells in library saed32sram_ff1p16vn40c.
[05/01 15:33:24     64s] Library reading multithread flow ended.
[05/01 15:33:27     65s] Ending "PreSetAnalysisView" (total cpu=0:00:30.7, real=0:00:09.0, peak res=2232.2M, current mem=1611.3M)
[05/01 15:33:27     65s] *** End library_loading (cpu=0.51min, real=0.15min, mem=150.0M, fe_cpu=1.11min, fe_real=1.40min, fe_mem=1939.0M) ***
[05/01 15:33:27     65s] #% Begin Load netlist data ... (date=05/01 15:33:27, mem=1611.3M)
[05/01 15:33:27     65s] *** Begin netlist parsing (mem=1939.0M) ***
[05/01 15:33:28     65s] Created 1025 new cells from 44 timing libraries.
[05/01 15:33:28     65s] Reading netlist ...
[05/01 15:33:28     65s] Backslashed names will retain backslash and a trailing blank character.
[05/01 15:33:28     65s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'
[05/01 15:33:28     65s] 
[05/01 15:33:28     65s] *** Memory Usage v#2 (Current mem = 1939.012M, initial mem = 820.664M) ***
[05/01 15:33:28     65s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1939.0M) ***
[05/01 15:33:28     65s] #% End Load netlist data ... (date=05/01 15:33:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=1653.4M, current mem=1653.4M)
[05/01 15:33:28     65s] Set top cell to ORCA_TOP.
[05/01 15:33:28     66s] Hooked 4138 DB cells to tlib cells.
[05/01 15:33:29     66s] Ending "BindLib:" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1764.5M, current mem=1764.5M)
[05/01 15:33:29     66s] Starting recursive module instantiation check.
[05/01 15:33:29     66s] No recursion found.
[05/01 15:33:29     66s] Building hierarchical netlist for Cell ORCA_TOP ...
[05/01 15:33:29     66s] ***** UseNewTieNetMode *****.
[05/01 15:33:29     66s] *** Netlist is unique.
[05/01 15:33:29     66s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/01 15:33:29     66s] ** info: there are 4264 modules.
[05/01 15:33:29     66s] ** info: there are 38947 stdCell insts.
[05/01 15:33:29     66s] ** info: there are 404 insts with no signal pins.
[05/01 15:33:29     66s] ** info: there are 40 macros.
[05/01 15:33:29     66s] 
[05/01 15:33:29     66s] *** Memory Usage v#2 (Current mem = 1984.426M, initial mem = 820.664M) ***
[05/01 15:33:29     66s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:29     66s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:29     66s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:29     66s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:29     66s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:29     66s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:29     66s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:29     66s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:29     66s] Horizontal Layer M1 offset = 0 (derived)
[05/01 15:33:29     66s] Vertical Layer M2 offset = 0 (derived)
[05/01 15:33:29     66s] Start create_tracks
[05/01 15:33:29     66s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/01 15:33:29     66s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/01 15:33:31     68s] Extraction setup Started for TopCell ORCA_TOP 
[05/01 15:33:31     68s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/01 15:33:31     68s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/01 15:33:31     68s] Process name: saed32nm_1p9m_Cmax.
[05/01 15:33:31     68s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/01 15:33:31     68s] Process name: saed32nm_1p9m_Cmin.
[05/01 15:33:31     68s] Importing multi-corner RC tables ... 
[05/01 15:33:31     68s] Summary of Active RC-Corners : 
[05/01 15:33:31     68s]  
[05/01 15:33:31     68s]  Analysis View: test_worst_scenario
[05/01 15:33:31     68s]     RC-Corner Name        : cmax
[05/01 15:33:31     68s]     RC-Corner Index       : 0
[05/01 15:33:31     68s]     RC-Corner Temperature : -40 Celsius
[05/01 15:33:31     68s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/01 15:33:31     68s]     RC-Corner PreRoute Res Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/01 15:33:31     68s]  
[05/01 15:33:31     68s]  Analysis View: func_worst_scenario
[05/01 15:33:31     68s]     RC-Corner Name        : cmax
[05/01 15:33:31     68s]     RC-Corner Index       : 0
[05/01 15:33:31     68s]     RC-Corner Temperature : -40 Celsius
[05/01 15:33:31     68s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/01 15:33:31     68s]     RC-Corner PreRoute Res Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/01 15:33:31     68s]  
[05/01 15:33:31     68s]  Analysis View: test_best_scenario
[05/01 15:33:31     68s]     RC-Corner Name        : cmin
[05/01 15:33:31     68s]     RC-Corner Index       : 1
[05/01 15:33:31     68s]     RC-Corner Temperature : -40 Celsius
[05/01 15:33:31     68s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/01 15:33:31     68s]     RC-Corner PreRoute Res Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/01 15:33:31     68s]  
[05/01 15:33:31     68s]  Analysis View: func_best_scenario
[05/01 15:33:31     68s]     RC-Corner Name        : cmin
[05/01 15:33:31     68s]     RC-Corner Index       : 1
[05/01 15:33:31     68s]     RC-Corner Temperature : -40 Celsius
[05/01 15:33:31     68s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/01 15:33:31     68s]     RC-Corner PreRoute Res Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 15:33:31     68s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 15:33:31     68s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/01 15:33:31     68s] eee: RC Grid memory allocated = 243000 (45 X 45 X 10 X 12b)
[05/01 15:33:31     68s] Updating RC Grid density data for preRoute extraction ...
[05/01 15:33:31     68s] eee: pegSigSF=1.070000
[05/01 15:33:31     68s] Initializing multi-corner capacitance tables ... 
[05/01 15:33:31     68s] Initializing multi-corner resistance tables ...
[05/01 15:33:31     68s] eee: Grid unit RC data computation started
[05/01 15:33:31     68s] eee: Grid unit RC data computation completed
[05/01 15:33:31     68s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/01 15:33:31     68s] {RT cmax 0 2 10  {9 0} 1}
[05/01 15:33:31     68s] eee: LAM-FP: thresh=1 ; dimX=4835.789474 ; dimY=4829.000000 ; multX=1.000000 ; multY=1.000000 ; minP=152 ; fpMult=1.000000 ;
[05/01 15:33:31     68s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.718100 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.795300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[05/01 15:33:31     68s] eee: NetCapCache creation started. (Current Mem: 2263.605M) 
[05/01 15:33:31     68s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2263.605M) 
[05/01 15:33:31     68s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(735.040000, 734.008000)], Layers = [f(10) b(0)], Grid size = 16.720000 um, Grid Dim = (44 X 44)
[05/01 15:33:31     68s] eee: Metal Layers Info:
[05/01 15:33:31     68s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/01 15:33:31     68s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[05/01 15:33:31     68s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/01 15:33:31     68s] eee: |       M1 |   1 |   0.050 |   0.050 |   0.152 |  0.165 |   2.00 | H | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M2 |   2 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M3 |   3 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M4 |   4 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M5 |   5 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M6 |   6 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | V | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M7 |   7 |   0.056 |   0.056 |   0.152 |  0.170 |   1.79 | H | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M8 |   8 |   0.056 |   0.056 |   0.152 |  0.169 |   1.79 | V | 0 |  4 |
[05/01 15:33:31     68s] eee: |       M9 |   9 |   0.160 |   0.056 |   2.432 |  0.106 |   1.75 | H | 0 |  4 |
[05/01 15:33:31     68s] eee: |     MRDL |  10 |   2.000 |   2.000 |   4.864 |  0.126 |   0.17 | V | 0 |  2 |
[05/01 15:33:31     68s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[05/01 15:33:31     68s] eee: uC/uR for corner cmax, min-width/min-spacing, 30 perc over/under densities.
[05/01 15:33:31     68s] *Info: initialize multi-corner CTS.
[05/01 15:33:33     69s] Ending "SetAnalysisView" (total cpu=0:00:00.6, real=0:00:02.0, peak res=1764.5M, current mem=1713.5M)
[05/01 15:33:34     70s] Multithreaded Timing Analysis is initialized with 8 threads
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[05/01 15:33:34     70s] Current (total cpu=0:01:11, real=0:01:31, peak res=2232.2M, current mem=2220.2M)
[05/01 15:33:34     70s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[05/01 15:33:34     70s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2238.4M, current mem=2237.4M)
[05/01 15:33:34     70s] Current (total cpu=0:01:12, real=0:01:31, peak res=2238.4M, current mem=2237.4M)
[05/01 15:33:34     70s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[05/01 15:33:34     70s] Current (total cpu=0:01:12, real=0:01:31, peak res=2238.4M, current mem=2237.5M)
[05/01 15:33:34     70s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[05/01 15:33:34     70s] 
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:34     70s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[05/01 15:33:34     70s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2260.1M, current mem=2260.1M)
[05/01 15:33:35     70s] Current (total cpu=0:01:12, real=0:01:32, peak res=2260.1M, current mem=2260.1M)
[05/01 15:33:35     70s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[05/01 15:33:35     70s] Current (total cpu=0:01:12, real=0:01:32, peak res=2260.2M, current mem=2260.2M)
[05/01 15:33:35     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[05/01 15:33:35     70s] 
[05/01 15:33:35     70s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[05/01 15:33:35     70s] 
[05/01 15:33:35     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[05/01 15:33:35     70s] 
[05/01 15:33:35     70s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[05/01 15:33:35     70s] 
[05/01 15:33:35     70s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[05/01 15:33:35     70s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2260.9M, current mem=2260.9M)
[05/01 15:33:35     70s] Current (total cpu=0:01:12, real=0:01:32, peak res=2260.9M, current mem=2260.9M)
[05/01 15:33:35     71s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[05/01 15:33:35     71s] Current (total cpu=0:01:12, real=0:01:32, peak res=2260.9M, current mem=2260.9M)
[05/01 15:33:35     71s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:35     71s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:35     71s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:35     71s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[05/01 15:33:35     71s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.3M, current mem=2261.3M)
[05/01 15:33:35     71s] Current (total cpu=0:01:12, real=0:01:32, peak res=2261.3M, current mem=2261.3M)
[05/01 15:33:35     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:35     71s] Summary for sequential cells identification: 
[05/01 15:33:35     71s]   Identified SBFF number: 138
[05/01 15:33:35     71s]   Identified MBFF number: 0
[05/01 15:33:35     71s]   Identified SB Latch number: 36
[05/01 15:33:35     71s]   Identified MB Latch number: 0
[05/01 15:33:35     71s]   Not identified SBFF number: 180
[05/01 15:33:35     71s]   Not identified MBFF number: 0
[05/01 15:33:35     71s]   Not identified SB Latch number: 0
[05/01 15:33:35     71s]   Not identified MB Latch number: 0
[05/01 15:33:35     71s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:35     71s] Total number of combinational cells: 375
[05/01 15:33:35     71s] Total number of sequential cells: 396
[05/01 15:33:35     71s] Total number of tristate cells: 18
[05/01 15:33:35     71s] Total number of level shifter cells: 108
[05/01 15:33:35     71s] Total number of power gating cells: 0
[05/01 15:33:35     71s] Total number of isolation cells: 48
[05/01 15:33:35     71s] Total number of power switch cells: 0
[05/01 15:33:35     71s] Total number of pulse generator cells: 0
[05/01 15:33:35     71s] Total number of always on buffers: 0
[05/01 15:33:35     71s] Total number of retention cells: 0
[05/01 15:33:35     71s] Total number of physical cells: 27
[05/01 15:33:35     71s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/01 15:33:35     71s] Total number of usable buffers: 5
[05/01 15:33:35     71s] List of unusable buffers:
[05/01 15:33:35     71s] Total number of unusable buffers: 0
[05/01 15:33:35     71s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[05/01 15:33:35     71s] Total number of usable inverters: 36
[05/01 15:33:35     71s] List of unusable inverters:
[05/01 15:33:35     71s] Total number of unusable inverters: 0
[05/01 15:33:35     71s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[05/01 15:33:35     71s] Total number of identified usable delay cells: 19
[05/01 15:33:35     71s] List of identified unusable delay cells:
[05/01 15:33:35     71s] Total number of identified unusable delay cells: 0
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Deleting Cell Server Begin ...
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Deleting Cell Server End ...
[05/01 15:33:35     71s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2265.2M, current mem=2265.2M)
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:35     71s] Summary for sequential cells identification: 
[05/01 15:33:35     71s]   Identified SBFF number: 138
[05/01 15:33:35     71s]   Identified MBFF number: 0
[05/01 15:33:35     71s]   Identified SB Latch number: 36
[05/01 15:33:35     71s]   Identified MB Latch number: 0
[05/01 15:33:35     71s]   Not identified SBFF number: 180
[05/01 15:33:35     71s]   Not identified MBFF number: 0
[05/01 15:33:35     71s]   Not identified SB Latch number: 0
[05/01 15:33:35     71s]   Not identified MB Latch number: 0
[05/01 15:33:35     71s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:35     71s]  Visiting view : test_worst_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : func_worst_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : test_best_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : func_best_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:35     71s] TLC MultiMap info (StdDelay):
[05/01 15:33:35     71s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/01 15:33:35     71s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/01 15:33:35     71s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/01 15:33:35     71s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/01 15:33:35     71s]  Setting StdDelay to: 18.4ps
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Deleting Cell Server Begin ...
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Deleting Cell Server End ...
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] *** Summary of all messages that are not suppressed in this session:
[05/01 15:33:35     71s] Severity  ID               Count  Summary                                  
[05/01 15:33:35     71s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/01 15:33:35     71s] ERROR     DMMMC-271            9  The software does not currently support ...
[05/01 15:33:35     71s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/01 15:33:35     71s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/01 15:33:35     71s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/01 15:33:35     71s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/01 15:33:35     71s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[05/01 15:33:35     71s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/01 15:33:35     71s] WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
[05/01 15:33:35     71s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/01 15:33:35     71s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/01 15:33:35     71s] *** Message Summary: 378 warning(s), 9 error(s)
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] <CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def
[05/01 15:33:35     71s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def', current time is Thu May  1 15:33:35 2025 ...
[05/01 15:33:35     71s] --- DIVIDERCHAR '/'
[05/01 15:33:35     71s] --- UnitsPerDBU = 1.0000
[05/01 15:33:35     71s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:35     71s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:35     71s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:35     71s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:35     71s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:35     71s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:35     71s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/01 15:33:35     71s] Type 'man IMPFP-3961' for more detail.
[05/01 15:33:35     71s] Horizontal Layer M1 offset = 0 (derived)
[05/01 15:33:35     71s] Vertical Layer M2 offset = 0 (derived)
[05/01 15:33:35     71s] Start create_tracks
[05/01 15:33:35     71s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/01 15:33:35     71s] --- DIEAREA (0 0) (982528 593712)
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pad_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[3]' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[2]' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[1]' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[0]' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_out' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_en' is inconsistent with netlist.
[05/01 15:33:35     71s] **WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
[05/01 15:33:35     71s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[05/01 15:33:35     71s] **WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
[05/01 15:33:35     71s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:35     71s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def' is parsed, current time is Thu May  1 15:33:35 2025.
[05/01 15:33:35     71s] Updating the floorplan ...
[05/01 15:33:35     71s] <CMD> add_tracks -honor_pitch
[05/01 15:33:35     71s] Start create_tracks
[05/01 15:33:35     71s] Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
[05/01 15:33:35     71s] Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
[05/01 15:33:35     71s] <CMD> defIn /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def
[05/01 15:33:35     71s] Reading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def', current time is Thu May  1 15:33:35 2025 ...
[05/01 15:33:35     71s] --- CASESENSITIVE ON
[05/01 15:33:35     71s] --- DIVIDERCHAR '/'
[05/01 15:33:35     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:35     71s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:35     71s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:35     71s] Summary for sequential cells identification: 
[05/01 15:33:35     71s]   Identified SBFF number: 138
[05/01 15:33:35     71s]   Identified MBFF number: 0
[05/01 15:33:35     71s]   Identified SB Latch number: 36
[05/01 15:33:35     71s]   Identified MB Latch number: 0
[05/01 15:33:35     71s]   Not identified SBFF number: 180
[05/01 15:33:35     71s]   Not identified MBFF number: 0
[05/01 15:33:35     71s]   Not identified SB Latch number: 0
[05/01 15:33:35     71s]   Not identified MB Latch number: 0
[05/01 15:33:35     71s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:35     71s]  Visiting view : test_worst_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : func_worst_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : test_best_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:35     71s]  Visiting view : func_best_scenario
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:35     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:35     71s] TLC MultiMap info (StdDelay):
[05/01 15:33:35     71s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/01 15:33:35     71s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/01 15:33:35     71s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/01 15:33:35     71s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/01 15:33:35     71s]  Setting StdDelay to: 18.4ps
[05/01 15:33:35     71s] 
[05/01 15:33:35     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/01 15:33:35     71s] DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Thu May  1 15:33:35 2025.
[05/01 15:33:35     71s] <CMD> read_power_intent ../../syn/outputs/ORCA_TOP.dct.upf -1801
[05/01 15:33:35     71s] Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
[05/01 15:33:35     71s] Checking power intent
[05/01 15:33:35     71s] Checking scoped supply_net connected to top-level supply_net
[05/01 15:33:35     71s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:35     71s] Checking supply_set/supply_net
[05/01 15:33:35     71s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:35     71s] Setting boundaryports(3) from port_attr
[05/01 15:33:35     71s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:35     71s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     71s] <CMD> commit_power_intent
[05/01 15:33:36     72s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.40 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.06 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.07 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.21 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] number of pgNets = 3
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:36     72s] INFO: level_shifter strategy ls_out: added 62 level_shifter insts
[05/01 15:33:36     72s] INFO: level_shifter strategy ls_in: added 36 level_shifter insts
[05/01 15:33:36     72s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
[05/01 15:33:37     73s] Current (total cpu=0:01:14, real=0:01:34, peak res=2313.2M, current mem=2294.1M)
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2308.8M, current mem=2308.8M)
[05/01 15:33:37     73s] Current (total cpu=0:01:14, real=0:01:34, peak res=2313.2M, current mem=2308.8M)
[05/01 15:33:37     73s] Current (total cpu=0:01:14, real=0:01:34, peak res=2313.2M, current mem=2308.8M)
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2311.5M, current mem=2311.5M)
[05/01 15:33:37     73s] Current (total cpu=0:01:14, real=0:01:34, peak res=2313.2M, current mem=2311.5M)
[05/01 15:33:37     73s] Current (total cpu=0:01:14, real=0:01:34, peak res=2313.2M, current mem=2311.5M)
[05/01 15:33:37     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2311.9M, current mem=2311.9M)
[05/01 15:33:37     73s] Current (total cpu=0:01:15, real=0:01:34, peak res=2313.2M, current mem=2311.9M)
[05/01 15:33:37     73s] Current (total cpu=0:01:15, real=0:01:34, peak res=2313.2M, current mem=2311.9M)
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/01 15:33:37     73s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2312.6M, current mem=2312.6M)
[05/01 15:33:38     73s] Current (total cpu=0:01:15, real=0:01:35, peak res=2313.2M, current mem=2312.6M)
[05/01 15:33:38     73s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:01.12 real=0:00:02.00
[05/01 15:33:38     73s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:38     73s] IEEE1801_RUNTIME: misc: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:38     73s] IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:38     73s] IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.00 real=0:00:00.00
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server Begin ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server End ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:38     73s] Summary for sequential cells identification: 
[05/01 15:33:38     73s]   Identified SBFF number: 126
[05/01 15:33:38     73s]   Identified MBFF number: 0
[05/01 15:33:38     73s]   Identified SB Latch number: 36
[05/01 15:33:38     73s]   Identified MB Latch number: 0
[05/01 15:33:38     73s]   Not identified SBFF number: 180
[05/01 15:33:38     73s]   Not identified MBFF number: 0
[05/01 15:33:38     73s]   Not identified SB Latch number: 0
[05/01 15:33:38     73s]   Not identified MB Latch number: 0
[05/01 15:33:38     73s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:38     73s] Total number of combinational cells: 357
[05/01 15:33:38     73s] Total number of sequential cells: 204
[05/01 15:33:38     73s] Total number of tristate cells: 18
[05/01 15:33:38     73s] Total number of level shifter cells: 108
[05/01 15:33:38     73s] Total number of power gating cells: 0
[05/01 15:33:38     73s] Total number of isolation cells: 48
[05/01 15:33:38     73s] Total number of power switch cells: 0
[05/01 15:33:38     73s] Total number of pulse generator cells: 0
[05/01 15:33:38     73s] Total number of always on buffers: 30
[05/01 15:33:38     73s] Total number of retention cells: 180
[05/01 15:33:38     73s] Total number of physical cells: 27
[05/01 15:33:38     73s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/01 15:33:38     73s] Total number of usable buffers: 5
[05/01 15:33:38     73s] List of unusable buffers:
[05/01 15:33:38     73s] Total number of unusable buffers: 0
[05/01 15:33:38     73s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[05/01 15:33:38     73s] Total number of usable inverters: 36
[05/01 15:33:38     73s] List of unusable inverters:
[05/01 15:33:38     73s] Total number of unusable inverters: 0
[05/01 15:33:38     73s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[05/01 15:33:38     73s] Total number of identified usable delay cells: 19
[05/01 15:33:38     73s] List of identified unusable delay cells:
[05/01 15:33:38     73s] Total number of identified unusable delay cells: 0
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server Begin ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server End ...
[05/01 15:33:38     73s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2313.2M, current mem=2313.2M)
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:38     73s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:38     73s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:38     73s] Summary for sequential cells identification: 
[05/01 15:33:38     73s]   Identified SBFF number: 126
[05/01 15:33:38     73s]   Identified MBFF number: 0
[05/01 15:33:38     73s]   Identified SB Latch number: 36
[05/01 15:33:38     73s]   Identified MB Latch number: 0
[05/01 15:33:38     73s]   Not identified SBFF number: 180
[05/01 15:33:38     73s]   Not identified MBFF number: 0
[05/01 15:33:38     73s]   Not identified SB Latch number: 0
[05/01 15:33:38     73s]   Not identified MB Latch number: 0
[05/01 15:33:38     73s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:38     73s]  Visiting view : test_worst_scenario
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]  Visiting view : func_worst_scenario
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]  Visiting view : test_best_scenario
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]  Visiting view : func_best_scenario
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:38     73s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:38     73s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:38     73s] TLC MultiMap info (StdDelay):
[05/01 15:33:38     73s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/01 15:33:38     73s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/01 15:33:38     73s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/01 15:33:38     73s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/01 15:33:38     73s]  Setting StdDelay to: 18.4ps
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server Begin ...
[05/01 15:33:38     73s] 
[05/01 15:33:38     73s] TimeStamp Deleting Cell Server End ...
[05/01 15:33:38     73s] number of pgNets = 3
[05/01 15:33:38     73s] <CMD> is_common_ui_mode
[05/01 15:33:38     73s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 10.032 10.032 420.032 185.032
[05/01 15:33:38     74s] **WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
[05/01 15:33:38     74s] Type 'man IMPMSMV-4010' for more detail.
[05/01 15:33:38     74s] Power Domain 'PD_RISC_CORE'.
[05/01 15:33:38     74s] 	  Boundary = 10.0320 10.0320 420.0320 185.0320
[05/01 15:33:38     74s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[05/01 15:33:38     74s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/01 15:33:38     74s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/01 15:33:38     74s] 	   rowSpaceType = 0
[05/01 15:33:38     74s] 	   rowSpacing = 0.0000
[05/01 15:33:38     74s] 	   rowFlip = first (fplan:auto)
[05/01 15:33:38     74s] 	   site = unit
[05/01 15:33:38     74s] <CMD> is_common_ui_mode
[05/01 15:33:38     74s] <CMD> set_ccopt_property target_max_trans 0.3ns
[05/01 15:33:38     74s] <CMD> is_common_ui_mode
[05/01 15:33:38     74s] <CMD> setNanoRouteMode -drouteEndIteration 5
[05/01 15:33:38     74s] <CMD> is_common_ui_mode
[05/01 15:33:38     74s] <CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
[05/01 15:33:38     74s] <CMD> setDesignMode -earlyClockFlow false
[05/01 15:33:38     74s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[05/01 15:33:38     74s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[05/01 15:33:38     74s] <CMD> setOptMode -usefulSkew false
[05/01 15:33:38     74s] <CMD> setOptMode -usefulSkewCCOpt none
[05/01 15:33:38     74s] <CMD> setOptMode -usefulSkewPostRoute false
[05/01 15:33:38     74s] <CMD> setOptMode -usefulSkewPreCTS false
[05/01 15:33:38     74s] <CMD> is_common_ui_mode
[05/01 15:33:38     74s] <CMD> setPinAssignMode -pinEditInBatch true
[05/01 15:33:38     74s] <CMD> all_constraint_modes -active
[05/01 15:33:38     74s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/01 15:33:38     74s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
[05/01 15:33:38     74s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[05/01 15:33:38     74s] <CMD> setDontUse DELLN true
[05/01 15:33:38     74s] **WARN: (IMPOPT-3593):	The cell DELLN is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
[05/01 15:33:38     74s] Type 'man IMPOPT-3593' for more detail.
[05/01 15:33:38     74s] <CMD> createBasicPathGroups -expanded
[05/01 15:33:38     74s] Created reg2reg path group
[05/01 15:33:38     74s] Effort level <high> specified for reg2reg path_group
[05/01 15:33:40     76s] Created reg2cgate path group
[05/01 15:33:40     76s] Effort level <high> specified for reg2cgate path_group
[05/01 15:33:40     76s] <CMD> saveDesign ORCA_TOP_floorplan.innovus
[05/01 15:33:40     76s] #% Begin save design ... (date=05/01 15:33:40, mem=2352.1M)
[05/01 15:33:40     76s] INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
[05/01 15:33:40     76s] % Begin Save ccopt configuration ... (date=05/01 15:33:40, mem=2352.1M)
[05/01 15:33:40     76s] % End Save ccopt configuration ... (date=05/01 15:33:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2353.8M, current mem=2353.8M)
[05/01 15:33:40     77s] % Begin Save netlist data ... (date=05/01 15:33:40, mem=2353.8M)
[05/01 15:33:40     77s] Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
[05/01 15:33:41     77s] % End Save netlist data ... (date=05/01 15:33:41, total cpu=0:00:00.3, real=0:00:01.0, peak res=2353.9M, current mem=2353.9M)
[05/01 15:33:41     77s] Saving symbol-table file in separate thread ...
[05/01 15:33:41     77s] Saving congestion map file in separate thread ...
[05/01 15:33:41     77s] Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/01 15:33:41     77s] % Begin Save AAE data ... (date=05/01 15:33:41, mem=2355.7M)
[05/01 15:33:41     77s] Saving AAE Data ...
[05/01 15:33:41     77s] % End Save AAE data ... (date=05/01 15:33:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2379.6M, current mem=2355.9M)
[05/01 15:33:42     78s] Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
[05/01 15:33:42     78s] Saving mode setting ...
[05/01 15:33:42     78s] Saving global file ...
[05/01 15:33:42     78s] *info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
[05/01 15:33:42     78s] Saving Drc markers ...
[05/01 15:33:42     78s] ... No Drc file written since there is no markers found.
[05/01 15:33:42     78s] Saving SCANDEF file ...
[05/01 15:33:42     78s] 
[05/01 15:33:42     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFX2_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFX1_HVT complicate code: 24
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASRX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASRX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRARX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRARX1_HVT complicate code: 33
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNX2_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNX1_HVT complicate code: 24
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRARX2_HVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRARX1_HVT complicate code: 33
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNARX2_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNARX1_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFARX2_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFARX1_HVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFX2_HVT complicate code: 9
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFX1_HVT complicate code: 9
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFSRSSRX2_HVT complicate code: 9
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRSSRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRASX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRASX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRASRX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRASRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRARX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFSRARX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFNX2_HVT complicate code: 9
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFNX1_HVT complicate code: 9
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRARX2_HVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RDFFNSRARX1_HVT complicate code: 33.051
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFNARX2_HVT complicate code: 30
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFNARX1_HVT complicate code: 30
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFARX2_HVT complicate code: 30
[05/01 15:33:42     78s] SBFF Setting to complicate: RDFFARX1_HVT complicate code: 30
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFX2_LVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFX1_LVT complicate code: 24
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASRX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRASRX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRARX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFSRARX1_LVT complicate code: 33
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNX2_LVT complicate code: 24
[05/01 15:33:42     78s] SBFF Setting to complicate: RSDFFNX1_LVT complicate code: 24
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_LVT complicate code: 33
[05/01 15:33:42     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_LVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_LVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRARX2_LVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRARX1_LVT complicate code: 33
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNARX2_LVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNARX1_LVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFARX2_LVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFARX1_LVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFX2_LVT complicate code: 9
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFX1_LVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFSRSSRX2_LVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRSSRX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASRX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASRX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRARX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRARX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNX2_LVT complicate code: 9
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNX1_LVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRARX2_LVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRARX1_LVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNARX2_LVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNARX1_LVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFARX2_LVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFARX1_LVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFX2_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFX1_RVT complicate code: 24
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRSSRX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRASX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRASX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRASRX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRASRX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRARX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFSRARX1_RVT complicate code: 33
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNX2_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNX1_RVT complicate code: 24
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRQX1_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRARX2_RVT complicate code: 33
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RSDFFNSRARX1_RVT complicate code: 33
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNARX2_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFNARX1_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFARX2_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RSDFFARX1_RVT complicate code: 24
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFX2_RVT complicate code: 9
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFX1_RVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFSRSSRX2_RVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRSSRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASRX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRASRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRARX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFSRARX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNX2_RVT complicate code: 9
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNX1_RVT complicate code: 9
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRQX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRASRNX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRARX2_RVT complicate code: 33.051
[05/01 15:33:43     78s] SB Retention cell Setting to complicate: RDFFNSRARX1_RVT complicate code: 33.051
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNARX2_RVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFNARX1_RVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFARX2_RVT complicate code: 30
[05/01 15:33:43     78s] SBFF Setting to complicate: RDFFARX1_RVT complicate code: 30
[05/01 15:33:43     78s] Summary for sequential cells identification: 
[05/01 15:33:43     78s]   Identified SBFF number: 126
[05/01 15:33:43     78s]   Identified MBFF number: 0
[05/01 15:33:43     78s]   Identified SB Latch number: 36
[05/01 15:33:43     78s]   Identified MB Latch number: 0
[05/01 15:33:43     78s]   Not identified SBFF number: 180
[05/01 15:33:43     78s]   Not identified MBFF number: 0
[05/01 15:33:43     78s]   Not identified SB Latch number: 0
[05/01 15:33:43     78s]   Not identified MB Latch number: 0
[05/01 15:33:43     78s]   Number of sequential cells which are not FFs: 42
[05/01 15:33:43     78s]  Visiting view : test_worst_scenario
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]  Visiting view : func_worst_scenario
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]  Visiting view : test_best_scenario
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]  Visiting view : func_best_scenario
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:43     78s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[05/01 15:33:43     78s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = -1
[05/01 15:33:43     78s] TLC MultiMap info (StdDelay):
[05/01 15:33:43     78s]   : best_corner + best_libs + 1 + no RcCorner := 4.9ps
[05/01 15:33:43     78s]   : best_corner + best_libs + 1 + cmin := 5ps
[05/01 15:33:43     78s]   : worst_corner + worst_libs + 1 + no RcCorner := 17.6ps
[05/01 15:33:43     78s]   : worst_corner + worst_libs + 1 + cmax := 18.4ps
[05/01 15:33:43     78s]  Setting StdDelay to: 18.4ps
[05/01 15:33:43     78s] 
[05/01 15:33:43     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/01 15:33:43     78s] **WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/01 15:33:43     78s] **WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
[05/01 15:33:43     78s] Type 'man IMPSC-1001' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
[05/01 15:33:43     78s] **WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
[05/01 15:33:43     78s] Type 'man IMPSC-1001' for more detail.
[05/01 15:33:43     78s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
[05/01 15:33:43     78s] Successfully traced 3 scan chains (total 4530 scan bits).
[05/01 15:33:43     78s] Start applying DEF ordered sections ...
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
[05/01 15:33:43     78s] Type 'man IMPSC-1138' for more detail.
[05/01 15:33:43     78s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/01 15:33:43     78s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:43     78s] **WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
[05/01 15:33:43     78s] **WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
[05/01 15:33:43     78s] **WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
[05/01 15:33:43     78s] *** Scan Sanity Check Summary:
[05/01 15:33:43     78s] *** 3 scan chains passed sanity check.
[05/01 15:33:43     78s] Saving special route data file in separate thread ...
[05/01 15:33:43     78s] Saving PG file in separate thread ...
[05/01 15:33:43     78s] Saving placement file in separate thread ...
[05/01 15:33:43     78s] Saving route file in separate thread ...
[05/01 15:33:43     78s] Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Thu May  1 15:33:43 2025)
[05/01 15:33:43     78s] Saving property file in separate thread ...
[05/01 15:33:43     78s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 15:33:43     78s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:43     78s] Save Adaptive View Pruning View Names to Binary file
[05/01 15:33:43     78s] Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
[05/01 15:33:43     78s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2845.4M) ***
[05/01 15:33:43     79s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2845.4M) ***
[05/01 15:33:43     79s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2845.4M) ***
[05/01 15:33:43     79s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:43     79s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:43     79s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2845.4M) ***
[05/01 15:33:43     79s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:43     79s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:43     79s] Saving power intent database ...
[05/01 15:33:43     79s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:44     79s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/01 15:33:44     79s] % Begin Save power constraints data ... (date=05/01 15:33:44, mem=2370.5M)
[05/01 15:33:44     79s] % End Save power constraints data ... (date=05/01 15:33:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2370.6M, current mem=2370.6M)
[05/01 15:33:46     79s] Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
[05/01 15:33:48     81s] #% End save design ... (date=05/01 15:33:48, total cpu=0:00:04.8, real=0:00:08.0, peak res=2399.8M, current mem=2372.9M)
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] *** Summary of all messages that are not suppressed in this session:
[05/01 15:33:48     81s] Severity  ID               Count  Summary                                  
[05/01 15:33:48     81s] WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
[05/01 15:33:48     81s] WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
[05/01 15:33:48     81s] WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
[05/01 15:33:48     81s] WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
[05/01 15:33:48     81s] WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
[05/01 15:33:48     81s] *** Message Summary: 118 warning(s), 0 error(s)
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] <CMD> add_tracks -honor_pitch
[05/01 15:33:48     81s] Start create_tracks
[05/01 15:33:48     81s] <CMD> clearGlobalNets
[05/01 15:33:48     81s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/01 15:33:48     81s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/01 15:33:48     81s] <CMD> checkDesign -powerGround -noHtml -outfile pg.rpt
[05/01 15:33:48     81s] Design check done.
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] ---
[05/01 15:33:48     81s] --- Please refer to file pg.rpt for detailed report.
[05/01 15:33:48     81s] ---
[05/01 15:33:48     81s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M8 bottom M8 left M7 right M7} -offset 1 -width 4 -spacing 1.0
[05/01 15:33:48     81s] #% Begin addRing (date=05/01 15:33:48, mem=2373.0M)
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] viaInitial starts at Thu May  1 15:33:48 2025
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/01 15:33:48     81s] Type 'man IMPPP-543' for more detail.
[05/01 15:33:48     81s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/01 15:33:48     81s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:48     81s] viaInitial ends at Thu May  1 15:33:48 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2649.7M)
[05/01 15:33:48     81s] The power planner has cut rows, and such rows will be considered to be placement objects.
[05/01 15:33:48     81s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[05/01 15:33:48     81s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[05/01 15:33:48     81s] Type 'man IMPPP-4051' for more detail.
[05/01 15:33:48     81s] #% End addRing (date=05/01 15:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2373.9M, current mem=2373.9M)
[05/01 15:33:48     81s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 0.060 -set_to_set_distance 20 -spacing 10
[05/01 15:33:48     81s] #% Begin addStripe (date=05/01 15:33:48, mem=2373.9M)
[05/01 15:33:48     81s] 
[05/01 15:33:48     81s] Initialize fgc environment(mem: 2649.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2649.7M)
[05/01 15:33:48     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.7M)
[05/01 15:33:48     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.7M)
[05/01 15:33:48     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.7M)
[05/01 15:33:48     81s] Starting stripe generation ...
[05/01 15:33:48     81s] Non-Default Mode Option Settings :
[05/01 15:33:48     81s]   NONE
[05/01 15:33:48     81s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     81s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     81s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     81s] Stripe generation is complete.
[05/01 15:33:48     81s] vias are now being generated.
[05/01 15:33:48     81s] addStripe created 216 wires.
[05/01 15:33:48     81s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/01 15:33:48     81s] +--------+----------------+----------------+
[05/01 15:33:48     81s] |  Layer |     Created    |     Deleted    |
[05/01 15:33:48     81s] +--------+----------------+----------------+
[05/01 15:33:48     81s] |   M4   |       216      |       NA       |
[05/01 15:33:48     81s] +--------+----------------+----------------+
[05/01 15:33:48     82s] #% End addStripe (date=05/01 15:33:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2378.1M, current mem=2378.1M)
[05/01 15:33:48     82s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M5 -width 0.120 -set_to_set_distance 20 -spacing 10
[05/01 15:33:48     82s] #% Begin addStripe (date=05/01 15:33:48, mem=2378.1M)
[05/01 15:33:48     82s] 
[05/01 15:33:48     82s] Initialize fgc environment(mem: 2652.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Starting stripe generation ...
[05/01 15:33:48     82s] Non-Default Mode Option Settings :
[05/01 15:33:48     82s]   NONE
[05/01 15:33:48     82s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.7M)
[05/01 15:33:48     82s] Stripe generation is complete.
[05/01 15:33:48     82s] vias are now being generated.
[05/01 15:33:48     82s] addStripe created 308 wires.
[05/01 15:33:48     82s] ViaGen created 1502 vias, deleted 0 via to avoid violation.
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] |  Layer |     Created    |     Deleted    |
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] |  VIA4  |      1502      |        0       |
[05/01 15:33:48     82s] |   M5   |       308      |       NA       |
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] #% End addStripe (date=05/01 15:33:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=2378.9M, current mem=2378.9M)
[05/01 15:33:48     82s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M6 -width 0.120 -set_to_set_distance 20 -spacing 10
[05/01 15:33:48     82s] #% Begin addStripe (date=05/01 15:33:48, mem=2378.9M)
[05/01 15:33:48     82s] 
[05/01 15:33:48     82s] Initialize fgc environment(mem: 2653.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Starting stripe generation ...
[05/01 15:33:48     82s] Non-Default Mode Option Settings :
[05/01 15:33:48     82s]   NONE
[05/01 15:33:48     82s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Stripe generation is complete.
[05/01 15:33:48     82s] vias are now being generated.
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 185.12) (10.09, 414.35).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 483.97) (10.09, 511.40).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 581.02) (10.09, 583.68).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 185.12) (30.09, 405.39).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 486.71) (30.09, 502.45).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 185.12) (50.09, 405.39).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 486.71) (50.09, 502.45).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 185.12) (70.09, 404.75).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 486.71) (70.09, 501.80).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 486.33) (70.26, 486.63).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 583.38) (70.26, 583.68).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (90.03, 185.12) (90.09, 583.68).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 185.12) (110.09, 404.75).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 486.71) (110.09, 501.80).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 185.12) (130.09, 404.49).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 486.71) (130.09, 501.55).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 486.33) (130.31, 486.63).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 583.38) (130.31, 583.68).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 185.12) (150.09, 404.75).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 486.71) (150.09, 501.80).
[05/01 15:33:48     82s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/01 15:33:48     82s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 30.09).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 50.09).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 110.09).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 130.09).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (500.16, 20.21).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 486.48).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (760.15, 80.12).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (780.25, 583.53).
[05/01 15:33:48     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (940.16, 10.18).
[05/01 15:33:48     82s] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[05/01 15:33:48     82s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:48     82s] addStripe created 97 wires.
[05/01 15:33:48     82s] ViaGen created 1577 vias, deleted 0 via to avoid violation.
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] |  Layer |     Created    |     Deleted    |
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] |  VIA5  |      1577      |        0       |
[05/01 15:33:48     82s] |   M6   |       97       |       NA       |
[05/01 15:33:48     82s] +--------+----------------+----------------+
[05/01 15:33:48     82s] #% End addStripe (date=05/01 15:33:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2379.0M, current mem=2379.0M)
[05/01 15:33:48     82s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M7 -width 2 -set_to_set_distance 40 -spacing 20
[05/01 15:33:48     82s] #% Begin addStripe (date=05/01 15:33:48, mem=2379.0M)
[05/01 15:33:48     82s] 
[05/01 15:33:48     82s] Initialize fgc environment(mem: 2653.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Starting stripe generation ...
[05/01 15:33:48     82s] Non-Default Mode Option Settings :
[05/01 15:33:48     82s]   NONE
[05/01 15:33:48     82s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:48     82s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:48     82s] Stripe generation is complete.
[05/01 15:33:48     82s] vias are now being generated.
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (420.12, 10.03) (431.85, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (484.52, 10.03) (501.45, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (554.12, 10.03) (571.06, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (623.73, 10.03) (640.66, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (693.33, 10.03) (709.82, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (762.49, 10.03) (779.87, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (832.54, 10.03) (849.48, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (902.15, 10.03) (919.08, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (971.75, 10.03) (972.50, 10.15).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (920.52, 10.03) (920.82, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (929.52, 10.03) (929.82, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (928.62, 10.03) (928.92, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (925.02, 10.03) (925.32, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (924.12, 10.03) (924.42, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (947.52, 10.03) (947.82, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (945.72, 10.03) (946.02, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (946.62, 10.03) (946.92, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (944.82, 10.03) (945.12, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (941.22, 10.03) (941.52, 10.33).
[05/01 15:33:48     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (931.32, 10.03) (931.62, 10.33).
[05/01 15:33:48     82s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/01 15:33:48     82s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:48     82s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA6 at (480.33, 10.03) (480.38, 10.33).
[05/01 15:33:49     82s] addStripe created 29 wires.
[05/01 15:33:49     82s] ViaGen created 3449 vias, deleted 375 vias to avoid violation.
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] |  Layer |     Created    |     Deleted    |
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] |  VIA4  |       756      |       370      |
[05/01 15:33:49     82s] |  VIA5  |      1113      |        5       |
[05/01 15:33:49     82s] |  VIA6  |      1580      |        0       |
[05/01 15:33:49     82s] |   M7   |       29       |       NA       |
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] #% End addStripe (date=05/01 15:33:49, total cpu=0:00:00.2, real=0:00:01.0, peak res=2379.5M, current mem=2379.5M)
[05/01 15:33:49     82s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M8 -width 4 -set_to_set_distance 80 -spacing 40
[05/01 15:33:49     82s] #% Begin addStripe (date=05/01 15:33:49, mem=2379.5M)
[05/01 15:33:49     82s] 
[05/01 15:33:49     82s] Initialize fgc environment(mem: 2653.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Starting stripe generation ...
[05/01 15:33:49     82s] Non-Default Mode Option Settings :
[05/01 15:33:49     82s]   NONE
[05/01 15:33:49     82s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:49     82s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 15:33:49     82s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.7M)
[05/01 15:33:49     82s] Stripe generation is complete.
[05/01 15:33:49     82s] vias are now being generated.
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 185.12) (10.09, 414.35).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 483.97) (10.09, 511.40).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 581.02) (10.09, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (10.03, 185.12) (10.15, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 486.33) (13.56, 486.63).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 486.33) (11.77, 486.63).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 583.38) (13.56, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 583.38) (11.77, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (90.03, 185.12) (90.09, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (90.03, 185.12) (90.15, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 486.33) (94.31, 486.63).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 486.33) (92.51, 486.63).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 583.38) (94.31, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 583.38) (92.51, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (170.03, 185.12) (170.09, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (170.03, 185.12) (170.15, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 486.33) (173.25, 486.63).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 583.38) (173.25, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (250.03, 185.12) (250.09, 583.68).
[05/01 15:33:49     82s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (250.03, 185.12) (250.15, 583.68).
[05/01 15:33:49     82s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/01 15:33:49     82s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:49     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 30.09).
[05/01 15:33:49     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 50.09).
[05/01 15:33:49     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 110.09).
[05/01 15:33:49     82s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 130.09).
[05/01 15:33:49     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (814.01, 583.53).
[05/01 15:33:49     82s] Type 'man IMPPP-610' for more detail.
[05/01 15:33:49     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (538.01, 80.12).
[05/01 15:33:49     82s] Type 'man IMPPP-610' for more detail.
[05/01 15:33:49     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 486.48).
[05/01 15:33:49     82s] Type 'man IMPPP-610' for more detail.
[05/01 15:33:49     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 583.53).
[05/01 15:33:49     82s] Type 'man IMPPP-610' for more detail.
[05/01 15:33:49     82s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (854.04, 583.53).
[05/01 15:33:49     82s] Type 'man IMPPP-610' for more detail.
[05/01 15:33:49     82s] addStripe created 24 wires.
[05/01 15:33:49     82s] ViaGen created 1835 vias, deleted 241 vias to avoid violation.
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] |  Layer |     Created    |     Deleted    |
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] |  VIA5  |       554      |       238      |
[05/01 15:33:49     82s] |  VIA6  |       554      |        3       |
[05/01 15:33:49     82s] |  VIA7  |       727      |        0       |
[05/01 15:33:49     82s] |   M8   |       24       |       NA       |
[05/01 15:33:49     82s] +--------+----------------+----------------+
[05/01 15:33:49     82s] #% End addStripe (date=05/01 15:33:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=2381.9M, current mem=2381.9M)
[05/01 15:33:49     82s] <CMD> sroute -connect {corePin padPin} -crossoverViaLayerRange {1 4}
[05/01 15:33:49     82s] #% Begin sroute (date=05/01 15:33:49, mem=2381.9M)
[05/01 15:33:49     82s] *** Begin SPECIAL ROUTE on Thu May  1 15:33:49 2025 ***
[05/01 15:33:49     82s] SPECIAL ROUTE ran on directory: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work
[05/01 15:33:49     82s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/01 15:33:49     82s] 
[05/01 15:33:49     82s] Begin option processing ...
[05/01 15:33:49     82s] srouteConnectPowerBump set to false
[05/01 15:33:49     82s] routeSpecial set to true
[05/01 15:33:49     82s] srouteConnectBlockPin set to false
[05/01 15:33:49     82s] srouteConnectConverterPin set to false
[05/01 15:33:49     82s] srouteConnectStripe set to false
[05/01 15:33:49     82s] srouteCrossoverViaBottomLayer set to 1
[05/01 15:33:49     82s] srouteCrossoverViaTopLayer set to 4
[05/01 15:33:49     82s] srouteFollowCorePinEnd set to 3
[05/01 15:33:49     82s] srouteFollowPadPin set to false
[05/01 15:33:49     82s] srouteJogControl set to "preferWithChanges differentLayer"
[05/01 15:33:49     82s] sroutePadPinAllPorts set to true
[05/01 15:33:49     82s] sroutePreserveExistingRoutes set to true
[05/01 15:33:49     82s] srouteRoutePowerBarPortOnBothDir set to true
[05/01 15:33:49     82s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 441.00 megs.
[05/01 15:33:49     82s] 
[05/01 15:33:49     82s] Reading DB technology information...
[05/01 15:33:49     82s] Finished reading DB technology information.
[05/01 15:33:49     82s] Reading floorplan and netlist information...
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY showBlockEdgeNum not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     82s]    **WARN: PROPERTY scScanTag not defined
[05/01 15:33:49     83s] Finished reading floorplan and netlist information.
[05/01 15:33:49     83s]    A total of 23 warnings.
[05/01 15:33:49     83s] Read in 21 layers, 10 routing layers, 1 overlap layer
[05/01 15:33:49     83s] Read in 1054 macros, 114 used
[05/01 15:33:49     83s] Read in 219 components
[05/01 15:33:49     83s]   179 core components: 179 unplaced, 0 placed, 0 fixed
[05/01 15:33:49     83s]   40 block/ring components: 0 unplaced, 0 placed, 40 fixed
[05/01 15:33:49     83s] Read in 242 physical pins
[05/01 15:33:49     83s]   242 physical pins: 0 unplaced, 0 placed, 242 fixed
[05/01 15:33:49     83s] Read in 3 logical pins
[05/01 15:33:49     83s] Read in 1 blockages
[05/01 15:33:49     83s] Read in 220 nets
[05/01 15:33:49     83s] Read in 3 special nets, 2 routed
[05/01 15:33:49     83s] Read in 681 terminals
[05/01 15:33:49     83s] Begin power routing ...
[05/01 15:33:49     83s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/01 15:33:49     83s] Type 'man IMPSR-1256' for more detail.
[05/01 15:33:49     83s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/01 15:33:49     83s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/01 15:33:49     83s] Type 'man IMPSR-1256' for more detail.
[05/01 15:33:49     83s] Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/01 15:33:49     83s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/01 15:33:49     83s] Type 'man IMPSR-1256' for more detail.
[05/01 15:33:49     83s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/01 15:33:49     83s] **WARN: (IMPSR-2031):	For net VDDH, no suitable cell can be taken as reference cell for followpin generation at (97.736 10.032) (112.632 11.704). Specify option -corePinLayer to generate followpin on M3 or above layers. Similar warnings suppressed.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (32.235, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (33.603, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (34.971, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (36.339, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (37.707, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (39.075, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (40.443, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (41.811, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (43.179, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.547, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (45.915, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.283, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (48.651, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (50.019, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (51.387, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (112.977, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (114.345, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (115.713, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (117.081, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (118.449, 501.570), it will not be connected.
[05/01 15:33:49     83s] **WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
[05/01 15:33:49     83s] To increase the message display limit, refer to the product command reference manual.
[05/01 15:33:50     84s] CPU time for VDD FollowPin 0 seconds
[05/01 15:33:50     84s] CPU time for VDDH FollowPin 0 seconds
[05/01 15:33:51     84s] CPU time for VSS FollowPin 0 seconds
[05/01 15:33:51     84s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (560.08, 560.09) (560.35, 560.10).
[05/01 15:33:59     93s]   Number of IO ports routed: 0
[05/01 15:33:59     93s]   Number of Core ports routed: 3662  ignored: 123  open: 475
[05/01 15:33:59     93s]   Number of Followpin connections: 2486
[05/01 15:33:59     93s] End power routing: cpu: 0:00:10, real: 0:00:10, peak: 668.00 megs.
[05/01 15:33:59     93s] 
[05/01 15:33:59     93s] 
[05/01 15:33:59     93s] 
[05/01 15:33:59     93s]  Begin updating DB with routing results ...
[05/01 15:33:59     93s]  Updating DB with 242 io pins ...
[05/01 15:33:59     93s]  Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
[05/01 15:33:59     93s] Pin and blockage extraction finished
[05/01 15:33:59     93s] 
[05/01 15:33:59     93s] 
sroute post-processing starts at Thu May  1 15:33:59 2025
The viaGen is rebuilding shadow vias for net VSS.
[05/01 15:33:59     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 473.58) (880.27, 473.69).
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 342.40) (880.27, 342.51).
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 486.80) (20.27, 486.91).
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (100.14, 486.80) (100.27, 486.91).
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (180.14, 486.80) (180.27, 486.91).
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 501.70) (20.27, 501.81).
[05/01 15:34:00     93s] sroute post-processing ends at Thu May  1 15:34:00 2025

sroute post-processing starts at Thu May  1 15:34:00 2025
The viaGen is rebuilding shadow vias for net VDD.
[05/01 15:34:00     93s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (972.58, 234.12) (972.60, 234.15).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 50.074000, 501.600000 between the M1 and M2 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 50.040000, 501.875000 between the M1 and M4 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 130.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (130.02, 502.00) (130.15, 502.11).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 210.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (210.02, 502.00) (210.15, 502.11).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 290.130000, 502.121000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (290.03, 501.96) (290.16, 502.07).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 370.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (370.02, 502.00) (370.15, 502.11).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 450.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (450.02, 502.00) (450.15, 502.11).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 530.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (530.02, 502.00) (530.15, 502.11).
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 610.092000, 502.056000 between the M1 and M6 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.261000 between the M2 and M3 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] **WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.331000 between the M1 and M2 layers. This may increase the run time.
[05/01 15:34:00     94s] Type 'man IMPPP-4500' for more detail.
[05/01 15:34:00     94s] sroute post-processing ends at Thu May  1 15:34:00 2025
sroute created 11109 wires.
[05/01 15:34:00     94s] ViaGen created 45086 vias, deleted 6 vias to avoid violation.
[05/01 15:34:00     94s] +--------+----------------+----------------+
[05/01 15:34:00     94s] |  Layer |     Created    |     Deleted    |
[05/01 15:34:00     94s] +--------+----------------+----------------+
[05/01 15:34:00     94s] |   M1   |      6563      |       NA       |
[05/01 15:34:00     94s] |  VIA1  |      11678     |        0       |
[05/01 15:34:00     94s] |   M2   |       308      |       NA       |
[05/01 15:34:00     94s] |  VIA2  |      11652     |        0       |
[05/01 15:34:00     94s] |   M3   |       931      |       NA       |
[05/01 15:34:00     94s] |  VIA3  |      11651     |        0       |
[05/01 15:34:00     94s] |   M4   |       10       |       NA       |
[05/01 15:34:00     94s] |  VIA4  |      2709      |        0       |
[05/01 15:34:00     94s] |   M5   |       115      |       NA       |
[05/01 15:34:00     94s] |  VIA5  |      2703      |        0       |
[05/01 15:34:00     94s] |   M6   |       762      |       NA       |
[05/01 15:34:00     94s] |  VIA6  |      4585      |        5       |
[05/01 15:34:00     94s] |   M7   |      2420      |       NA       |
[05/01 15:34:00     94s] |  VIA7  |       108      |        1       |
[05/01 15:34:00     94s] +--------+----------------+----------------+
[05/01 15:34:01     94s] #% End sroute (date=05/01 15:34:01, total cpu=0:00:11.4, real=0:00:12.0, peak res=2613.3M, current mem=2404.4M)
[05/01 15:34:01     94s] <CMD> createRow -area {0.0000 0.0000 1000 644} -site unitdouble
[05/01 15:34:01     94s] <CMD> deselectAll
[05/01 15:35:54    104s] <CMD> fit
[05/01 15:57:31    212s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/01 15:57:31    212s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
<CMD> is_common_ui_mode
[05/01 15:57:31    212s] <CMD> setMultiCpuUsage -localCpu 8
[05/01 15:57:31    212s] ### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/01 15:57:31    212s] <CMD> delete_gui_object design:ORCA_TOP
[05/01 15:57:31    212s] 
[05/01 15:57:31    212s] Usage: delete_gui_object [-help] [-shape | -text | -marker | -all | -selected ]
[05/01 15:57:31    212s] 
[05/01 15:57:31    212s] **ERROR: (IMPTCM-48):	"design:ORCA_TOP" is not a legal option for command "delete_gui_object". Either the current option or an option prior to it is not specified correctly.
  
[05/01 15:57:35    212s] 
[05/01 15:57:35    212s] *** Memory Usage v#2 (Current mem = 3068.926M, initial mem = 820.664M) ***
[05/01 15:57:35    212s] 
[05/01 15:57:35    212s] *** Summary of all messages that are not suppressed in this session:
[05/01 15:57:35    212s] Severity  ID               Count  Summary                                  
[05/01 15:57:35    212s] WARNING   IMPDF-141          160  Linking %s blockage with component '%s' ...
[05/01 15:57:35    212s] WARNING   IMPDF-247           24  Net '%s' specified in Pin '%s' is incons...
[05/01 15:57:35    212s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/01 15:57:35    212s] WARNING   IMPMSMV-4010         1  The '%s' parameter of the '%s' command i...
[05/01 15:57:35    212s] WARNING   IMPPP-531           15  ViaGen Warning: Due to %s rule violation...
[05/01 15:57:35    212s] WARNING   IMPPP-532          554  ViaGen Warning: The top layer and bottom...
[05/01 15:57:35    212s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/01 15:57:35    212s] WARNING   IMPPP-610            5  The power planner failed to find a match...
[05/01 15:57:35    212s] WARNING   IMPPP-612           25  The intersection area is insufficient to...
[05/01 15:57:35    212s] WARNING   IMPPP-4500          11  Extended number of geometries exist arou...
[05/01 15:57:35    212s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[05/01 15:57:35    212s] WARNING   IMPPP-220            1  The power planner does not create core r...
[05/01 15:57:35    212s] WARNING   IMPSR-481          120  Row/Power/Ground pin overlap with a bloc...
[05/01 15:57:35    212s] WARNING   IMPSR-1256           3  Unable to find any CORE class pad pin of...
[05/01 15:57:35    212s] WARNING   IMPSR-2031           1  For net %s, no suitable cell can be take...
[05/01 15:57:35    212s] WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
[05/01 15:57:35    212s] WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
[05/01 15:57:35    212s] WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
[05/01 15:57:35    212s] WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
[05/01 15:57:35    212s] WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
[05/01 15:57:35    212s] WARNING   IMPOPT-3593          1  The cell %s is not defined in any librar...
[05/01 15:57:35    212s] ERROR     DMMMC-271           18  The software does not currently support ...
[05/01 15:57:35    212s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[05/01 15:57:35    212s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/01 15:57:35    212s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/01 15:57:35    212s] WARNING   TCLCMD-1083          1  '%s'                                     
[05/01 15:57:35    212s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/01 15:57:35    212s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/01 15:57:35    212s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/01 15:57:35    212s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/01 15:57:35    212s] WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
[05/01 15:57:35    212s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/01 15:57:35    212s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/01 15:57:35    212s] *** Message Summary: 1452 warning(s), 19 error(s)
[05/01 15:57:35    212s] 
[05/01 15:57:35    212s] --- Ending "Innovus" (totcpu=0:03:34, real=0:25:32, mem=3068.9M) ---
