LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 0
CPU 2 0
CPU 3 0
CPU 4 0
CPU 5 0
# CONTEXT 6
CPU 7 1
CPU 8 1
CPU 9 1
CPU 10 1
CPU 11 1
# CONTEXT 12
CPU 13 2
CPU 14 2
CPU 15 2
BLOCK 16 2
# CONTEXT 16
UNBLOCK 17 2
CPU 17 3
CPU 18 3
CPU 19 3
CPU 20 3
BLOCK 21 3
# CONTEXT 21
UNBLOCK 22 3
CPU 22 4
CPU 23 4
CPU 24 4
CPU 25 4
CPU 26 4
# CONTEXT 27
CPU 28 5
CPU 29 5
BLOCK 30 5
# CONTEXT 30
UNBLOCK 31 5
CPU 31 0
BLOCK 32 0
# CONTEXT 32
UNBLOCK 33 0
CPU 33 1
BLOCK 34 1
# CONTEXT 34
UNBLOCK 35 1
CPU 35 2
BLOCK 36 2
# CONTEXT 36
UNBLOCK 37 2
CPU 37 3
BLOCK 38 3
# CONTEXT 38
UNBLOCK 39 3
CPU 39 4
CPU 40 4
CPU 41 4
CPU 42 4
CPU 43 4
# CONTEXT 44
CPU 45 5
CPU 46 5
CPU 47 5
CPU 48 5
CPU 49 5
# CONTEXT 50
CPU 51 0
CPU 52 0
CPU 53 0
CPU 54 0
EXIT 55 0
# CONTEXT 55
CPU 56 1
CPU 57 1
CPU 58 1
CPU 59 1
CPU 60 1
# CONTEXT 61
CPU 62 2
CPU 63 2
CPU 64 2
CPU 65 2
BLOCK 66 2
# CONTEXT 66
UNBLOCK 67 2
CPU 67 3
CPU 68 3
CPU 69 3
CPU 70 3
CPU 71 3
# CONTEXT 72
CPU 73 4
CPU 74 4
BLOCK 75 4
# CONTEXT 75
UNBLOCK 76 4
CPU 76 5
CPU 77 5
CPU 78 5
CPU 79 5
EXIT 80 5
# CONTEXT 80
CPU 81 1
CPU 82 1
CPU 83 1
CPU 84 1
BLOCK 85 1
# CONTEXT 85
UNBLOCK 86 1
CPU 86 2
CPU 87 2
CPU 88 2
EXIT 89 2
# CONTEXT 89
CPU 90 3
CPU 91 3
BLOCK 92 3
# CONTEXT 92
UNBLOCK 93 3
CPU 93 4
BLOCK 94 4
# CONTEXT 94
UNBLOCK 95 4
CPU 95 1
CPU 96 1
CPU 97 1
CPU 98 1
EXIT 99 1
# CONTEXT 99
CPU 100 3
CPU 101 3
CPU 102 3
EXIT 103 3
# CONTEXT 103
CPU 104 4
CPU 105 4
CPU 106 4
CPU 107 4
CPU 108 4
# CONTEXT 109
CPU 110 -1
# CONTEXT 111
CPU 112 4
CPU 113 4
CPU 114 4
CPU 115 4
CPU 116 4
# CONTEXT 117
CPU 118 -1
# CONTEXT 119
CPU 120 4
CPU 121 4
CPU 122 4
EXIT 123 4
# CONTEXT 123
CPU 124 -1
