#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ade1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ade370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1aec0e0 .functor NOT 1, L_0x1b18560, C4<0>, C4<0>, C4<0>;
L_0x1b182c0 .functor XOR 1, L_0x1b18160, L_0x1b18220, C4<0>, C4<0>;
L_0x1b18450 .functor XOR 1, L_0x1b182c0, L_0x1b18380, C4<0>, C4<0>;
v0x1b134d0_0 .net *"_ivl_10", 0 0, L_0x1b18380;  1 drivers
v0x1b135d0_0 .net *"_ivl_12", 0 0, L_0x1b18450;  1 drivers
v0x1b136b0_0 .net *"_ivl_2", 0 0, L_0x1b15480;  1 drivers
v0x1b13770_0 .net *"_ivl_4", 0 0, L_0x1b18160;  1 drivers
v0x1b13850_0 .net *"_ivl_6", 0 0, L_0x1b18220;  1 drivers
v0x1b13980_0 .net *"_ivl_8", 0 0, L_0x1b182c0;  1 drivers
v0x1b13a60_0 .net "a", 0 0, v0x1b0f9f0_0;  1 drivers
v0x1b13b00_0 .net "b", 0 0, v0x1b0fa90_0;  1 drivers
v0x1b13ba0_0 .net "c", 0 0, v0x1b0fb30_0;  1 drivers
v0x1b13c40_0 .var "clk", 0 0;
v0x1b13ce0_0 .net "d", 0 0, v0x1b0fc70_0;  1 drivers
v0x1b13d80_0 .net "q_dut", 0 0, L_0x1b17e70;  1 drivers
v0x1b13e20_0 .net "q_ref", 0 0, L_0x1b144c0;  1 drivers
v0x1b13ec0_0 .var/2u "stats1", 159 0;
v0x1b13f60_0 .var/2u "strobe", 0 0;
v0x1b14000_0 .net "tb_match", 0 0, L_0x1b18560;  1 drivers
v0x1b140c0_0 .net "tb_mismatch", 0 0, L_0x1aec0e0;  1 drivers
v0x1b14180_0 .net "wavedrom_enable", 0 0, v0x1b0fd60_0;  1 drivers
v0x1b14220_0 .net "wavedrom_title", 511 0, v0x1b0fe00_0;  1 drivers
L_0x1b15480 .concat [ 1 0 0 0], L_0x1b144c0;
L_0x1b18160 .concat [ 1 0 0 0], L_0x1b144c0;
L_0x1b18220 .concat [ 1 0 0 0], L_0x1b17e70;
L_0x1b18380 .concat [ 1 0 0 0], L_0x1b144c0;
L_0x1b18560 .cmp/eeq 1, L_0x1b15480, L_0x1b18450;
S_0x1ade500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ade370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ac9ea0 .functor NOT 1, v0x1b0f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1adec60 .functor XOR 1, L_0x1ac9ea0, v0x1b0fa90_0, C4<0>, C4<0>;
L_0x1aec150 .functor XOR 1, L_0x1adec60, v0x1b0fb30_0, C4<0>, C4<0>;
L_0x1b144c0 .functor XOR 1, L_0x1aec150, v0x1b0fc70_0, C4<0>, C4<0>;
v0x1aec350_0 .net *"_ivl_0", 0 0, L_0x1ac9ea0;  1 drivers
v0x1aec3f0_0 .net *"_ivl_2", 0 0, L_0x1adec60;  1 drivers
v0x1ac9ff0_0 .net *"_ivl_4", 0 0, L_0x1aec150;  1 drivers
v0x1aca090_0 .net "a", 0 0, v0x1b0f9f0_0;  alias, 1 drivers
v0x1b0edb0_0 .net "b", 0 0, v0x1b0fa90_0;  alias, 1 drivers
v0x1b0eec0_0 .net "c", 0 0, v0x1b0fb30_0;  alias, 1 drivers
v0x1b0ef80_0 .net "d", 0 0, v0x1b0fc70_0;  alias, 1 drivers
v0x1b0f040_0 .net "q", 0 0, L_0x1b144c0;  alias, 1 drivers
S_0x1b0f1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ade370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b0f9f0_0 .var "a", 0 0;
v0x1b0fa90_0 .var "b", 0 0;
v0x1b0fb30_0 .var "c", 0 0;
v0x1b0fbd0_0 .net "clk", 0 0, v0x1b13c40_0;  1 drivers
v0x1b0fc70_0 .var "d", 0 0;
v0x1b0fd60_0 .var "wavedrom_enable", 0 0;
v0x1b0fe00_0 .var "wavedrom_title", 511 0;
E_0x1ad90b0/0 .event negedge, v0x1b0fbd0_0;
E_0x1ad90b0/1 .event posedge, v0x1b0fbd0_0;
E_0x1ad90b0 .event/or E_0x1ad90b0/0, E_0x1ad90b0/1;
E_0x1ad9300 .event posedge, v0x1b0fbd0_0;
E_0x1ac29f0 .event negedge, v0x1b0fbd0_0;
S_0x1b0f4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b0f1a0;
 .timescale -12 -12;
v0x1b0f6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b0f7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b0f1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b0ff60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ade370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b145f0 .functor NOT 1, v0x1b0f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b14660 .functor NOT 1, v0x1b0fa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b146f0 .functor AND 1, L_0x1b145f0, L_0x1b14660, C4<1>, C4<1>;
L_0x1b147b0 .functor NOT 1, v0x1b0fb30_0, C4<0>, C4<0>, C4<0>;
L_0x1b14850 .functor AND 1, L_0x1b146f0, L_0x1b147b0, C4<1>, C4<1>;
L_0x1b14960 .functor NOT 1, v0x1b0fc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b14a10 .functor AND 1, L_0x1b14850, L_0x1b14960, C4<1>, C4<1>;
L_0x1b14b20 .functor NOT 1, v0x1b0f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b14be0 .functor NOT 1, v0x1b0fa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b14c50 .functor AND 1, L_0x1b14b20, L_0x1b14be0, C4<1>, C4<1>;
L_0x1b14dc0 .functor AND 1, L_0x1b14c50, v0x1b0fb30_0, C4<1>, C4<1>;
L_0x1b14e30 .functor NOT 1, v0x1b0fc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b14f10 .functor AND 1, L_0x1b14dc0, L_0x1b14e30, C4<1>, C4<1>;
L_0x1b15020 .functor OR 1, L_0x1b14a10, L_0x1b14f10, C4<0>, C4<0>;
L_0x1b14ea0 .functor NOT 1, v0x1b0f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b151b0 .functor AND 1, L_0x1b14ea0, v0x1b0fa90_0, C4<1>, C4<1>;
L_0x1b15300 .functor NOT 1, v0x1b0fb30_0, C4<0>, C4<0>, C4<0>;
L_0x1b15370 .functor AND 1, L_0x1b151b0, L_0x1b15300, C4<1>, C4<1>;
L_0x1b15520 .functor AND 1, L_0x1b15370, v0x1b0fc70_0, C4<1>, C4<1>;
L_0x1b155e0 .functor OR 1, L_0x1b15020, L_0x1b15520, C4<0>, C4<0>;
L_0x1b157a0 .functor NOT 1, v0x1b0f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b15920 .functor AND 1, L_0x1b157a0, v0x1b0fa90_0, C4<1>, C4<1>;
L_0x1b15bb0 .functor AND 1, L_0x1b15920, v0x1b0fb30_0, C4<1>, C4<1>;
L_0x1b15d80 .functor NOT 1, v0x1b0fc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b15fd0 .functor AND 1, L_0x1b15bb0, L_0x1b15d80, C4<1>, C4<1>;
L_0x1b160e0 .functor OR 1, L_0x1b155e0, L_0x1b15fd0, C4<0>, C4<0>;
L_0x1b162d0 .functor NOT 1, v0x1b0fa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b16340 .functor AND 1, v0x1b0f9f0_0, L_0x1b162d0, C4<1>, C4<1>;
L_0x1b164f0 .functor NOT 1, v0x1b0fb30_0, C4<0>, C4<0>, C4<0>;
L_0x1b16560 .functor AND 1, L_0x1b16340, L_0x1b164f0, C4<1>, C4<1>;
L_0x1b16770 .functor AND 1, L_0x1b16560, v0x1b0fc70_0, C4<1>, C4<1>;
L_0x1b16830 .functor OR 1, L_0x1b160e0, L_0x1b16770, C4<0>, C4<0>;
L_0x1b16a50 .functor NOT 1, v0x1b0fa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b16ac0 .functor AND 1, v0x1b0f9f0_0, L_0x1b16a50, C4<1>, C4<1>;
L_0x1b16ca0 .functor AND 1, L_0x1b16ac0, v0x1b0fb30_0, C4<1>, C4<1>;
L_0x1b16d60 .functor NOT 1, v0x1b0fc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b16f00 .functor AND 1, L_0x1b16ca0, L_0x1b16d60, C4<1>, C4<1>;
L_0x1b17010 .functor OR 1, L_0x1b16830, L_0x1b16f00, C4<0>, C4<0>;
L_0x1b17260 .functor AND 1, v0x1b0f9f0_0, v0x1b0fa90_0, C4<1>, C4<1>;
L_0x1b172d0 .functor NOT 1, v0x1b0fb30_0, C4<0>, C4<0>, C4<0>;
L_0x1b17490 .functor AND 1, L_0x1b17260, L_0x1b172d0, C4<1>, C4<1>;
L_0x1b175a0 .functor NOT 1, v0x1b0fc70_0, C4<0>, C4<0>, C4<0>;
L_0x1b17770 .functor AND 1, L_0x1b17490, L_0x1b175a0, C4<1>, C4<1>;
L_0x1b17880 .functor OR 1, L_0x1b17010, L_0x1b17770, C4<0>, C4<0>;
L_0x1b17b00 .functor AND 1, v0x1b0f9f0_0, v0x1b0fa90_0, C4<1>, C4<1>;
L_0x1b17b70 .functor AND 1, L_0x1b17b00, v0x1b0fb30_0, C4<1>, C4<1>;
L_0x1b17db0 .functor AND 1, L_0x1b17b70, v0x1b0fc70_0, C4<1>, C4<1>;
L_0x1b17e70 .functor OR 1, L_0x1b17880, L_0x1b17db0, C4<0>, C4<0>;
v0x1b10250_0 .net *"_ivl_0", 0 0, L_0x1b145f0;  1 drivers
v0x1b10330_0 .net *"_ivl_10", 0 0, L_0x1b14960;  1 drivers
v0x1b10410_0 .net *"_ivl_12", 0 0, L_0x1b14a10;  1 drivers
v0x1b10500_0 .net *"_ivl_14", 0 0, L_0x1b14b20;  1 drivers
v0x1b105e0_0 .net *"_ivl_16", 0 0, L_0x1b14be0;  1 drivers
v0x1b10710_0 .net *"_ivl_18", 0 0, L_0x1b14c50;  1 drivers
v0x1b107f0_0 .net *"_ivl_2", 0 0, L_0x1b14660;  1 drivers
v0x1b108d0_0 .net *"_ivl_20", 0 0, L_0x1b14dc0;  1 drivers
v0x1b109b0_0 .net *"_ivl_22", 0 0, L_0x1b14e30;  1 drivers
v0x1b10a90_0 .net *"_ivl_24", 0 0, L_0x1b14f10;  1 drivers
v0x1b10b70_0 .net *"_ivl_26", 0 0, L_0x1b15020;  1 drivers
v0x1b10c50_0 .net *"_ivl_28", 0 0, L_0x1b14ea0;  1 drivers
v0x1b10d30_0 .net *"_ivl_30", 0 0, L_0x1b151b0;  1 drivers
v0x1b10e10_0 .net *"_ivl_32", 0 0, L_0x1b15300;  1 drivers
v0x1b10ef0_0 .net *"_ivl_34", 0 0, L_0x1b15370;  1 drivers
v0x1b10fd0_0 .net *"_ivl_36", 0 0, L_0x1b15520;  1 drivers
v0x1b110b0_0 .net *"_ivl_38", 0 0, L_0x1b155e0;  1 drivers
v0x1b11190_0 .net *"_ivl_4", 0 0, L_0x1b146f0;  1 drivers
v0x1b11270_0 .net *"_ivl_40", 0 0, L_0x1b157a0;  1 drivers
v0x1b11350_0 .net *"_ivl_42", 0 0, L_0x1b15920;  1 drivers
v0x1b11430_0 .net *"_ivl_44", 0 0, L_0x1b15bb0;  1 drivers
v0x1b11510_0 .net *"_ivl_46", 0 0, L_0x1b15d80;  1 drivers
v0x1b115f0_0 .net *"_ivl_48", 0 0, L_0x1b15fd0;  1 drivers
v0x1b116d0_0 .net *"_ivl_50", 0 0, L_0x1b160e0;  1 drivers
v0x1b117b0_0 .net *"_ivl_52", 0 0, L_0x1b162d0;  1 drivers
v0x1b11890_0 .net *"_ivl_54", 0 0, L_0x1b16340;  1 drivers
v0x1b11970_0 .net *"_ivl_56", 0 0, L_0x1b164f0;  1 drivers
v0x1b11a50_0 .net *"_ivl_58", 0 0, L_0x1b16560;  1 drivers
v0x1b11b30_0 .net *"_ivl_6", 0 0, L_0x1b147b0;  1 drivers
v0x1b11c10_0 .net *"_ivl_60", 0 0, L_0x1b16770;  1 drivers
v0x1b11cf0_0 .net *"_ivl_62", 0 0, L_0x1b16830;  1 drivers
v0x1b11dd0_0 .net *"_ivl_64", 0 0, L_0x1b16a50;  1 drivers
v0x1b11eb0_0 .net *"_ivl_66", 0 0, L_0x1b16ac0;  1 drivers
v0x1b121a0_0 .net *"_ivl_68", 0 0, L_0x1b16ca0;  1 drivers
v0x1b12280_0 .net *"_ivl_70", 0 0, L_0x1b16d60;  1 drivers
v0x1b12360_0 .net *"_ivl_72", 0 0, L_0x1b16f00;  1 drivers
v0x1b12440_0 .net *"_ivl_74", 0 0, L_0x1b17010;  1 drivers
v0x1b12520_0 .net *"_ivl_76", 0 0, L_0x1b17260;  1 drivers
v0x1b12600_0 .net *"_ivl_78", 0 0, L_0x1b172d0;  1 drivers
v0x1b126e0_0 .net *"_ivl_8", 0 0, L_0x1b14850;  1 drivers
v0x1b127c0_0 .net *"_ivl_80", 0 0, L_0x1b17490;  1 drivers
v0x1b128a0_0 .net *"_ivl_82", 0 0, L_0x1b175a0;  1 drivers
v0x1b12980_0 .net *"_ivl_84", 0 0, L_0x1b17770;  1 drivers
v0x1b12a60_0 .net *"_ivl_86", 0 0, L_0x1b17880;  1 drivers
v0x1b12b40_0 .net *"_ivl_88", 0 0, L_0x1b17b00;  1 drivers
v0x1b12c20_0 .net *"_ivl_90", 0 0, L_0x1b17b70;  1 drivers
v0x1b12d00_0 .net *"_ivl_92", 0 0, L_0x1b17db0;  1 drivers
v0x1b12de0_0 .net "a", 0 0, v0x1b0f9f0_0;  alias, 1 drivers
v0x1b12e80_0 .net "b", 0 0, v0x1b0fa90_0;  alias, 1 drivers
v0x1b12f70_0 .net "c", 0 0, v0x1b0fb30_0;  alias, 1 drivers
v0x1b13060_0 .net "d", 0 0, v0x1b0fc70_0;  alias, 1 drivers
v0x1b13150_0 .net "q", 0 0, L_0x1b17e70;  alias, 1 drivers
S_0x1b132b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ade370;
 .timescale -12 -12;
E_0x1ad8e50 .event anyedge, v0x1b13f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b13f60_0;
    %nor/r;
    %assign/vec4 v0x1b13f60_0, 0;
    %wait E_0x1ad8e50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b0f1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b0fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fa90_0, 0;
    %assign/vec4 v0x1b0f9f0_0, 0;
    %wait E_0x1ac29f0;
    %wait E_0x1ad9300;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b0fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fa90_0, 0;
    %assign/vec4 v0x1b0f9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ad90b0;
    %load/vec4 v0x1b0f9f0_0;
    %load/vec4 v0x1b0fa90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b0fb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b0fc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b0fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fa90_0, 0;
    %assign/vec4 v0x1b0f9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b0f7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ad90b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b0fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b0fa90_0, 0;
    %assign/vec4 v0x1b0f9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ade370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b13c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b13f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ade370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b13c40_0;
    %inv;
    %store/vec4 v0x1b13c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ade370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b0fbd0_0, v0x1b140c0_0, v0x1b13a60_0, v0x1b13b00_0, v0x1b13ba0_0, v0x1b13ce0_0, v0x1b13e20_0, v0x1b13d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ade370;
T_7 ;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ade370;
T_8 ;
    %wait E_0x1ad90b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b13ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13ec0_0, 4, 32;
    %load/vec4 v0x1b14000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b13ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b13e20_0;
    %load/vec4 v0x1b13e20_0;
    %load/vec4 v0x1b13d80_0;
    %xor;
    %load/vec4 v0x1b13e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b13ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b13ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit2/iter0/response2/top_module.sv";
