LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY exemplo7 IS
	PORT (	
	vetor: in std_logic_vector(2 downto 0);
	s: out std_logic
	);
END exemplo7;

architecture arq_exemplo7 of exemplo7 is
begin
 	S <= vetor(2);
end arq_exemplo7; 