-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Mar 31 20:43:59 2020
-- Host        : Steven-Win10-2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dkong_dkong_system_wrapper_0_0_sim_netlist.vhdl
-- Design      : dkong_dkong_system_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fakedma is
  port (
    drqn : out STD_LOGIC;
    wrn_d : out STD_LOGIC;
    rdn_d : out STD_LOGIC;
    r : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_mode_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_cnt_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dma_cnt_reg[2][11]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \first_last__0\ : out STD_LOGIC;
    \dma_master_bus[rdn]\ : out STD_LOGIC;
    \dma_master_bus[wrn]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dma_addr_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dma_cnt_reg[2][10]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][0]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][1]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][10]_0\ : out STD_LOGIC;
    \dma_cnt_reg[3][11]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_obus_reg[addr][3]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_1\ : out STD_LOGIC;
    \dma_addr_reg[3][3]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][6]_0\ : out STD_LOGIC;
    \dma_addr_reg[3][7]_0\ : out STD_LOGIC;
    \dma_addr_reg[2][10]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][3]_2\ : out STD_LOGIC;
    wr_n_reg : out STD_LOGIC;
    \dma_cnt_reg[0][13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \m_obus_reg[dmaster][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dma_addr_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \s_obus_reg[dslave][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    \slave_shared_master_bus[wrn]\ : in STD_LOGIC;
    \slave_shared_master_bus[rdn]\ : in STD_LOGIC;
    \dma_mode_reg[1][1]_0\ : in STD_LOGIC;
    \dma_mode_reg[0][1]_0\ : in STD_LOGIC;
    first_last_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_obus_reg[dslave][4]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][4]_1\ : in STD_LOGIC;
    \s_obus_reg[dslave][5]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][5]_1\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][4]_2\ : in STD_LOGIC;
    \s_obus_reg[dslave][4]_3\ : in STD_LOGIC;
    \s_obus[dslave][5]_i_2_0\ : in STD_LOGIC;
    \master_out[addr]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma_cnt_reg[1][0]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dma_cnt_reg[3][0]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_1\ : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    \dma_cnt_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_cnt_reg[0][0]_1\ : in STD_LOGIC;
    \dma_addr_reg[3][3]_1\ : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    busrq_i_3_0 : in STD_LOGIC;
    \dma_addr_reg[0][15]_1\ : in STD_LOGIC;
    \dma_addr_reg[0][7]_0\ : in STD_LOGIC;
    \dma_addr_reg[1][15]_0\ : in STD_LOGIC;
    \dma_addr_reg[1][7]_0\ : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dma_addr_reg[3][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_n : in STD_LOGIC;
    wr_n : in STD_LOGIC;
    \s_obus_reg[dslave][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma_value_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fakedma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fakedma is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal busrq0_out : STD_LOGIC;
  signal busrq_i_1_n_0 : STD_LOGIC;
  signal busrq_i_3_n_0 : STD_LOGIC;
  signal busrq_i_4_n_0 : STD_LOGIC;
  signal busrq_i_5_n_0 : STD_LOGIC;
  signal busrq_i_6_n_0 : STD_LOGIC;
  signal busrq_i_7_n_0 : STD_LOGIC;
  signal busrq_i_8_n_0 : STD_LOGIC;
  signal busrq_i_9_n_0 : STD_LOGIC;
  signal \^debug_cpu_sig\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dma_addr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[3][15]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[0][12]_i_2_n_7\ : STD_LOGIC;
  signal \^dma_addr_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_addr_reg[0][15]_i_5_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[0][15]_i_5_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[0][15]_i_5_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[0][15]_i_5_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[0][15]_i_5_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[0][4]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[0][8]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[1][12]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[1][15]_i_4_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[1][15]_i_4_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[1][15]_i_4_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[1][15]_i_4_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[1][15]_i_4_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[1][4]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[1][8]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[2][12]_i_2_n_7\ : STD_LOGIC;
  signal \^dma_addr_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dma_addr_reg[2][15]_i_4_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[2][15]_i_4_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[2][15]_i_4_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[2][15]_i_4_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[2][15]_i_4_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[2][4]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[2][8]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[3][12]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[3][15]_i_4_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[3][15]_i_4_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[3][15]_i_4_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[3][15]_i_4_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[3][15]_i_4_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[3][4]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_4\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_5\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_6\ : STD_LOGIC;
  signal \dma_addr_reg[3][8]_i_2_n_7\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \dma_addr_reg_n_0_[3][9]\ : STD_LOGIC;
  signal dma_cnt : STD_LOGIC;
  signal \dma_cnt[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][12]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][13]_i_7_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][4]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][8]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[2][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][0]_i_6_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][12]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][4]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \dma_cnt[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[0][12]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[0][12]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[0][12]_i_2_n_3\ : STD_LOGIC;
  signal \^dma_cnt_reg[0][13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \dma_cnt_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[0][4]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[0][4]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[0][8]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[0][8]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[0][8]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][0]_i_2_n_7\ : STD_LOGIC;
  signal \^dma_cnt_reg[1][11]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dma_cnt_reg[1][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][0]_i_2_n_7\ : STD_LOGIC;
  signal \^dma_cnt_reg[2][11]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dma_cnt_reg[2][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[2]_1\ : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \dma_cnt_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][0]_i_2_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][12]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][4]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \dma_cnt_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \dma_cnt_reg[3]_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^dma_master_bus[rdn]\ : STD_LOGIC;
  signal \^dma_master_bus[wrn]\ : STD_LOGIC;
  signal \^dma_mode_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dma_value : STD_LOGIC;
  signal \dma_value[7]_i_2_n_0\ : STD_LOGIC;
  signal \dma_value[7]_i_3_n_0\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \dma_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drqn\ : STD_LOGIC;
  signal \^first_last__0\ : STD_LOGIC;
  signal m_obus : STD_LOGIC;
  signal m_obus5_out : STD_LOGIC;
  signal m_obus7_out : STD_LOGIC;
  signal \m_obus[addr][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][10]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][11]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][12]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][13]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][14]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_10_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_11_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_12_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_2_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_3_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_4_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_5_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_6_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_7_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_8_n_0\ : STD_LOGIC;
  signal \m_obus[addr][15]_i_9_n_0\ : STD_LOGIC;
  signal \m_obus[addr][1]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[addr][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[dmaster][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[rdn]_i_1_n_0\ : STD_LOGIC;
  signal \m_obus[rdn]_i_4_n_0\ : STD_LOGIC;
  signal \m_obus[rdn]_i_5_n_0\ : STD_LOGIC;
  signal \m_obus[wrn]_i_1_n_0\ : STD_LOGIC;
  signal \^m_obus_reg[addr][15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_obus_reg[addr][3]_2\ : STD_LOGIC;
  signal \^m_obus_reg[dmaster][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_drqn : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \^r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r__0\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal s_obus : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \s_obus[dslave][2]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][4]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_11_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_12_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_8_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_1_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_3_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state[5]_i_1_n_0\ : STD_LOGIC;
  signal \state[6]_i_2_n_0\ : STD_LOGIC;
  signal \state[6]_i_3_n_0\ : STD_LOGIC;
  signal \^wr_n_reg\ : STD_LOGIC;
  signal \NLW_dma_addr_reg[0][15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_addr_reg[0][15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_addr_reg[1][15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_addr_reg[1][15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_addr_reg[2][15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_addr_reg[2][15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_addr_reg[3][15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_addr_reg[3][15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dma_cnt_reg[0][13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dma_cnt_reg[0][13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of busrq_i_8 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dma_value[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of drqn_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_obus[addr][15]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_obus[rdn]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_obus[rdn]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[2]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[6]_i_2\ : label is "soft_lutpair1";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  debug_cpu_sig(0) <= \^debug_cpu_sig\(0);
  \dma_addr_reg[0][15]_0\(15 downto 0) <= \^dma_addr_reg[0][15]_0\(15 downto 0);
  \dma_addr_reg[2][15]_0\(10 downto 0) <= \^dma_addr_reg[2][15]_0\(10 downto 0);
  \dma_cnt_reg[0][13]_0\(13 downto 0) <= \^dma_cnt_reg[0][13]_0\(13 downto 0);
  \dma_cnt_reg[1][11]_0\(9 downto 0) <= \^dma_cnt_reg[1][11]_0\(9 downto 0);
  \dma_cnt_reg[2][11]_0\(7 downto 0) <= \^dma_cnt_reg[2][11]_0\(7 downto 0);
  \dma_master_bus[rdn]\ <= \^dma_master_bus[rdn]\;
  \dma_master_bus[wrn]\ <= \^dma_master_bus[wrn]\;
  \dma_mode_reg[0]_0\(0) <= \^dma_mode_reg[0]_0\(0);
  drqn <= \^drqn\;
  \first_last__0\ <= \^first_last__0\;
  \m_obus_reg[addr][15]_0\(15 downto 0) <= \^m_obus_reg[addr][15]_0\(15 downto 0);
  \m_obus_reg[addr][3]_2\ <= \^m_obus_reg[addr][3]_2\;
  \m_obus_reg[dmaster][7]_0\(7 downto 0) <= \^m_obus_reg[dmaster][7]_0\(7 downto 0);
  r(0) <= \^r\(0);
  wr_n_reg <= \^wr_n_reg\;
busrq_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^debug_cpu_sig\(0),
      I1 => busrq0_out,
      I2 => busrq_i_3_n_0,
      O => busrq_i_1_n_0
    );
busrq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAEAEAAAAA"
    )
        port map (
      I0 => busrq_i_4_n_0,
      I1 => \m_obus[addr][15]_i_6_n_0\,
      I2 => busrq_i_5_n_0,
      I3 => \m_obus[addr][15]_i_4_n_0\,
      I4 => cpu_clk_rise,
      I5 => \^drqn\,
      O => busrq0_out
    );
busrq_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAFFFF"
    )
        port map (
      I0 => busrq_i_6_n_0,
      I1 => \state[0]_i_2_n_0\,
      I2 => cpuclk_d,
      I3 => \dma_cnt_reg[0][0]_0\(0),
      I4 => rst_n,
      I5 => busrq_i_7_n_0,
      O => busrq_i_3_n_0
    );
busrq_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \m_obus[addr][15]_i_7_n_0\,
      I1 => state(1),
      I2 => \dma_cnt_reg[3][0]_0\,
      I3 => \state[2]_i_2_n_0\,
      I4 => state(0),
      I5 => cpu_clk_rise,
      O => busrq_i_4_n_0
    );
busrq_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000808"
    )
        port map (
      I0 => \state[6]_i_3_n_0\,
      I1 => \state_reg[0]_0\,
      I2 => busrq_i_8_n_0,
      I3 => state(1),
      I4 => \m_obus[addr][15]_i_7_n_0\,
      I5 => \dma_cnt_reg[3][0]_0\,
      O => busrq_i_5_n_0
    );
busrq_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => busrq_i_9_n_0,
      I1 => \m_obus[addr][15]_i_6_n_0\,
      I2 => \dma_cnt_reg[0][0]_0\(0),
      I3 => cpuclk_d,
      I4 => \^drqn\,
      I5 => state(6),
      O => busrq_i_6_n_0
    );
busrq_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400004F440000"
    )
        port map (
      I0 => \m_obus[addr][15]_i_4_n_0\,
      I1 => state(6),
      I2 => \m_obus[addr][15]_i_6_n_0\,
      I3 => state(0),
      I4 => busrq_i_3_0,
      I5 => \state[0]_i_3_n_0\,
      O => busrq_i_7_n_0
    );
busrq_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(6),
      I1 => state(0),
      O => busrq_i_8_n_0
    );
busrq_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004040400040"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => state(0),
      I2 => cpu_clk_rise,
      I3 => \state_reg[0]_0\,
      I4 => \^drqn\,
      I5 => \m_obus[addr][15]_i_4_n_0\,
      O => busrq_i_9_n_0
    );
busrq_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => busrq_i_1_n_0,
      Q => \^debug_cpu_sig\(0),
      R => '0'
    );
\dma_addr[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747744"
    )
        port map (
      I0 => \^dma_addr_reg[0][15]_0\(0),
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][0]_i_1_n_0\
    );
\dma_addr[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][12]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][10]_i_1_n_0\
    );
\dma_addr[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][12]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][11]_i_1_n_0\
    );
\dma_addr[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][12]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][12]_i_1_n_0\
    );
\dma_addr[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][15]_i_5_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][13]_i_1_n_0\
    );
\dma_addr[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][15]_i_5_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][14]_i_1_n_0\
    );
\dma_addr[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => cpuclk_d,
      I2 => \dma_cnt_reg[0][0]_0\(0),
      I3 => \^drqn\,
      I4 => \^wr_n_reg\,
      I5 => \dma_addr_reg[0][15]_1\,
      O => \dma_addr[0][15]_i_1_n_0\
    );
\dma_addr[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][15]_i_5_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][15]_i_2_n_0\
    );
\dma_addr[0][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_3_n_0\,
      I1 => wr_n,
      I2 => \dma_addr_reg[3][3]_1\,
      I3 => \^dma_master_bus[wrn]\,
      O => \^wr_n_reg\
    );
\dma_addr[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][4]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][1]_i_1_n_0\
    );
\dma_addr[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][4]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][2]_i_1_n_0\
    );
\dma_addr[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][4]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][3]_i_1_n_0\
    );
\dma_addr[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][4]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][4]_i_1_n_0\
    );
\dma_addr[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][8]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][5]_i_1_n_0\
    );
\dma_addr[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][8]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][6]_i_1_n_0\
    );
\dma_addr[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => cpuclk_d,
      I2 => \dma_cnt_reg[0][0]_0\(0),
      I3 => \^drqn\,
      I4 => \^wr_n_reg\,
      I5 => \dma_addr_reg[0][7]_0\,
      O => \dma_addr[0][7]_i_1_n_0\
    );
\dma_addr[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][8]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][7]_i_2_n_0\
    );
\dma_addr[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][8]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][8]_i_1_n_0\
    );
\dma_addr[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[0][12]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[0][9]_i_1_n_0\
    );
\dma_addr[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747744"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][0]_i_1_n_0\
    );
\dma_addr[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][12]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][10]_i_1_n_0\
    );
\dma_addr[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][12]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][11]_i_1_n_0\
    );
\dma_addr[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][12]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][12]_i_1_n_0\
    );
\dma_addr[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][15]_i_4_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][13]_i_1_n_0\
    );
\dma_addr[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][15]_i_4_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][14]_i_1_n_0\
    );
\dma_addr[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \^drqn\,
      I2 => cpuclk_d,
      I3 => \dma_cnt_reg[0][0]_0\(0),
      I4 => \^wr_n_reg\,
      I5 => \dma_addr_reg[1][15]_0\,
      O => \dma_addr[1][15]_i_1_n_0\
    );
\dma_addr[1][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][15]_i_4_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][15]_i_2_n_0\
    );
\dma_addr[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][4]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][1]_i_1_n_0\
    );
\dma_addr[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][4]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][2]_i_1_n_0\
    );
\dma_addr[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][4]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][3]_i_1_n_0\
    );
\dma_addr[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][4]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][4]_i_1_n_0\
    );
\dma_addr[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][8]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][5]_i_1_n_0\
    );
\dma_addr[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][8]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][6]_i_1_n_0\
    );
\dma_addr[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \^drqn\,
      I2 => cpuclk_d,
      I3 => \dma_cnt_reg[0][0]_0\(0),
      I4 => \^wr_n_reg\,
      I5 => \dma_addr_reg[1][7]_0\,
      O => \dma_addr[1][7]_i_1_n_0\
    );
\dma_addr[1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][8]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][7]_i_2_n_0\
    );
\dma_addr[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][8]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][8]_i_1_n_0\
    );
\dma_addr[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[1][12]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[1][9]_i_1_n_0\
    );
\dma_addr[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747744"
    )
        port map (
      I0 => \^dma_addr_reg[2][15]_0\(0),
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][0]_i_1_n_0\
    );
\dma_addr[2][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][12]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][10]_i_1_n_0\
    );
\dma_addr[2][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][12]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][11]_i_1_n_0\
    );
\dma_addr[2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][12]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[2][12]_i_1_n_0\
    );
\dma_addr[2][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][15]_i_4_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[2][13]_i_1_n_0\
    );
\dma_addr[2][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][15]_i_4_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][14]_i_1_n_0\
    );
\dma_addr[2][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][15]_i_4_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][15]_i_2_n_0\
    );
\dma_addr[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][4]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][1]_i_1_n_0\
    );
\dma_addr[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][4]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][2]_i_1_n_0\
    );
\dma_addr[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][4]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][3]_i_1_n_0\
    );
\dma_addr[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][4]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][4]_i_1_n_0\
    );
\dma_addr[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][8]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[2][5]_i_1_n_0\
    );
\dma_addr[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][8]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][6]_i_1_n_0\
    );
\dma_addr[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][8]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][7]_i_2_n_0\
    );
\dma_addr[2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][8]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][8]_i_1_n_0\
    );
\dma_addr[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[2][12]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[2][9]_i_1_n_0\
    );
\dma_addr[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747744"
    )
        port map (
      I0 => \dma_addr_reg_n_0_[3][0]\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][0]_i_1_n_0\
    );
\dma_addr[3][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][12]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][10]_i_1_n_0\
    );
\dma_addr[3][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][12]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][11]_i_1_n_0\
    );
\dma_addr[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][12]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][12]_i_1_n_0\
    );
\dma_addr[3][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][15]_i_4_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][13]_i_1_n_0\
    );
\dma_addr[3][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][15]_i_4_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][14]_i_1_n_0\
    );
\dma_addr[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dma_addr[3][15]_i_3_n_0\,
      I1 => \^wr_n_reg\,
      O => \dma_addr[3][15]_i_1_n_0\
    );
\dma_addr[3][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][15]_i_4_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][15]_i_2_n_0\
    );
\dma_addr[3][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0CA00000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(2),
      I1 => \s_obus_reg[dslave][0]_0\(2),
      I2 => \dma_addr_reg[3][3]_1\,
      I3 => \^m_obus_reg[addr][15]_0\(1),
      I4 => \s_obus_reg[dslave][0]_0\(1),
      I5 => \dma_addr[3][15]_i_5_n_0\,
      O => \dma_addr[3][15]_i_3_n_0\
    );
\dma_addr[3][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \s_obus_reg[dslave][0]_0\(3),
      I2 => \dma_addr_reg[3][3]_1\,
      I3 => \^m_obus_reg[addr][15]_0\(0),
      I4 => \s_obus_reg[dslave][0]_0\(0),
      I5 => \^first_last__0\,
      O => \dma_addr[3][15]_i_5_n_0\
    );
\dma_addr[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][4]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][1]_i_1_n_0\
    );
\dma_addr[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][4]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \dma_addr_reg[3][7]_1\(2),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][2]_i_1_n_0\
    );
\dma_addr[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][4]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \dma_addr_reg[3][7]_1\(3),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][3]_i_1_n_0\
    );
\dma_addr[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][4]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \dma_addr_reg[3][7]_1\(4),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][4]_i_1_n_0\
    );
\dma_addr[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][8]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][5]_i_1_n_0\
    );
\dma_addr[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][8]_i_2_n_6\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \dma_addr_reg[3][7]_1\(6),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][6]_i_1_n_0\
    );
\dma_addr[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \^wr_n_reg\,
      O => \dma_addr[3][7]_i_1_n_0\
    );
\dma_addr[3][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][8]_i_2_n_5\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \dma_addr_reg[3][7]_1\(7),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][7]_i_2_n_0\
    );
\dma_addr[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0CA00000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(2),
      I1 => \s_obus_reg[dslave][0]_0\(2),
      I2 => \dma_addr_reg[3][3]_1\,
      I3 => \^m_obus_reg[addr][15]_0\(1),
      I4 => \s_obus_reg[dslave][0]_0\(1),
      I5 => \dma_addr[3][7]_i_4_n_0\,
      O => \dma_addr[3][7]_i_3_n_0\
    );
\dma_addr[3][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000500353"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \s_obus_reg[dslave][0]_0\(3),
      I2 => \dma_addr_reg[3][3]_1\,
      I3 => \^m_obus_reg[addr][15]_0\(0),
      I4 => \s_obus_reg[dslave][0]_0\(0),
      I5 => \^first_last__0\,
      O => \dma_addr[3][7]_i_4_n_0\
    );
\dma_addr[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][8]_i_2_n_4\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \dma_addr_reg[3][7]_1\(0),
      I4 => \dma_cnt_reg[3][0]_0\,
      O => \dma_addr[3][8]_i_1_n_0\
    );
\dma_addr[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \dma_addr_reg[3][12]_i_2_n_7\,
      I1 => \dma_cnt[0][13]_i_5_n_0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \dma_addr_reg[3][7]_1\(1),
      I4 => \dma_addr_reg[3][3]_1\,
      O => \dma_addr[3][9]_i_1_n_0\
    );
\dma_addr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][0]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(0),
      R => clear
    );
\dma_addr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][10]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(10),
      R => clear
    );
\dma_addr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][11]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(11),
      R => clear
    );
\dma_addr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][12]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(12),
      R => clear
    );
\dma_addr_reg[0][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[0][8]_i_2_n_0\,
      CO(3) => \dma_addr_reg[0][12]_i_2_n_0\,
      CO(2) => \dma_addr_reg[0][12]_i_2_n_1\,
      CO(1) => \dma_addr_reg[0][12]_i_2_n_2\,
      CO(0) => \dma_addr_reg[0][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[0][12]_i_2_n_4\,
      O(2) => \dma_addr_reg[0][12]_i_2_n_5\,
      O(1) => \dma_addr_reg[0][12]_i_2_n_6\,
      O(0) => \dma_addr_reg[0][12]_i_2_n_7\,
      S(3 downto 0) => \^dma_addr_reg[0][15]_0\(12 downto 9)
    );
\dma_addr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][13]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(13),
      R => clear
    );
\dma_addr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][14]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(14),
      R => clear
    );
\dma_addr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][15]_i_2_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(15),
      R => clear
    );
\dma_addr_reg[0][15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[0][12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_dma_addr_reg[0][15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_addr_reg[0][15]_i_5_n_2\,
      CO(0) => \dma_addr_reg[0][15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_addr_reg[0][15]_i_5_O_UNCONNECTED\(3),
      O(2) => \dma_addr_reg[0][15]_i_5_n_5\,
      O(1) => \dma_addr_reg[0][15]_i_5_n_6\,
      O(0) => \dma_addr_reg[0][15]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^dma_addr_reg[0][15]_0\(15 downto 13)
    );
\dma_addr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][1]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(1),
      R => clear
    );
\dma_addr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][2]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(2),
      R => clear
    );
\dma_addr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][3]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(3),
      R => clear
    );
\dma_addr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][4]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(4),
      R => clear
    );
\dma_addr_reg[0][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_addr_reg[0][4]_i_2_n_0\,
      CO(2) => \dma_addr_reg[0][4]_i_2_n_1\,
      CO(1) => \dma_addr_reg[0][4]_i_2_n_2\,
      CO(0) => \dma_addr_reg[0][4]_i_2_n_3\,
      CYINIT => \^dma_addr_reg[0][15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[0][4]_i_2_n_4\,
      O(2) => \dma_addr_reg[0][4]_i_2_n_5\,
      O(1) => \dma_addr_reg[0][4]_i_2_n_6\,
      O(0) => \dma_addr_reg[0][4]_i_2_n_7\,
      S(3 downto 0) => \^dma_addr_reg[0][15]_0\(4 downto 1)
    );
\dma_addr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][5]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(5),
      R => clear
    );
\dma_addr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][6]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(6),
      R => clear
    );
\dma_addr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][7]_i_1_n_0\,
      D => \dma_addr[0][7]_i_2_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(7),
      R => clear
    );
\dma_addr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][8]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(8),
      R => clear
    );
\dma_addr_reg[0][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[0][4]_i_2_n_0\,
      CO(3) => \dma_addr_reg[0][8]_i_2_n_0\,
      CO(2) => \dma_addr_reg[0][8]_i_2_n_1\,
      CO(1) => \dma_addr_reg[0][8]_i_2_n_2\,
      CO(0) => \dma_addr_reg[0][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[0][8]_i_2_n_4\,
      O(2) => \dma_addr_reg[0][8]_i_2_n_5\,
      O(1) => \dma_addr_reg[0][8]_i_2_n_6\,
      O(0) => \dma_addr_reg[0][8]_i_2_n_7\,
      S(3 downto 0) => \^dma_addr_reg[0][15]_0\(8 downto 5)
    );
\dma_addr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[0][15]_i_1_n_0\,
      D => \dma_addr[0][9]_i_1_n_0\,
      Q => \^dma_addr_reg[0][15]_0\(9),
      R => clear
    );
\dma_addr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][0]_i_1_n_0\,
      Q => \^q\(0),
      R => clear
    );
\dma_addr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][10]_i_1_n_0\,
      Q => \^q\(10),
      R => clear
    );
\dma_addr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][11]_i_1_n_0\,
      Q => \^q\(11),
      R => clear
    );
\dma_addr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][12]_i_1_n_0\,
      Q => \^q\(12),
      R => clear
    );
\dma_addr_reg[1][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[1][8]_i_2_n_0\,
      CO(3) => \dma_addr_reg[1][12]_i_2_n_0\,
      CO(2) => \dma_addr_reg[1][12]_i_2_n_1\,
      CO(1) => \dma_addr_reg[1][12]_i_2_n_2\,
      CO(0) => \dma_addr_reg[1][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[1][12]_i_2_n_4\,
      O(2) => \dma_addr_reg[1][12]_i_2_n_5\,
      O(1) => \dma_addr_reg[1][12]_i_2_n_6\,
      O(0) => \dma_addr_reg[1][12]_i_2_n_7\,
      S(3 downto 0) => \^q\(12 downto 9)
    );
\dma_addr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][13]_i_1_n_0\,
      Q => \^q\(13),
      R => clear
    );
\dma_addr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][14]_i_1_n_0\,
      Q => \^q\(14),
      R => clear
    );
\dma_addr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][15]_i_2_n_0\,
      Q => \^q\(15),
      R => clear
    );
\dma_addr_reg[1][15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[1][12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_dma_addr_reg[1][15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_addr_reg[1][15]_i_4_n_2\,
      CO(0) => \dma_addr_reg[1][15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_addr_reg[1][15]_i_4_O_UNCONNECTED\(3),
      O(2) => \dma_addr_reg[1][15]_i_4_n_5\,
      O(1) => \dma_addr_reg[1][15]_i_4_n_6\,
      O(0) => \dma_addr_reg[1][15]_i_4_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(15 downto 13)
    );
\dma_addr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][1]_i_1_n_0\,
      Q => \^q\(1),
      R => clear
    );
\dma_addr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][2]_i_1_n_0\,
      Q => \^q\(2),
      R => clear
    );
\dma_addr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][3]_i_1_n_0\,
      Q => \^q\(3),
      R => clear
    );
\dma_addr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][4]_i_1_n_0\,
      Q => \^q\(4),
      R => clear
    );
\dma_addr_reg[1][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_addr_reg[1][4]_i_2_n_0\,
      CO(2) => \dma_addr_reg[1][4]_i_2_n_1\,
      CO(1) => \dma_addr_reg[1][4]_i_2_n_2\,
      CO(0) => \dma_addr_reg[1][4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[1][4]_i_2_n_4\,
      O(2) => \dma_addr_reg[1][4]_i_2_n_5\,
      O(1) => \dma_addr_reg[1][4]_i_2_n_6\,
      O(0) => \dma_addr_reg[1][4]_i_2_n_7\,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\dma_addr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][5]_i_1_n_0\,
      Q => \^q\(5),
      R => clear
    );
\dma_addr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][6]_i_1_n_0\,
      Q => \^q\(6),
      R => clear
    );
\dma_addr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][7]_i_1_n_0\,
      D => \dma_addr[1][7]_i_2_n_0\,
      Q => \^q\(7),
      R => clear
    );
\dma_addr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][8]_i_1_n_0\,
      Q => \^q\(8),
      R => clear
    );
\dma_addr_reg[1][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[1][4]_i_2_n_0\,
      CO(3) => \dma_addr_reg[1][8]_i_2_n_0\,
      CO(2) => \dma_addr_reg[1][8]_i_2_n_1\,
      CO(1) => \dma_addr_reg[1][8]_i_2_n_2\,
      CO(0) => \dma_addr_reg[1][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[1][8]_i_2_n_4\,
      O(2) => \dma_addr_reg[1][8]_i_2_n_5\,
      O(1) => \dma_addr_reg[1][8]_i_2_n_6\,
      O(0) => \dma_addr_reg[1][8]_i_2_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\dma_addr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[1][15]_i_1_n_0\,
      D => \dma_addr[1][9]_i_1_n_0\,
      Q => \^q\(9),
      R => clear
    );
\dma_addr_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][0]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(0),
      R => clear
    );
\dma_addr_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][10]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[2][10]\,
      R => clear
    );
\dma_addr_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][11]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(8),
      R => clear
    );
\dma_addr_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][12]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[2][12]\,
      R => clear
    );
\dma_addr_reg[2][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[2][8]_i_2_n_0\,
      CO(3) => \dma_addr_reg[2][12]_i_2_n_0\,
      CO(2) => \dma_addr_reg[2][12]_i_2_n_1\,
      CO(1) => \dma_addr_reg[2][12]_i_2_n_2\,
      CO(0) => \dma_addr_reg[2][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[2][12]_i_2_n_4\,
      O(2) => \dma_addr_reg[2][12]_i_2_n_5\,
      O(1) => \dma_addr_reg[2][12]_i_2_n_6\,
      O(0) => \dma_addr_reg[2][12]_i_2_n_7\,
      S(3) => \dma_addr_reg_n_0_[2][12]\,
      S(2) => \^dma_addr_reg[2][15]_0\(8),
      S(1) => \dma_addr_reg_n_0_[2][10]\,
      S(0) => \^dma_addr_reg[2][15]_0\(7)
    );
\dma_addr_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][13]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[2][13]\,
      R => clear
    );
\dma_addr_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][14]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(9),
      R => clear
    );
\dma_addr_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][15]_i_2_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(10),
      R => clear
    );
\dma_addr_reg[2][15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[2][12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_dma_addr_reg[2][15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_addr_reg[2][15]_i_4_n_2\,
      CO(0) => \dma_addr_reg[2][15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_addr_reg[2][15]_i_4_O_UNCONNECTED\(3),
      O(2) => \dma_addr_reg[2][15]_i_4_n_5\,
      O(1) => \dma_addr_reg[2][15]_i_4_n_6\,
      O(0) => \dma_addr_reg[2][15]_i_4_n_7\,
      S(3) => '0',
      S(2 downto 1) => \^dma_addr_reg[2][15]_0\(10 downto 9),
      S(0) => \dma_addr_reg_n_0_[2][13]\
    );
\dma_addr_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][1]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(1),
      R => clear
    );
\dma_addr_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][2]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(2),
      R => clear
    );
\dma_addr_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][3]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(3),
      R => clear
    );
\dma_addr_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][4]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[2][4]\,
      R => clear
    );
\dma_addr_reg[2][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_addr_reg[2][4]_i_2_n_0\,
      CO(2) => \dma_addr_reg[2][4]_i_2_n_1\,
      CO(1) => \dma_addr_reg[2][4]_i_2_n_2\,
      CO(0) => \dma_addr_reg[2][4]_i_2_n_3\,
      CYINIT => \^dma_addr_reg[2][15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[2][4]_i_2_n_4\,
      O(2) => \dma_addr_reg[2][4]_i_2_n_5\,
      O(1) => \dma_addr_reg[2][4]_i_2_n_6\,
      O(0) => \dma_addr_reg[2][4]_i_2_n_7\,
      S(3) => \dma_addr_reg_n_0_[2][4]\,
      S(2 downto 0) => \^dma_addr_reg[2][15]_0\(3 downto 1)
    );
\dma_addr_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][5]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[2][5]\,
      R => clear
    );
\dma_addr_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][6]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(4),
      R => clear
    );
\dma_addr_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \dma_addr[2][7]_i_2_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(5),
      R => clear
    );
\dma_addr_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][8]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(6),
      R => clear
    );
\dma_addr_reg[2][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[2][4]_i_2_n_0\,
      CO(3) => \dma_addr_reg[2][8]_i_2_n_0\,
      CO(2) => \dma_addr_reg[2][8]_i_2_n_1\,
      CO(1) => \dma_addr_reg[2][8]_i_2_n_2\,
      CO(0) => \dma_addr_reg[2][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[2][8]_i_2_n_4\,
      O(2) => \dma_addr_reg[2][8]_i_2_n_5\,
      O(1) => \dma_addr_reg[2][8]_i_2_n_6\,
      O(0) => \dma_addr_reg[2][8]_i_2_n_7\,
      S(3 downto 1) => \^dma_addr_reg[2][15]_0\(6 downto 4),
      S(0) => \dma_addr_reg_n_0_[2][5]\
    );
\dma_addr_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(1),
      D => \dma_addr[2][9]_i_1_n_0\,
      Q => \^dma_addr_reg[2][15]_0\(7),
      R => clear
    );
\dma_addr_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][0]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][0]\,
      R => clear
    );
\dma_addr_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][10]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][10]\,
      R => clear
    );
\dma_addr_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][11]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][11]\,
      R => clear
    );
\dma_addr_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][12]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][12]\,
      R => clear
    );
\dma_addr_reg[3][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[3][8]_i_2_n_0\,
      CO(3) => \dma_addr_reg[3][12]_i_2_n_0\,
      CO(2) => \dma_addr_reg[3][12]_i_2_n_1\,
      CO(1) => \dma_addr_reg[3][12]_i_2_n_2\,
      CO(0) => \dma_addr_reg[3][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[3][12]_i_2_n_4\,
      O(2) => \dma_addr_reg[3][12]_i_2_n_5\,
      O(1) => \dma_addr_reg[3][12]_i_2_n_6\,
      O(0) => \dma_addr_reg[3][12]_i_2_n_7\,
      S(3) => \dma_addr_reg_n_0_[3][12]\,
      S(2) => \dma_addr_reg_n_0_[3][11]\,
      S(1) => \dma_addr_reg_n_0_[3][10]\,
      S(0) => \dma_addr_reg_n_0_[3][9]\
    );
\dma_addr_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][13]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][13]\,
      R => clear
    );
\dma_addr_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][14]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][14]\,
      R => clear
    );
\dma_addr_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][15]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[3][15]\,
      R => clear
    );
\dma_addr_reg[3][15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[3][12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_dma_addr_reg[3][15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_addr_reg[3][15]_i_4_n_2\,
      CO(0) => \dma_addr_reg[3][15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_addr_reg[3][15]_i_4_O_UNCONNECTED\(3),
      O(2) => \dma_addr_reg[3][15]_i_4_n_5\,
      O(1) => \dma_addr_reg[3][15]_i_4_n_6\,
      O(0) => \dma_addr_reg[3][15]_i_4_n_7\,
      S(3) => '0',
      S(2) => \dma_addr_reg_n_0_[3][15]\,
      S(1) => \dma_addr_reg_n_0_[3][14]\,
      S(0) => \dma_addr_reg_n_0_[3][13]\
    );
\dma_addr_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][1]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][1]\,
      R => clear
    );
\dma_addr_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][2]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][2]\,
      R => clear
    );
\dma_addr_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][3]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][3]\,
      R => clear
    );
\dma_addr_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][4]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][4]\,
      R => clear
    );
\dma_addr_reg[3][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_addr_reg[3][4]_i_2_n_0\,
      CO(2) => \dma_addr_reg[3][4]_i_2_n_1\,
      CO(1) => \dma_addr_reg[3][4]_i_2_n_2\,
      CO(0) => \dma_addr_reg[3][4]_i_2_n_3\,
      CYINIT => \dma_addr_reg_n_0_[3][0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[3][4]_i_2_n_4\,
      O(2) => \dma_addr_reg[3][4]_i_2_n_5\,
      O(1) => \dma_addr_reg[3][4]_i_2_n_6\,
      O(0) => \dma_addr_reg[3][4]_i_2_n_7\,
      S(3) => \dma_addr_reg_n_0_[3][4]\,
      S(2) => \dma_addr_reg_n_0_[3][3]\,
      S(1) => \dma_addr_reg_n_0_[3][2]\,
      S(0) => \dma_addr_reg_n_0_[3][1]\
    );
\dma_addr_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][5]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][5]\,
      R => clear
    );
\dma_addr_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][6]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][6]\,
      R => clear
    );
\dma_addr_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][7]_i_1_n_0\,
      D => \dma_addr[3][7]_i_2_n_0\,
      Q => \dma_addr_reg_n_0_[3][7]\,
      R => clear
    );
\dma_addr_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][8]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][8]\,
      R => clear
    );
\dma_addr_reg[3][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[3][4]_i_2_n_0\,
      CO(3) => \dma_addr_reg[3][8]_i_2_n_0\,
      CO(2) => \dma_addr_reg[3][8]_i_2_n_1\,
      CO(1) => \dma_addr_reg[3][8]_i_2_n_2\,
      CO(0) => \dma_addr_reg[3][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dma_addr_reg[3][8]_i_2_n_4\,
      O(2) => \dma_addr_reg[3][8]_i_2_n_5\,
      O(1) => \dma_addr_reg[3][8]_i_2_n_6\,
      O(0) => \dma_addr_reg[3][8]_i_2_n_7\,
      S(3) => \dma_addr_reg_n_0_[3][8]\,
      S(2) => \dma_addr_reg_n_0_[3][7]\,
      S(1) => \dma_addr_reg_n_0_[3][6]\,
      S(0) => \dma_addr_reg_n_0_[3][5]\
    );
\dma_addr_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_addr[3][15]_i_1_n_0\,
      D => \dma_addr[3][9]_i_1_n_0\,
      Q => \dma_addr_reg_n_0_[3][9]\,
      R => clear
    );
\dma_cnt[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B585B585B5B5858"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(0),
      I1 => \^first_last__0\,
      I2 => \dma_cnt[0][13]_i_5_n_0\,
      I3 => \^m_obus_reg[dmaster][7]_0\(0),
      I4 => \dma_addr_reg[3][7]_1\(0),
      I5 => \dma_addr_reg[3][3]_1\,
      O => \dma_cnt[0][0]_i_1_n_0\
    );
\dma_cnt[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \master_out[dmaster]\(2),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(10),
      I3 => p_0_in(10),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][10]_i_1_n_0\
    );
\dma_cnt[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \master_out[dmaster]\(3),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(11),
      I3 => p_0_in(11),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][11]_i_1_n_0\
    );
\dma_cnt[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \master_out[dmaster]\(4),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(12),
      I3 => p_0_in(12),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][12]_i_1_n_0\
    );
\dma_cnt[0][12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(12),
      O => \dma_cnt[0][12]_i_3_n_0\
    );
\dma_cnt[0][12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(11),
      O => \dma_cnt[0][12]_i_4_n_0\
    );
\dma_cnt[0][12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(10),
      O => \dma_cnt[0][12]_i_5_n_0\
    );
\dma_cnt[0][12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(9),
      O => \dma_cnt[0][12]_i_6_n_0\
    );
\dma_cnt[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => cpuclk_d,
      I2 => \dma_cnt_reg[0][0]_0\(0),
      I3 => \^drqn\,
      I4 => \dma_cnt_reg[0][0]_1\,
      I5 => \^m_obus_reg[addr][3]_2\,
      O => \dma_cnt[0][13]_i_1_n_0\
    );
\dma_cnt[0][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(13),
      I1 => \^first_last__0\,
      I2 => \master_out[dmaster]\(5),
      I3 => p_0_in(13),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][13]_i_2_n_0\
    );
\dma_cnt[0][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEEAAAAAAEEAA"
    )
        port map (
      I0 => \dma_cnt[0][13]_i_7_n_0\,
      I1 => rd_n,
      I2 => \^dma_master_bus[rdn]\,
      I3 => wr_n,
      I4 => \dma_cnt_reg[3][0]_0\,
      I5 => \^dma_master_bus[wrn]\,
      O => \dma_cnt[0][13]_i_5_n_0\
    );
\dma_cnt[0][13]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(13),
      O => \dma_cnt[0][13]_i_6_n_0\
    );
\dma_cnt[0][13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => state(6),
      I2 => state(0),
      I3 => \s_obus_reg[dslave][0]_1\,
      O => \dma_cnt[0][13]_i_7_n_0\
    );
\dma_cnt[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(1),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(1),
      I3 => p_0_in(1),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][1]_i_1_n_0\
    );
\dma_cnt[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(2),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(2),
      I3 => p_0_in(2),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][2]_i_1_n_0\
    );
\dma_cnt[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(3),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(3),
      I3 => p_0_in(3),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][3]_i_1_n_0\
    );
\dma_cnt[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(4),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(4),
      I3 => p_0_in(4),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][4]_i_1_n_0\
    );
\dma_cnt[0][4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(4),
      O => \dma_cnt[0][4]_i_3_n_0\
    );
\dma_cnt[0][4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(3),
      O => \dma_cnt[0][4]_i_4_n_0\
    );
\dma_cnt[0][4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(2),
      O => \dma_cnt[0][4]_i_5_n_0\
    );
\dma_cnt[0][4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(1),
      O => \dma_cnt[0][4]_i_6_n_0\
    );
\dma_cnt[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(5),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(5),
      I3 => p_0_in(5),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][5]_i_1_n_0\
    );
\dma_cnt[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(6),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(6),
      I3 => p_0_in(6),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][6]_i_1_n_0\
    );
\dma_cnt[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \master_out[dmaster]\(7),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(7),
      I3 => p_0_in(7),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][7]_i_1_n_0\
    );
\dma_cnt[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \master_out[dmaster]\(0),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(8),
      I3 => p_0_in(8),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][8]_i_1_n_0\
    );
\dma_cnt[0][8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(8),
      O => \dma_cnt[0][8]_i_3_n_0\
    );
\dma_cnt[0][8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(7),
      O => \dma_cnt[0][8]_i_4_n_0\
    );
\dma_cnt[0][8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(6),
      O => \dma_cnt[0][8]_i_5_n_0\
    );
\dma_cnt[0][8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(5),
      O => \dma_cnt[0][8]_i_6_n_0\
    );
\dma_cnt[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \master_out[dmaster]\(1),
      I1 => \^first_last__0\,
      I2 => \^dma_cnt_reg[0][13]_0\(9),
      I3 => p_0_in(9),
      I4 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[0][9]_i_1_n_0\
    );
\dma_cnt[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \^drqn\,
      I2 => cpuclk_d,
      I3 => \dma_cnt_reg[0][0]_0\(0),
      I4 => \dma_cnt_reg[1][0]_0\,
      I5 => \^m_obus_reg[addr][3]_2\,
      O => dma_cnt
    );
\dma_cnt[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(3),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][0]_i_4_n_0\
    );
\dma_cnt[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(2),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][0]_i_5_n_0\
    );
\dma_cnt[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(1),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][0]_i_6_n_0\
    );
\dma_cnt[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(0),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][0]_i_7_n_0\
    );
\dma_cnt[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555E2E2EE22"
    )
        port map (
      I0 => \r__0\(13),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][12]_i_2_n_0\
    );
\dma_cnt[1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \r__0\(12),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][12]_i_3_n_0\
    );
\dma_cnt[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(7),
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(5),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][4]_i_2_n_0\
    );
\dma_cnt[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(6),
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(4),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][4]_i_3_n_0\
    );
\dma_cnt[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(5),
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \^first_last__0\,
      I4 => \r__0\(5),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][4]_i_4_n_0\
    );
\dma_cnt[1][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \r__0\(4),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][4]_i_5_n_0\
    );
\dma_cnt[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(9),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][8]_i_2_n_0\
    );
\dma_cnt[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(8),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][8]_i_3_n_0\
    );
\dma_cnt[1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(7),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][8]_i_4_n_0\
    );
\dma_cnt[1][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[1][11]_0\(6),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[1][8]_i_5_n_0\
    );
\dma_cnt[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220A000A22000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][3]_2\,
      I1 => \^m_obus_reg[addr][15]_0\(1),
      I2 => \s_obus_reg[dslave][0]_0\(1),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \^m_obus_reg[addr][15]_0\(2),
      I5 => \s_obus_reg[dslave][0]_0\(2),
      O => \dma_cnt[2][0]_i_1_n_0\
    );
\dma_cnt[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(2),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][0]_i_3_n_0\
    );
\dma_cnt[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[2]_1\(2),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][0]_i_4_n_0\
    );
\dma_cnt[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(1),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][0]_i_5_n_0\
    );
\dma_cnt[2][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(0),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][0]_i_6_n_0\
    );
\dma_cnt[2][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555E2E2EE22"
    )
        port map (
      I0 => \dma_cnt_reg[2]_1\(13),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][12]_i_2_n_0\
    );
\dma_cnt[2][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[2]_1\(12),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][12]_i_3_n_0\
    );
\dma_cnt[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(7),
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(4),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][4]_i_2_n_0\
    );
\dma_cnt[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(6),
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(3),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][4]_i_3_n_0\
    );
\dma_cnt[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(5),
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[2]_1\(5),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][4]_i_4_n_0\
    );
\dma_cnt[2][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[2]_1\(4),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][4]_i_5_n_0\
    );
\dma_cnt[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(7),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][8]_i_2_n_0\
    );
\dma_cnt[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[2]_1\(10),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][8]_i_3_n_0\
    );
\dma_cnt[2][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(6),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][8]_i_4_n_0\
    );
\dma_cnt[2][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \^dma_cnt_reg[2][11]_0\(5),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[2][8]_i_5_n_0\
    );
\dma_cnt[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A000A088000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][3]_2\,
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \s_obus_reg[dslave][0]_0\(2),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \^m_obus_reg[addr][15]_0\(1),
      I5 => \s_obus_reg[dslave][0]_0\(1),
      O => \dma_cnt[3][0]_i_1_n_0\
    );
\dma_cnt[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_cnt_reg[3][0]_0\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(3),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][0]_i_3_n_0\
    );
\dma_cnt[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_cnt_reg[3][0]_0\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(2),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][0]_i_4_n_0\
    );
\dma_cnt[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_cnt_reg[3][0]_0\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(1),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][0]_i_5_n_0\
    );
\dma_cnt[3][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_cnt_reg[3][0]_0\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(0),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][0]_i_6_n_0\
    );
\dma_cnt[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555E2E2EE22"
    )
        port map (
      I0 => \dma_cnt_reg[3]_2\(13),
      I1 => \^first_last__0\,
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \dma_addr_reg[3][7]_1\(5),
      I4 => \dma_addr_reg[3][3]_1\,
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][12]_i_2_n_0\
    );
\dma_cnt[3][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(12),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][12]_i_3_n_0\
    );
\dma_cnt[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(7),
      I2 => \^m_obus_reg[dmaster][7]_0\(7),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(7),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][4]_i_2_n_0\
    );
\dma_cnt[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(6),
      I2 => \^m_obus_reg[dmaster][7]_0\(6),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(6),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][4]_i_3_n_0\
    );
\dma_cnt[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(5),
      I2 => \^m_obus_reg[dmaster][7]_0\(5),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(5),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][4]_i_4_n_0\
    );
\dma_cnt[3][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFE400E4"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(4),
      I2 => \^m_obus_reg[dmaster][7]_0\(4),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(4),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][4]_i_5_n_0\
    );
\dma_cnt[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(3),
      I2 => \^m_obus_reg[dmaster][7]_0\(3),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(11),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][8]_i_2_n_0\
    );
\dma_cnt[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(2),
      I2 => \^m_obus_reg[dmaster][7]_0\(2),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(10),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][8]_i_3_n_0\
    );
\dma_cnt[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(1),
      I2 => \^m_obus_reg[dmaster][7]_0\(1),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(9),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][8]_i_4_n_0\
    );
\dma_cnt[3][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE4FFE400"
    )
        port map (
      I0 => \dma_addr_reg[3][3]_1\,
      I1 => \dma_addr_reg[3][7]_1\(0),
      I2 => \^m_obus_reg[dmaster][7]_0\(0),
      I3 => \^first_last__0\,
      I4 => \dma_cnt_reg[3]_2\(8),
      I5 => \dma_cnt[0][13]_i_5_n_0\,
      O => \dma_cnt[3][8]_i_5_n_0\
    );
\dma_cnt_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][0]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(0),
      R => clear
    );
\dma_cnt_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][10]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(10),
      R => clear
    );
\dma_cnt_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][11]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(11),
      R => clear
    );
\dma_cnt_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][12]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(12),
      R => clear
    );
\dma_cnt_reg[0][12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[0][8]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[0][12]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[0][12]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[0][12]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[0][12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dma_cnt_reg[0][13]_0\(12 downto 9),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \dma_cnt[0][12]_i_3_n_0\,
      S(2) => \dma_cnt[0][12]_i_4_n_0\,
      S(1) => \dma_cnt[0][12]_i_5_n_0\,
      S(0) => \dma_cnt[0][12]_i_6_n_0\
    );
\dma_cnt_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][13]_i_2_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(13),
      R => clear
    );
\dma_cnt_reg[0][13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[0][12]_i_2_n_0\,
      CO(3 downto 0) => \NLW_dma_cnt_reg[0][13]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_dma_cnt_reg[0][13]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(13),
      S(3 downto 1) => B"000",
      S(0) => \dma_cnt[0][13]_i_6_n_0\
    );
\dma_cnt_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][1]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(1),
      R => clear
    );
\dma_cnt_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][2]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(2),
      R => clear
    );
\dma_cnt_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][3]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(3),
      R => clear
    );
\dma_cnt_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][4]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(4),
      R => clear
    );
\dma_cnt_reg[0][4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[0][4]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[0][4]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[0][4]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[0][4]_i_2_n_3\,
      CYINIT => \^dma_cnt_reg[0][13]_0\(0),
      DI(3 downto 0) => \^dma_cnt_reg[0][13]_0\(4 downto 1),
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \dma_cnt[0][4]_i_3_n_0\,
      S(2) => \dma_cnt[0][4]_i_4_n_0\,
      S(1) => \dma_cnt[0][4]_i_5_n_0\,
      S(0) => \dma_cnt[0][4]_i_6_n_0\
    );
\dma_cnt_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][5]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(5),
      R => clear
    );
\dma_cnt_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][6]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(6),
      R => clear
    );
\dma_cnt_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][7]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(7),
      R => clear
    );
\dma_cnt_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][8]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(8),
      R => clear
    );
\dma_cnt_reg[0][8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[0][4]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[0][8]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[0][8]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[0][8]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[0][8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^dma_cnt_reg[0][13]_0\(8 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \dma_cnt[0][8]_i_3_n_0\,
      S(2) => \dma_cnt[0][8]_i_4_n_0\,
      S(1) => \dma_cnt[0][8]_i_5_n_0\,
      S(0) => \dma_cnt[0][8]_i_6_n_0\
    );
\dma_cnt_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[0][13]_i_1_n_0\,
      D => \dma_cnt[0][9]_i_1_n_0\,
      Q => \^dma_cnt_reg[0][13]_0\(9),
      R => clear
    );
\dma_cnt_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_7\,
      Q => \^dma_cnt_reg[1][11]_0\(0),
      R => clear
    );
\dma_cnt_reg[1][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[1][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[1][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[1][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[1][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[1][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[1][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[1][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[1][0]_i_2_n_7\,
      S(3) => \dma_cnt[1][0]_i_4_n_0\,
      S(2) => \dma_cnt[1][0]_i_5_n_0\,
      S(1) => \dma_cnt[1][0]_i_6_n_0\,
      S(0) => \dma_cnt[1][0]_i_7_n_0\
    );
\dma_cnt_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_5\,
      Q => \^dma_cnt_reg[1][11]_0\(8),
      R => clear
    );
\dma_cnt_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_4\,
      Q => \^dma_cnt_reg[1][11]_0\(9),
      R => clear
    );
\dma_cnt_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][12]_i_1_n_7\,
      Q => \r__0\(12),
      R => clear
    );
\dma_cnt_reg[1][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[1][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[1][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[1][12]_i_2_n_0\,
      S(0) => \dma_cnt[1][12]_i_3_n_0\
    );
\dma_cnt_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][12]_i_1_n_6\,
      Q => \r__0\(13),
      R => clear
    );
\dma_cnt_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_6\,
      Q => \^dma_cnt_reg[1][11]_0\(1),
      R => clear
    );
\dma_cnt_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_5\,
      Q => \^dma_cnt_reg[1][11]_0\(2),
      R => clear
    );
\dma_cnt_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][0]_i_2_n_4\,
      Q => \^dma_cnt_reg[1][11]_0\(3),
      R => clear
    );
\dma_cnt_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_7\,
      Q => \r__0\(4),
      R => clear
    );
\dma_cnt_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[1][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[1][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[1][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[1][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[1][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[1][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[1][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][4]_i_1_n_7\,
      S(3) => \dma_cnt[1][4]_i_2_n_0\,
      S(2) => \dma_cnt[1][4]_i_3_n_0\,
      S(1) => \dma_cnt[1][4]_i_4_n_0\,
      S(0) => \dma_cnt[1][4]_i_5_n_0\
    );
\dma_cnt_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_6\,
      Q => \r__0\(5),
      R => clear
    );
\dma_cnt_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_5\,
      Q => \^dma_cnt_reg[1][11]_0\(4),
      R => clear
    );
\dma_cnt_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][4]_i_1_n_4\,
      Q => \^dma_cnt_reg[1][11]_0\(5),
      R => clear
    );
\dma_cnt_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_7\,
      Q => \^dma_cnt_reg[1][11]_0\(6),
      R => clear
    );
\dma_cnt_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[1][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[1][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[1][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[1][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[1][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[1][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[1][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[1][8]_i_1_n_7\,
      S(3) => \dma_cnt[1][8]_i_2_n_0\,
      S(2) => \dma_cnt[1][8]_i_3_n_0\,
      S(1) => \dma_cnt[1][8]_i_4_n_0\,
      S(0) => \dma_cnt[1][8]_i_5_n_0\
    );
\dma_cnt_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_cnt,
      D => \dma_cnt_reg[1][8]_i_1_n_6\,
      Q => \^dma_cnt_reg[1][11]_0\(7),
      R => clear
    );
\dma_cnt_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_7\,
      Q => \^dma_cnt_reg[2][11]_0\(0),
      R => clear
    );
\dma_cnt_reg[2][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[2][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[2][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[2][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[2][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[2][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[2][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[2][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[2][0]_i_2_n_7\,
      S(3) => \dma_cnt[2][0]_i_3_n_0\,
      S(2) => \dma_cnt[2][0]_i_4_n_0\,
      S(1) => \dma_cnt[2][0]_i_5_n_0\,
      S(0) => \dma_cnt[2][0]_i_6_n_0\
    );
\dma_cnt_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_5\,
      Q => \dma_cnt_reg[2]_1\(10),
      R => clear
    );
\dma_cnt_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_4\,
      Q => \^dma_cnt_reg[2][11]_0\(7),
      R => clear
    );
\dma_cnt_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][12]_i_1_n_7\,
      Q => \dma_cnt_reg[2]_1\(12),
      R => clear
    );
\dma_cnt_reg[2][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[2][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[2][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[2][12]_i_2_n_0\,
      S(0) => \dma_cnt[2][12]_i_3_n_0\
    );
\dma_cnt_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][12]_i_1_n_6\,
      Q => \dma_cnt_reg[2]_1\(13),
      R => clear
    );
\dma_cnt_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_6\,
      Q => \^dma_cnt_reg[2][11]_0\(1),
      R => clear
    );
\dma_cnt_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_5\,
      Q => \dma_cnt_reg[2]_1\(2),
      R => clear
    );
\dma_cnt_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][0]_i_2_n_4\,
      Q => \^dma_cnt_reg[2][11]_0\(2),
      R => clear
    );
\dma_cnt_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_7\,
      Q => \dma_cnt_reg[2]_1\(4),
      R => clear
    );
\dma_cnt_reg[2][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[2][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[2][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[2][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[2][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[2][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[2][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[2][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][4]_i_1_n_7\,
      S(3) => \dma_cnt[2][4]_i_2_n_0\,
      S(2) => \dma_cnt[2][4]_i_3_n_0\,
      S(1) => \dma_cnt[2][4]_i_4_n_0\,
      S(0) => \dma_cnt[2][4]_i_5_n_0\
    );
\dma_cnt_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_6\,
      Q => \dma_cnt_reg[2]_1\(5),
      R => clear
    );
\dma_cnt_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_5\,
      Q => \^dma_cnt_reg[2][11]_0\(3),
      R => clear
    );
\dma_cnt_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][4]_i_1_n_4\,
      Q => \^dma_cnt_reg[2][11]_0\(4),
      R => clear
    );
\dma_cnt_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_7\,
      Q => \^dma_cnt_reg[2][11]_0\(5),
      R => clear
    );
\dma_cnt_reg[2][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[2][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[2][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[2][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[2][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[2][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[2][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[2][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[2][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[2][8]_i_1_n_7\,
      S(3) => \dma_cnt[2][8]_i_2_n_0\,
      S(2) => \dma_cnt[2][8]_i_3_n_0\,
      S(1) => \dma_cnt[2][8]_i_4_n_0\,
      S(0) => \dma_cnt[2][8]_i_5_n_0\
    );
\dma_cnt_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[2][0]_i_1_n_0\,
      D => \dma_cnt_reg[2][8]_i_1_n_6\,
      Q => \^dma_cnt_reg[2][11]_0\(6),
      R => clear
    );
\dma_cnt_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_7\,
      Q => \dma_cnt_reg[3]_2\(0),
      R => clear
    );
\dma_cnt_reg[3][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_cnt_reg[3][0]_i_2_n_0\,
      CO(2) => \dma_cnt_reg[3][0]_i_2_n_1\,
      CO(1) => \dma_cnt_reg[3][0]_i_2_n_2\,
      CO(0) => \dma_cnt_reg[3][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[3][0]_i_2_n_4\,
      O(2) => \dma_cnt_reg[3][0]_i_2_n_5\,
      O(1) => \dma_cnt_reg[3][0]_i_2_n_6\,
      O(0) => \dma_cnt_reg[3][0]_i_2_n_7\,
      S(3) => \dma_cnt[3][0]_i_3_n_0\,
      S(2) => \dma_cnt[3][0]_i_4_n_0\,
      S(1) => \dma_cnt[3][0]_i_5_n_0\,
      S(0) => \dma_cnt[3][0]_i_6_n_0\
    );
\dma_cnt_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_5\,
      Q => \dma_cnt_reg[3]_2\(10),
      R => clear
    );
\dma_cnt_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_4\,
      Q => \dma_cnt_reg[3]_2\(11),
      R => clear
    );
\dma_cnt_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][12]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_2\(12),
      R => clear
    );
\dma_cnt_reg[3][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dma_cnt_reg[3][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3 downto 2) => \NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dma_cnt_reg[3][12]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \dma_cnt[3][12]_i_2_n_0\,
      S(0) => \dma_cnt[3][12]_i_3_n_0\
    );
\dma_cnt_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][12]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_2\(13),
      R => clear
    );
\dma_cnt_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_6\,
      Q => \dma_cnt_reg[3]_2\(1),
      R => clear
    );
\dma_cnt_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_5\,
      Q => \dma_cnt_reg[3]_2\(2),
      R => clear
    );
\dma_cnt_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][0]_i_2_n_4\,
      Q => \dma_cnt_reg[3]_2\(3),
      R => clear
    );
\dma_cnt_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_2\(4),
      R => clear
    );
\dma_cnt_reg[3][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][0]_i_2_n_0\,
      CO(3) => \dma_cnt_reg[3][4]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[3][4]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[3][4]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[3][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[3][4]_i_1_n_4\,
      O(2) => \dma_cnt_reg[3][4]_i_1_n_5\,
      O(1) => \dma_cnt_reg[3][4]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][4]_i_1_n_7\,
      S(3) => \dma_cnt[3][4]_i_2_n_0\,
      S(2) => \dma_cnt[3][4]_i_3_n_0\,
      S(1) => \dma_cnt[3][4]_i_4_n_0\,
      S(0) => \dma_cnt[3][4]_i_5_n_0\
    );
\dma_cnt_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_2\(5),
      R => clear
    );
\dma_cnt_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_5\,
      Q => \dma_cnt_reg[3]_2\(6),
      R => clear
    );
\dma_cnt_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][4]_i_1_n_4\,
      Q => \dma_cnt_reg[3]_2\(7),
      R => clear
    );
\dma_cnt_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_7\,
      Q => \dma_cnt_reg[3]_2\(8),
      R => clear
    );
\dma_cnt_reg[3][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_cnt_reg[3][4]_i_1_n_0\,
      CO(3) => \dma_cnt_reg[3][8]_i_1_n_0\,
      CO(2) => \dma_cnt_reg[3][8]_i_1_n_1\,
      CO(1) => \dma_cnt_reg[3][8]_i_1_n_2\,
      CO(0) => \dma_cnt_reg[3][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_cnt[0][13]_i_5_n_0\,
      DI(2) => \dma_cnt[0][13]_i_5_n_0\,
      DI(1) => \dma_cnt[0][13]_i_5_n_0\,
      DI(0) => \dma_cnt[0][13]_i_5_n_0\,
      O(3) => \dma_cnt_reg[3][8]_i_1_n_4\,
      O(2) => \dma_cnt_reg[3][8]_i_1_n_5\,
      O(1) => \dma_cnt_reg[3][8]_i_1_n_6\,
      O(0) => \dma_cnt_reg[3][8]_i_1_n_7\,
      S(3) => \dma_cnt[3][8]_i_2_n_0\,
      S(2) => \dma_cnt[3][8]_i_3_n_0\,
      S(1) => \dma_cnt[3][8]_i_4_n_0\,
      S(0) => \dma_cnt[3][8]_i_5_n_0\
    );
\dma_cnt_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \dma_cnt[3][0]_i_1_n_0\,
      D => \dma_cnt_reg[3][8]_i_1_n_6\,
      Q => \dma_cnt_reg[3]_2\(9),
      R => clear
    );
\dma_mode[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220A000A22000000"
    )
        port map (
      I0 => \^wr_n_reg\,
      I1 => \^m_obus_reg[addr][15]_0\(3),
      I2 => \s_obus_reg[dslave][0]_0\(3),
      I3 => \dma_addr_reg[3][3]_1\,
      I4 => \^m_obus_reg[addr][15]_0\(0),
      I5 => \s_obus_reg[dslave][0]_0\(0),
      O => \^m_obus_reg[addr][3]_2\
    );
\dma_mode_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \dma_mode_reg[0][1]_0\,
      Q => \^dma_mode_reg[0]_0\(0),
      R => clear
    );
\dma_mode_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \dma_mode_reg[1][1]_0\,
      Q => \^r\(0),
      R => clear
    );
\dma_value[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => state(3),
      I2 => rst_n,
      I3 => state(5),
      I4 => state(4),
      I5 => \dma_value[7]_i_3_n_0\,
      O => dma_value
    );
\dma_value[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^r\(0),
      I1 => \^drqn\,
      I2 => \^dma_mode_reg[0]_0\(0),
      O => \dma_value[7]_i_2_n_0\
    );
\dma_value[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => state(1),
      I1 => cpu_clk_rise,
      I2 => state(0),
      I3 => state(6),
      I4 => \state[6]_i_3_n_0\,
      I5 => state(2),
      O => \dma_value[7]_i_3_n_0\
    );
\dma_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(0),
      Q => \dma_value_reg_n_0_[0]\,
      R => '0'
    );
\dma_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(1),
      Q => \dma_value_reg_n_0_[1]\,
      R => '0'
    );
\dma_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(2),
      Q => \dma_value_reg_n_0_[2]\,
      R => '0'
    );
\dma_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(3),
      Q => \dma_value_reg_n_0_[3]\,
      R => '0'
    );
\dma_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(4),
      Q => \dma_value_reg_n_0_[4]\,
      R => '0'
    );
\dma_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(5),
      Q => \dma_value_reg_n_0_[5]\,
      R => '0'
    );
\dma_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(6),
      Q => \dma_value_reg_n_0_[6]\,
      R => '0'
    );
\dma_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => dma_value,
      D => \dma_value_reg[7]_0\(7),
      Q => \dma_value_reg_n_0_[7]\,
      R => '0'
    );
drqn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      O => next_drqn
    );
drqn_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => next_drqn,
      Q => \^drqn\,
      R => clear
    );
first_last_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => first_last_reg_0,
      Q => \^first_last__0\,
      R => '0'
    );
\m_obus[addr][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^dma_addr_reg[0][15]_0\(0),
      O => \m_obus[addr][0]_i_1_n_0\
    );
\m_obus[addr][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(10),
      I3 => \^dma_addr_reg[0][15]_0\(10),
      O => \m_obus[addr][10]_i_1_n_0\
    );
\m_obus[addr][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(11),
      I3 => \^dma_addr_reg[0][15]_0\(11),
      O => \m_obus[addr][11]_i_1_n_0\
    );
\m_obus[addr][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(12),
      I3 => \^dma_addr_reg[0][15]_0\(12),
      O => \m_obus[addr][12]_i_1_n_0\
    );
\m_obus[addr][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(13),
      I3 => \^dma_addr_reg[0][15]_0\(13),
      O => \m_obus[addr][13]_i_1_n_0\
    );
\m_obus[addr][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(14),
      I3 => \^dma_addr_reg[0][15]_0\(14),
      O => \m_obus[addr][14]_i_1_n_0\
    );
\m_obus[addr][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAAEAEAAAAA"
    )
        port map (
      I0 => \m_obus[addr][15]_i_3_n_0\,
      I1 => \m_obus[addr][15]_i_4_n_0\,
      I2 => \m_obus[addr][15]_i_5_n_0\,
      I3 => \m_obus[addr][15]_i_6_n_0\,
      I4 => cpu_clk_rise,
      I5 => \^drqn\,
      O => \m_obus[addr][15]_i_1_n_0\
    );
\m_obus[addr][15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \r__0\(12),
      I1 => \r__0\(13),
      I2 => \^dma_cnt_reg[1][11]_0\(8),
      I3 => \^dma_cnt_reg[1][11]_0\(9),
      I4 => \^dma_cnt_reg[1][11]_0\(1),
      I5 => \^dma_cnt_reg[1][11]_0\(0),
      O => \m_obus[addr][15]_i_10_n_0\
    );
\m_obus[addr][15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(7),
      I1 => \^dma_cnt_reg[0][13]_0\(6),
      I2 => \^dma_cnt_reg[0][13]_0\(9),
      I3 => \^dma_cnt_reg[0][13]_0\(8),
      O => \m_obus[addr][15]_i_11_n_0\
    );
\m_obus[addr][15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_cnt_reg[0][13]_0\(12),
      I1 => \^dma_cnt_reg[0][13]_0\(13),
      I2 => \^dma_cnt_reg[0][13]_0\(10),
      I3 => \^dma_cnt_reg[0][13]_0\(11),
      I4 => \^dma_cnt_reg[0][13]_0\(1),
      I5 => \^dma_cnt_reg[0][13]_0\(0),
      O => \m_obus[addr][15]_i_12_n_0\
    );
\m_obus[addr][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(15),
      I3 => \^dma_addr_reg[0][15]_0\(15),
      O => \m_obus[addr][15]_i_2_n_0\
    );
\m_obus[addr][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \m_obus[addr][15]_i_7_n_0\,
      I1 => \dma_cnt_reg[3][0]_0\,
      I2 => state(1),
      I3 => rst_n,
      I4 => \m_obus[addr][15]_i_8_n_0\,
      O => \m_obus[addr][15]_i_3_n_0\
    );
\m_obus[addr][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_obus[addr][15]_i_9_n_0\,
      I1 => \^dma_cnt_reg[1][11]_0\(3),
      I2 => \^dma_cnt_reg[1][11]_0\(2),
      I3 => \r__0\(5),
      I4 => \r__0\(4),
      I5 => \m_obus[addr][15]_i_10_n_0\,
      O => \m_obus[addr][15]_i_4_n_0\
    );
\m_obus[addr][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \state_reg[0]_0\,
      I2 => \dma_cnt_reg[3][0]_0\,
      I3 => rst_n,
      O => \m_obus[addr][15]_i_5_n_0\
    );
\m_obus[addr][15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_obus[addr][15]_i_11_n_0\,
      I1 => \^dma_cnt_reg[0][13]_0\(3),
      I2 => \^dma_cnt_reg[0][13]_0\(2),
      I3 => \^dma_cnt_reg[0][13]_0\(5),
      I4 => \^dma_cnt_reg[0][13]_0\(4),
      I5 => \m_obus[addr][15]_i_12_n_0\,
      O => \m_obus[addr][15]_i_6_n_0\
    );
\m_obus[addr][15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(5),
      I3 => state(2),
      O => \m_obus[addr][15]_i_7_n_0\
    );
\m_obus[addr][15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => cpuclk_d,
      I1 => \dma_cnt_reg[0][0]_0\(0),
      I2 => state(0),
      I3 => state(6),
      I4 => \state[6]_i_3_n_0\,
      O => \m_obus[addr][15]_i_8_n_0\
    );
\m_obus[addr][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dma_cnt_reg[1][11]_0\(5),
      I1 => \^dma_cnt_reg[1][11]_0\(4),
      I2 => \^dma_cnt_reg[1][11]_0\(7),
      I3 => \^dma_cnt_reg[1][11]_0\(6),
      O => \m_obus[addr][15]_i_9_n_0\
    );
\m_obus[addr][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^dma_addr_reg[0][15]_0\(1),
      O => \m_obus[addr][1]_i_1_n_0\
    );
\m_obus[addr][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(2),
      I3 => \^dma_addr_reg[0][15]_0\(2),
      O => \m_obus[addr][2]_i_1_n_0\
    );
\m_obus[addr][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \^dma_addr_reg[0][15]_0\(3),
      O => \m_obus[addr][3]_i_1_n_0\
    );
\m_obus[addr][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(4),
      I3 => \^dma_addr_reg[0][15]_0\(4),
      O => \m_obus[addr][4]_i_1_n_0\
    );
\m_obus[addr][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(5),
      I3 => \^dma_addr_reg[0][15]_0\(5),
      O => \m_obus[addr][5]_i_1_n_0\
    );
\m_obus[addr][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(6),
      I3 => \^dma_addr_reg[0][15]_0\(6),
      O => \m_obus[addr][6]_i_1_n_0\
    );
\m_obus[addr][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(7),
      I3 => \^dma_addr_reg[0][15]_0\(7),
      O => \m_obus[addr][7]_i_1_n_0\
    );
\m_obus[addr][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(8),
      I3 => \^dma_addr_reg[0][15]_0\(8),
      O => \m_obus[addr][8]_i_1_n_0\
    );
\m_obus[addr][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^drqn\,
      I1 => \state[2]_i_3_n_0\,
      I2 => \^q\(9),
      I3 => \^dma_addr_reg[0][15]_0\(9),
      O => \m_obus[addr][9]_i_1_n_0\
    );
\m_obus[dmaster][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => state(3),
      I2 => rst_n,
      I3 => state(5),
      I4 => state(4),
      I5 => \dma_value[7]_i_3_n_0\,
      O => \m_obus[dmaster][7]_i_1_n_0\
    );
\m_obus[rdn]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^dma_master_bus[rdn]\,
      I1 => m_obus7_out,
      I2 => m_obus,
      I3 => busrq_i_3_n_0,
      O => \m_obus[rdn]_i_1_n_0\
    );
\m_obus[rdn]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000800080"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => \m_obus[rdn]_i_4_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => cpu_wait,
      I5 => \state[2]_i_5_n_0\,
      O => m_obus7_out
    );
\m_obus[rdn]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \m_obus[rdn]_i_5_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(6),
      I4 => \state[6]_i_3_n_0\,
      O => m_obus
    );
\m_obus[rdn]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \state[6]_i_3_n_0\,
      I1 => state(6),
      I2 => state(0),
      I3 => \dma_cnt_reg[0][0]_0\(0),
      I4 => cpuclk_d,
      I5 => state(1),
      O => \m_obus[rdn]_i_4_n_0\
    );
\m_obus[rdn]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(5),
      I3 => state(2),
      O => \m_obus[rdn]_i_5_n_0\
    );
\m_obus[wrn]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \^dma_master_bus[wrn]\,
      I1 => m_obus5_out,
      I2 => m_obus,
      I3 => busrq_i_3_n_0,
      O => \m_obus[wrn]_i_1_n_0\
    );
\m_obus[wrn]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000000400040"
    )
        port map (
      I0 => \dma_value[7]_i_2_n_0\,
      I1 => \m_obus[rdn]_i_4_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => cpu_wait,
      I5 => \state[2]_i_5_n_0\,
      O => m_obus5_out
    );
\m_obus_reg[addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][0]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(0),
      R => '0'
    );
\m_obus_reg[addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][10]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(10),
      R => '0'
    );
\m_obus_reg[addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][11]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(11),
      R => '0'
    );
\m_obus_reg[addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][12]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(12),
      R => '0'
    );
\m_obus_reg[addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][13]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(13),
      R => '0'
    );
\m_obus_reg[addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][14]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(14),
      R => '0'
    );
\m_obus_reg[addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][15]_i_2_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(15),
      R => '0'
    );
\m_obus_reg[addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][1]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(1),
      R => '0'
    );
\m_obus_reg[addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][2]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(2),
      R => '0'
    );
\m_obus_reg[addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][3]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(3),
      R => '0'
    );
\m_obus_reg[addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][4]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(4),
      R => '0'
    );
\m_obus_reg[addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][5]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(5),
      R => '0'
    );
\m_obus_reg[addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][6]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(6),
      R => '0'
    );
\m_obus_reg[addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][7]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(7),
      R => '0'
    );
\m_obus_reg[addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][8]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(8),
      R => '0'
    );
\m_obus_reg[addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[addr][15]_i_1_n_0\,
      D => \m_obus[addr][9]_i_1_n_0\,
      Q => \^m_obus_reg[addr][15]_0\(9),
      R => '0'
    );
\m_obus_reg[dmaster][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[0]\,
      Q => \^m_obus_reg[dmaster][7]_0\(0),
      R => '0'
    );
\m_obus_reg[dmaster][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[1]\,
      Q => \^m_obus_reg[dmaster][7]_0\(1),
      R => '0'
    );
\m_obus_reg[dmaster][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[2]\,
      Q => \^m_obus_reg[dmaster][7]_0\(2),
      R => '0'
    );
\m_obus_reg[dmaster][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[3]\,
      Q => \^m_obus_reg[dmaster][7]_0\(3),
      R => '0'
    );
\m_obus_reg[dmaster][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[4]\,
      Q => \^m_obus_reg[dmaster][7]_0\(4),
      R => '0'
    );
\m_obus_reg[dmaster][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[5]\,
      Q => \^m_obus_reg[dmaster][7]_0\(5),
      R => '0'
    );
\m_obus_reg[dmaster][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[6]\,
      Q => \^m_obus_reg[dmaster][7]_0\(6),
      R => '0'
    );
\m_obus_reg[dmaster][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \m_obus[dmaster][7]_i_1_n_0\,
      D => \dma_value_reg_n_0_[7]\,
      Q => \^m_obus_reg[dmaster][7]_0\(7),
      R => '0'
    );
\m_obus_reg[rdn]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \m_obus[rdn]_i_1_n_0\,
      Q => \^dma_master_bus[rdn]\,
      R => '0'
    );
\m_obus_reg[wrn]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \m_obus[wrn]_i_1_n_0\,
      Q => \^dma_master_bus[wrn]\,
      R => '0'
    );
rdn_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \slave_shared_master_bus[rdn]\,
      Q => rdn_d,
      R => '0'
    );
\s_obus[dslave][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][0]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][8]\,
      I4 => \dma_cnt_reg[3]_2\(8),
      I5 => \s_obus[dslave][5]_i_11_n_0\,
      O => \dma_addr_reg[3][0]_0\
    );
\s_obus[dslave][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \m_obus[addr][15]_i_6_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(3),
      I2 => \s_obus_reg[dslave][0]_0\(3),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \dma_cnt_reg[3]_2\(0),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \m_obus_reg[addr][3]_0\
    );
\s_obus[dslave][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][1]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][9]\,
      I4 => \dma_cnt_reg[3]_2\(9),
      I5 => \s_obus[dslave][5]_i_11_n_0\,
      O => \dma_addr_reg[3][1]_0\
    );
\s_obus[dslave][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \m_obus[addr][15]_i_4_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(3),
      I2 => \s_obus_reg[dslave][0]_0\(3),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \dma_cnt_reg[3]_2\(1),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \m_obus_reg[addr][3]_1\
    );
\s_obus[dslave][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0ACA0A0A0A0"
    )
        port map (
      I0 => \s_obus_reg[dslave][2]_0\,
      I1 => \s_obus[dslave][2]_i_8_n_0\,
      I2 => \dma_cnt_reg[2]_1\(10),
      I3 => \^dma_cnt_reg[2][11]_0\(0),
      I4 => \dma_cnt_reg[2]_1\(2),
      I5 => \s_obus[dslave][2]_i_9_n_0\,
      O => \dma_cnt_reg[2][10]_0\
    );
\s_obus[dslave][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus_reg[dslave][2]_1\,
      I1 => \dma_addr_reg_n_0_[2][10]\,
      I2 => \s_obus_reg[dslave][4]_2\,
      I3 => \dma_cnt_reg[2]_1\(2),
      I4 => \dma_addr_reg_n_0_[3][2]\,
      I5 => \dma_addr[3][7]_i_3_n_0\,
      O => \dma_addr_reg[2][10]_0\
    );
\s_obus[dslave][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][15]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][10]\,
      I2 => \s_obus[dslave][5]_i_11_n_0\,
      I3 => \dma_cnt_reg[3]_2\(10),
      I4 => \dma_cnt_reg[3]_2\(2),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \dma_addr_reg[3][10]_0\
    );
\s_obus[dslave][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dma_cnt_reg[2]_1\(4),
      I1 => \dma_cnt_reg[2]_1\(5),
      I2 => \^dma_cnt_reg[2][11]_0\(1),
      I3 => \^dma_cnt_reg[2][11]_0\(2),
      I4 => \^dma_cnt_reg[2][11]_0\(4),
      I5 => \^dma_cnt_reg[2][11]_0\(3),
      O => \s_obus[dslave][2]_i_8_n_0\
    );
\s_obus[dslave][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^dma_cnt_reg[2][11]_0\(7),
      I1 => \dma_cnt_reg[2]_1\(12),
      I2 => \^dma_cnt_reg[2][11]_0\(5),
      I3 => \^dma_cnt_reg[2][11]_0\(6),
      I4 => \dma_cnt_reg[2]_1\(13),
      I5 => \master_out[addr]\(1),
      O => \s_obus[dslave][2]_i_9_n_0\
    );
\s_obus[dslave][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0ACA0A0A0A0"
    )
        port map (
      I0 => \s_obus[dslave][5]_i_11_n_0\,
      I1 => \s_obus[dslave][3]_i_8_n_0\,
      I2 => \dma_cnt_reg[3]_2\(11),
      I3 => \dma_cnt_reg[3]_2\(0),
      I4 => \dma_cnt_reg[3]_2\(3),
      I5 => \s_obus[dslave][3]_i_9_n_0\,
      O => \dma_cnt_reg[3][11]_0\
    );
\s_obus[dslave][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][3]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][11]\,
      I4 => \dma_cnt_reg[3]_2\(3),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \dma_addr_reg[3][3]_0\
    );
\s_obus[dslave][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dma_cnt_reg[3]_2\(4),
      I1 => \dma_cnt_reg[3]_2\(5),
      I2 => \dma_cnt_reg[3]_2\(1),
      I3 => \dma_cnt_reg[3]_2\(2),
      I4 => \dma_cnt_reg[3]_2\(7),
      I5 => \dma_cnt_reg[3]_2\(6),
      O => \s_obus[dslave][3]_i_8_n_0\
    );
\s_obus[dslave][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \dma_cnt_reg[3]_2\(10),
      I1 => \dma_cnt_reg[3]_2\(12),
      I2 => \dma_cnt_reg[3]_2\(8),
      I3 => \dma_cnt_reg[3]_2\(9),
      I4 => \dma_cnt_reg[3]_2\(13),
      I5 => \master_out[addr]\(1),
      O => \s_obus[dslave][3]_i_9_n_0\
    );
\s_obus[dslave][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \s_obus[dslave][4]_i_2_n_0\,
      I1 => \s_obus_reg[dslave][4]_0\,
      I2 => \s_obus_reg[dslave][4]_1\,
      I3 => \dma_cnt_reg[3]_2\(4),
      I4 => \s_obus[dslave][5]_i_5_n_0\,
      I5 => \s_obus[dslave][4]_i_5_n_0\,
      O => s_obus(4)
    );
\s_obus[dslave][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \s_obus_reg[dslave][4]_2\,
      I1 => \dma_cnt_reg[2]_1\(4),
      I2 => \s_obus[dslave][4]_i_6_n_0\,
      I3 => \s_obus_reg[dslave][4]_3\,
      I4 => \dma_addr_reg_n_0_[2][4]\,
      I5 => \s_obus[dslave][4]_i_7_n_0\,
      O => \s_obus[dslave][4]_i_2_n_0\
    );
\s_obus[dslave][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][4]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][12]\,
      I4 => \dma_cnt_reg[3]_2\(12),
      I5 => \s_obus[dslave][5]_i_11_n_0\,
      O => \s_obus[dslave][4]_i_5_n_0\
    );
\s_obus[dslave][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A000C000"
    )
        port map (
      I0 => \dma_cnt_reg[2]_1\(12),
      I1 => \dma_addr_reg_n_0_[2][12]\,
      I2 => \s_obus[dslave][5]_i_2_0\,
      I3 => \^first_last__0\,
      I4 => \master_out[addr]\(0),
      I5 => \master_out[addr]\(1),
      O => \s_obus[dslave][4]_i_6_n_0\
    );
\s_obus[dslave][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA0000000000"
    )
        port map (
      I0 => \r__0\(4),
      I1 => \r__0\(12),
      I2 => \^first_last__0\,
      I3 => \master_out[addr]\(0),
      I4 => \master_out[addr]\(1),
      I5 => \dma_cnt_reg[1][0]_0\,
      O => \s_obus[dslave][4]_i_7_n_0\
    );
\s_obus[dslave][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \s_obus[dslave][5]_i_2_n_0\,
      I1 => \s_obus_reg[dslave][5]_0\,
      I2 => \s_obus_reg[dslave][5]_1\,
      I3 => \dma_cnt_reg[3]_2\(5),
      I4 => \s_obus[dslave][5]_i_5_n_0\,
      I5 => \s_obus[dslave][5]_i_6_n_0\,
      O => s_obus(5)
    );
\s_obus[dslave][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000053035000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \s_obus_reg[dslave][0]_0\(3),
      I2 => \dma_cnt_reg[3][0]_0\,
      I3 => \^m_obus_reg[addr][15]_0\(0),
      I4 => \s_obus_reg[dslave][0]_0\(0),
      I5 => \^first_last__0\,
      O => \s_obus[dslave][5]_i_10_n_0\
    );
\s_obus[dslave][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A000A088000000"
    )
        port map (
      I0 => \s_obus[dslave][5]_i_12_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \s_obus_reg[dslave][0]_0\(2),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \^m_obus_reg[addr][15]_0\(1),
      I5 => \s_obus_reg[dslave][0]_0\(1),
      O => \s_obus[dslave][5]_i_11_n_0\
    );
\s_obus[dslave][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5303500000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][15]_0\(3),
      I1 => \s_obus_reg[dslave][0]_0\(3),
      I2 => \dma_cnt_reg[3][0]_0\,
      I3 => \^m_obus_reg[addr][15]_0\(0),
      I4 => \s_obus_reg[dslave][0]_0\(0),
      I5 => \^first_last__0\,
      O => \s_obus[dslave][5]_i_12_n_0\
    );
\s_obus[dslave][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \s_obus_reg[dslave][4]_2\,
      I1 => \dma_cnt_reg[2]_1\(5),
      I2 => \s_obus[dslave][5]_i_7_n_0\,
      I3 => \s_obus_reg[dslave][4]_3\,
      I4 => \dma_addr_reg_n_0_[2][5]\,
      I5 => \s_obus[dslave][5]_i_8_n_0\,
      O => \s_obus[dslave][5]_i_2_n_0\
    );
\s_obus[dslave][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A000A088000000"
    )
        port map (
      I0 => \s_obus[dslave][5]_i_10_n_0\,
      I1 => \^m_obus_reg[addr][15]_0\(2),
      I2 => \s_obus_reg[dslave][0]_0\(2),
      I3 => \dma_cnt_reg[3][0]_0\,
      I4 => \^m_obus_reg[addr][15]_0\(1),
      I5 => \s_obus_reg[dslave][0]_0\(1),
      O => \s_obus[dslave][5]_i_5_n_0\
    );
\s_obus[dslave][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][5]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][13]\,
      I4 => \dma_cnt_reg[3]_2\(13),
      I5 => \s_obus[dslave][5]_i_11_n_0\,
      O => \s_obus[dslave][5]_i_6_n_0\
    );
\s_obus[dslave][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A000C000"
    )
        port map (
      I0 => \dma_cnt_reg[2]_1\(13),
      I1 => \dma_addr_reg_n_0_[2][13]\,
      I2 => \s_obus[dslave][5]_i_2_0\,
      I3 => \^first_last__0\,
      I4 => \master_out[addr]\(0),
      I5 => \master_out[addr]\(1),
      O => \s_obus[dslave][5]_i_7_n_0\
    );
\s_obus[dslave][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA0000000000"
    )
        port map (
      I0 => \r__0\(5),
      I1 => \r__0\(13),
      I2 => \^first_last__0\,
      I3 => \master_out[addr]\(0),
      I4 => \master_out[addr]\(1),
      I5 => \dma_cnt_reg[1][0]_0\,
      O => \s_obus[dslave][5]_i_8_n_0\
    );
\s_obus[dslave][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][6]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][14]\,
      I4 => \dma_cnt_reg[3]_2\(6),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \dma_addr_reg[3][6]_0\
    );
\s_obus[dslave][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => \^dma_master_bus[rdn]\,
      I1 => \dma_cnt_reg[3][0]_0\,
      I2 => rd_n,
      I3 => rst_n,
      I4 => \s_obus[dslave][7]_i_3_n_0\,
      O => \s_obus[dslave][7]_i_1_n_0\
    );
\s_obus[dslave][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => cpuclk_d,
      I1 => \dma_cnt_reg[0][0]_0\(0),
      I2 => \s_obus_reg[dslave][0]_1\,
      I3 => state(0),
      I4 => state(6),
      I5 => \state[0]_i_3_n_0\,
      O => \s_obus[dslave][7]_i_3_n_0\
    );
\s_obus[dslave][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \dma_addr[3][7]_i_3_n_0\,
      I1 => \dma_addr_reg_n_0_[3][7]\,
      I2 => \dma_addr[3][15]_i_3_n_0\,
      I3 => \dma_addr_reg_n_0_[3][15]\,
      I4 => \dma_cnt_reg[3]_2\(7),
      I5 => \s_obus[dslave][5]_i_5_n_0\,
      O => \dma_addr_reg[3][7]_0\
    );
\s_obus_reg[dslave][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(0),
      Q => \s_obus_reg[dslave][7]_0\(0),
      R => '0'
    );
\s_obus_reg[dslave][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(1),
      Q => \s_obus_reg[dslave][7]_0\(1),
      R => '0'
    );
\s_obus_reg[dslave][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(2),
      Q => \s_obus_reg[dslave][7]_0\(2),
      R => '0'
    );
\s_obus_reg[dslave][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(3),
      Q => \s_obus_reg[dslave][7]_0\(3),
      R => '0'
    );
\s_obus_reg[dslave][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => s_obus(4),
      Q => \s_obus_reg[dslave][7]_0\(4),
      R => '0'
    );
\s_obus_reg[dslave][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => s_obus(5),
      Q => \s_obus_reg[dslave][7]_0\(5),
      R => '0'
    );
\s_obus_reg[dslave][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(4),
      Q => \s_obus_reg[dslave][7]_0\(6),
      R => '0'
    );
\s_obus_reg[dslave][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \s_obus[dslave][7]_i_1_n_0\,
      D => D(5),
      Q => \s_obus_reg[dslave][7]_0\(7),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2AFF2AFFFFFF2A"
    )
        port map (
      I0 => state(0),
      I1 => \state[1]_i_2_n_0\,
      I2 => \state_reg[0]_0\,
      I3 => \state[0]_i_2_n_0\,
      I4 => state(6),
      I5 => \state[2]_i_4_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0FFF0FFF0FFF0F"
    )
        port map (
      I0 => \state[0]_i_3_n_0\,
      I1 => state(0),
      I2 => \state[6]_i_3_n_0\,
      I3 => state(6),
      I4 => \dma_cnt_reg[3][0]_0\,
      I5 => \state_reg[0]_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(2),
      I1 => state(5),
      I2 => state(4),
      I3 => state(3),
      I4 => state(1),
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800000"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => state(0),
      I2 => \state[1]_i_2_n_0\,
      I3 => state(6),
      I4 => \state[6]_i_3_n_0\,
      I5 => \state[1]_i_3_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_obus[addr][15]_i_4_n_0\,
      I1 => \^drqn\,
      I2 => \m_obus[addr][15]_i_6_n_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => \dma_cnt_reg[3][0]_0\,
      O => \state[1]_i_3_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040F04040404040"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => state(1),
      I2 => \dma_cnt_reg[3][0]_0\,
      I3 => \state_reg[0]_0\,
      I4 => \state[2]_i_3_n_0\,
      I5 => \state[2]_i_4_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(6),
      I1 => \state[6]_i_3_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => \state[2]_i_5_n_0\,
      I3 => state(3),
      I4 => state(1),
      I5 => state(6),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_obus[addr][15]_i_6_n_0\,
      I1 => \^drqn\,
      I2 => \m_obus[addr][15]_i_4_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(2),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(6),
      O => \state[3]_i_1_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(3),
      I1 => \state[6]_i_3_n_0\,
      I2 => state(6),
      O => \state[4]_i_1_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => cpu_wait,
      I1 => state(4),
      I2 => state(5),
      I3 => \state[6]_i_3_n_0\,
      I4 => state(6),
      O => \state[5]_i_1_n_0\
    );
\state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => cpu_wait,
      I1 => state(4),
      I2 => state(5),
      I3 => \state[6]_i_3_n_0\,
      I4 => state(6),
      O => \state[6]_i_2_n_0\
    );
\state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \state[6]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      S => clear
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => clear
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => clear
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[3]_i_1_n_0\,
      Q => state(3),
      R => clear
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[4]_i_1_n_0\,
      Q => state(4),
      R => clear
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[5]_i_1_n_0\,
      Q => state(5),
      R => clear
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => cpu_clk_rise,
      D => \state[6]_i_2_n_0\,
      Q => state(6),
      R => clear
    );
wrn_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \slave_shared_master_bus[wrn]\,
      Q => wrn_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  port (
    outreg0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    outreg : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "cpu_ram/ram_imp/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => masterclk,
      CLKBWRCLK => masterclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => outreg0_out(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => mem_reg_0,
      ENBWREN => outreg,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ is
  port (
    addra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    flip_ena_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    \htiming_reg[9]\ : out STD_LOGIC;
    masterclk : in STD_LOGIC;
    tileram_ena : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bus_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_9 : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_11 : in STD_LOGIC;
    mem_reg_12 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ is
  signal addr : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \^addra\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^flip_ena_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^htiming_reg[9]\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "tile/tileram/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
  addra(7 downto 0) <= \^addra\(7 downto 0);
  flip_ena_reg(7 downto 0) <= \^flip_ena_reg\(7 downto 0);
  \htiming_reg[9]\ <= \^htiming_reg[9]\;
\debug_dslave[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(0),
      I1 => D(0),
      I2 => bus_sel(1),
      I3 => outreg0_out(0),
      I4 => bus_sel(0),
      I5 => doutb(0),
      O => mem_reg_7
    );
\debug_dslave[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(1),
      I1 => D(1),
      I2 => bus_sel(1),
      I3 => outreg0_out(1),
      I4 => bus_sel(0),
      I5 => doutb(1),
      O => mem_reg_6
    );
\debug_dslave[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(2),
      I1 => D(2),
      I2 => bus_sel(1),
      I3 => outreg0_out(2),
      I4 => bus_sel(0),
      I5 => doutb(2),
      O => mem_reg_5
    );
\debug_dslave[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(3),
      I1 => D(3),
      I2 => bus_sel(1),
      I3 => outreg0_out(3),
      I4 => bus_sel(0),
      I5 => doutb(3),
      O => mem_reg_4
    );
\debug_dslave[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(4),
      I1 => D(4),
      I2 => bus_sel(1),
      I3 => outreg0_out(4),
      I4 => bus_sel(0),
      I5 => doutb(4),
      O => mem_reg_3
    );
\debug_dslave[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(5),
      I1 => D(5),
      I2 => bus_sel(1),
      I3 => outreg0_out(5),
      I4 => bus_sel(0),
      I5 => doutb(5),
      O => mem_reg_2
    );
\debug_dslave[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(6),
      I1 => D(6),
      I2 => bus_sel(1),
      I3 => outreg0_out(6),
      I4 => bus_sel(0),
      I5 => doutb(6),
      O => mem_reg_1
    );
\debug_dslave[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^addra\(7),
      I1 => D(7),
      I2 => bus_sel(1),
      I3 => outreg0_out(7),
      I4 => bus_sel(0),
      I5 => doutb(7),
      O => mem_reg_0
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => \^flip_ena_reg\(7 downto 5),
      ADDRARDADDR(10 downto 9) => addr(6 downto 5),
      ADDRARDADDR(8 downto 4) => \^flip_ena_reg\(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^addra\(7 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => tileram_ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F6F6060"
    )
        port map (
      I0 => mem_reg_8,
      I1 => mem_reg_12(1),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_10(2),
      I4 => A(2),
      I5 => mem_reg_11,
      O => addr(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F6F6060"
    )
        port map (
      I0 => mem_reg_8,
      I1 => mem_reg_12(0),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_10(1),
      I4 => A(1),
      I5 => mem_reg_11,
      O => addr(5)
    );
prom_2n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F6F6060"
    )
        port map (
      I0 => mem_reg_8,
      I1 => mem_reg_12(4),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_10(3),
      I4 => A(3),
      I5 => mem_reg_11,
      O => \^flip_ena_reg\(7)
    );
prom_2n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => mem_reg_12(3),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(5),
      O => \^flip_ena_reg\(6)
    );
prom_2n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => mem_reg_12(2),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(4),
      O => \^flip_ena_reg\(5)
    );
prom_2n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F6F6060"
    )
        port map (
      I0 => mem_reg_8,
      I1 => Q(4),
      I2 => \^htiming_reg[9]\,
      I3 => mem_reg_10(0),
      I4 => A(0),
      I5 => mem_reg_11,
      O => \^flip_ena_reg\(4)
    );
prom_2n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => Q(3),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(3),
      O => \^flip_ena_reg\(3)
    );
prom_2n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => Q(2),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(2),
      O => \^flip_ena_reg\(2)
    );
prom_2n_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => Q(1),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(1),
      O => \^flip_ena_reg\(1)
    );
prom_2n_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
        port map (
      I0 => mem_reg_8,
      I1 => Q(0),
      I2 => Q(5),
      I3 => mem_reg_9,
      I4 => addrb(0),
      O => \^flip_ena_reg\(0)
    );
prom_2n_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_9,
      O => \^htiming_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0_0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0_0\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0_0\ is
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "sprite/objram/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_reg_0(0),
      WEA(0) => mem_reg_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized1\ is
  port (
    outreg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    stop_sprite_output_reg : out STD_LOGIC;
    scratch_wr : out STD_LOGIC;
    scratch_din_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vtiming_fc_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_vpos_reg[3]\ : in STD_LOGIC;
    \linebuf_addr_reg[0]\ : in STD_LOGIC;
    \linebuf_addr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \linebuf_addr_reg[4]\ : in STD_LOGIC;
    \linebuf_addr_reg[5]\ : in STD_LOGIC;
    \sprite_vpos_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stop_sprite_output_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_n : in STD_LOGIC;
    do_scratch_write : in STD_LOGIC;
    scratch_wr_d_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    scratch_wr_d_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    \outreg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized1\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \linebuf_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_63_8_8_i_2_n_0 : STD_LOGIC;
  signal \^outreg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outreg0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^scratch_din_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scratch_dout : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^scratch_wr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \linebuf_addr[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \linebuf_addr[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \linebuf_addr[1]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \linebuf_addr[2]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \linebuf_addr[6]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \linebuf_addr[7]_i_3\ : label is "soft_lutpair279";
begin
  DI(0) <= \^di\(0);
  outreg(7 downto 0) <= \^outreg\(7 downto 0);
  scratch_din_reg(0) <= \^scratch_din_reg\(0);
  scratch_wr <= \^scratch_wr\;
\linebuf_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^outreg\(0),
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(0),
      O => D(0)
    );
\linebuf_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \linebuf_addr[1]_i_2_n_0\,
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(0),
      I3 => \linebuf_addr_reg[7]\(1),
      O => D(1)
    );
\linebuf_addr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(1),
      I1 => Q(1),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(0),
      O => \linebuf_addr[1]_i_2_n_0\
    );
\linebuf_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \linebuf_addr[2]_i_2_n_0\,
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(2),
      I3 => \linebuf_addr_reg[7]\(0),
      I4 => \linebuf_addr_reg[7]\(1),
      O => D(2)
    );
\linebuf_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0020"
    )
        port map (
      I0 => \^outreg\(1),
      I1 => Q(0),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(1),
      I4 => \^outreg\(2),
      O => \linebuf_addr[2]_i_2_n_0\
    );
\linebuf_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \^di\(0),
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(3),
      I3 => \linebuf_addr_reg[7]\(1),
      I4 => \linebuf_addr_reg[7]\(0),
      I5 => \linebuf_addr_reg[7]\(2),
      O => D(3)
    );
\linebuf_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      I2 => \linebuf_addr_reg[0]\,
      I3 => \linebuf_addr_reg[4]\,
      I4 => \linebuf_addr_reg[7]\(4),
      O => D(4)
    );
\linebuf_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A009AFF9AFF9A00"
    )
        port map (
      I0 => \^outreg\(5),
      I1 => \^outreg\(4),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \linebuf_addr_reg[0]\,
      I4 => \linebuf_addr_reg[7]\(5),
      I5 => \linebuf_addr_reg[5]\,
      O => D(5)
    );
\linebuf_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \^outreg\(3),
      I1 => Q(1),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(0),
      I4 => \^outreg\(1),
      I5 => \^outreg\(2),
      O => \linebuf_addr[5]_i_2_n_0\
    );
\linebuf_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \linebuf_addr[6]_i_2_n_0\,
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(6),
      I3 => \linebuf_addr_reg[5]\,
      I4 => \linebuf_addr_reg[7]\(5),
      O => D(6)
    );
\linebuf_addr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(6),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      O => \linebuf_addr[6]_i_2_n_0\
    );
\linebuf_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \linebuf_addr[7]_i_3_n_0\,
      I1 => \linebuf_addr_reg[0]\,
      I2 => \linebuf_addr_reg[7]\(7),
      I3 => \linebuf_addr_reg[7]\(5),
      I4 => \linebuf_addr_reg[5]\,
      I5 => \linebuf_addr_reg[7]\(6),
      O => D(7)
    );
\linebuf_addr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \^outreg\(7),
      I1 => \^outreg\(6),
      I2 => \^outreg\(4),
      I3 => \linebuf_addr[5]_i_2_n_0\,
      I4 => \^outreg\(5),
      O => \linebuf_addr[7]_i_3_n_0\
    );
mem_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(0),
      O => outreg0(0),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(7),
      I1 => do_scratch_write,
      I2 => scratch_wr_d_reg(0),
      I3 => mem_reg_0_63_0_0_i_8_n_0,
      I4 => scratch_wr_d_reg_0(6),
      I5 => scratch_wr_d_reg_0(7),
      O => \^scratch_wr\
    );
mem_reg_0_63_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(0),
      O => mem_reg_0_63_0_0_i_2_n_0
    );
mem_reg_0_63_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(1),
      O => mem_reg_0_63_0_0_i_3_n_0
    );
mem_reg_0_63_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(2),
      O => mem_reg_0_63_0_0_i_4_n_0
    );
mem_reg_0_63_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(3),
      O => mem_reg_0_63_0_0_i_5_n_0
    );
mem_reg_0_63_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(4),
      O => mem_reg_0_63_0_0_i_6_n_0
    );
mem_reg_0_63_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => scratch_wr_d_reg_0(5),
      O => mem_reg_0_63_0_0_i_7_n_0
    );
mem_reg_0_63_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => scratch_wr_d_reg(2),
      I1 => scratch_wr_d_reg(1),
      O => mem_reg_0_63_0_0_i_8_n_0
    );
mem_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(1),
      O => outreg0(1),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(2),
      O => outreg0(2),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(3),
      O => outreg0(3),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(4),
      O => outreg0(4),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(5),
      O => outreg0(5),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(6),
      O => outreg0(6),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \outreg_reg[7]_0\(7),
      O => outreg0(7),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => mem_reg_0_63_0_0_i_2_n_0,
      A1 => mem_reg_0_63_0_0_i_3_n_0,
      A2 => mem_reg_0_63_0_0_i_4_n_0,
      A3 => mem_reg_0_63_0_0_i_5_n_0,
      A4 => mem_reg_0_63_0_0_i_6_n_0,
      A5 => mem_reg_0_63_0_0_i_7_n_0,
      D => \^scratch_din_reg\(0),
      O => outreg0(8),
      WCLK => masterclk,
      WE => \^scratch_wr\
    );
mem_reg_0_63_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => mem_reg_0_63_8_8_i_2_n_0,
      O => \^scratch_din_reg\(0)
    );
mem_reg_0_63_8_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(6),
      I4 => scratch_wr_d_reg_0(6),
      I5 => scratch_wr_d_reg_0(7),
      O => mem_reg_0_63_8_8_i_2_n_0
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(0),
      Q => \^outreg\(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(1),
      Q => \^outreg\(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(2),
      Q => \^outreg\(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(3),
      Q => \^outreg\(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(4),
      Q => \^outreg\(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(5),
      Q => \^outreg\(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(6),
      Q => \^outreg\(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(7),
      Q => \^outreg\(7),
      R => '0'
    );
\outreg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => outreg0(8),
      Q => scratch_dout(8),
      R => '0'
    );
\sprite_vpos0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \^outreg\(6),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      O => \outreg_reg[6]_0\(2)
    );
\sprite_vpos0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^outreg\(5),
      I1 => \^outreg\(4),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      O => \outreg_reg[6]_0\(1)
    );
\sprite_vpos0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      O => \outreg_reg[6]_0\(0)
    );
\sprite_vpos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAA9A"
    )
        port map (
      I0 => \sprite_vpos_reg[7]\(7),
      I1 => \^outreg\(5),
      I2 => \linebuf_addr[5]_i_2_n_0\,
      I3 => \^outreg\(4),
      I4 => \^outreg\(6),
      I5 => \^outreg\(7),
      O => S(3)
    );
\sprite_vpos0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => \^outreg\(4),
      I1 => \linebuf_addr[5]_i_2_n_0\,
      I2 => \^outreg\(5),
      I3 => \^outreg\(6),
      I4 => \sprite_vpos_reg[7]\(6),
      O => S(2)
    );
\sprite_vpos0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \linebuf_addr[5]_i_2_n_0\,
      I1 => \^outreg\(4),
      I2 => \^outreg\(5),
      I3 => \sprite_vpos_reg[7]\(5),
      O => S(1)
    );
\sprite_vpos0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \linebuf_addr[5]_i_2_n_0\,
      I1 => \^outreg\(4),
      I2 => \sprite_vpos_reg[7]\(4),
      O => S(0)
    );
sprite_vpos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565555555555555"
    )
        port map (
      I0 => \^outreg\(3),
      I1 => Q(1),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(0),
      I4 => \^outreg\(1),
      I5 => \^outreg\(2),
      O => \^di\(0)
    );
sprite_vpos0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \sprite_vpos_reg[7]\(3),
      O => \vtiming_fc_reg[3]\(3)
    );
sprite_vpos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^outreg\(2),
      I1 => Q(1),
      I2 => \sprite_vpos_reg[3]\,
      I3 => Q(0),
      I4 => \^outreg\(1),
      I5 => \sprite_vpos_reg[7]\(2),
      O => \vtiming_fc_reg[3]\(2)
    );
sprite_vpos0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => Q(0),
      I1 => \sprite_vpos_reg[3]\,
      I2 => Q(1),
      I3 => \^outreg\(1),
      I4 => \sprite_vpos_reg[7]\(1),
      O => \vtiming_fc_reg[3]\(1)
    );
sprite_vpos0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^outreg\(0),
      I1 => \sprite_vpos_reg[7]\(0),
      O => \vtiming_fc_reg[3]\(0)
    );
stop_sprite_output_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA000000"
    )
        port map (
      I0 => stop_sprite_output_reg_0,
      I1 => scratch_dout(8),
      I2 => E(0),
      I3 => rst_n,
      I4 => Q(7),
      O => stop_sprite_output_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    masterclk : in STD_LOGIC;
    linebuf_hblkn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_hflip_buf : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    linebuf_flip : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \objrom_buf_reg[1]_8\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \objrom_buf_reg[0]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized2\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linebuf_addr_f : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_din : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal mem_reg_i_14_n_0 : STD_LOGIC;
  signal mem_reg_i_16_n_0 : STD_LOGIC;
  signal mem_reg_i_17_n_0 : STD_LOGIC;
  signal mem_reg_i_18_n_0 : STD_LOGIC;
  signal mem_reg_i_19_n_0 : STD_LOGIC;
  signal mem_reg_i_20_n_0 : STD_LOGIC;
  signal mem_reg_i_21_n_0 : STD_LOGIC;
  signal mem_reg_i_22_n_0 : STD_LOGIC;
  signal mem_reg_i_23_n_0 : STD_LOGIC;
  signal mem_reg_i_24_n_0 : STD_LOGIC;
  signal mem_reg_i_25_n_0 : STD_LOGIC;
  signal mem_reg_i_26_n_0 : STD_LOGIC;
  signal mem_reg_i_27_n_0 : STD_LOGIC;
  signal mem_reg_i_28_n_0 : STD_LOGIC;
  signal mem_reg_i_29_n_0 : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 1536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "sprite/linebuffer/mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 5;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 5;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of mem_reg_i_22 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair277";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => linebuf_addr_f(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => masterclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 2) => linebuf_din(5 downto 2),
      DIADI(1) => mem_reg_i_13_n_0,
      DIADI(0) => mem_reg_i_14_n_0,
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 6) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 6),
      DOADO(5 downto 0) => \^d\(5 downto 0),
      DOBDO(15 downto 0) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^e\(0),
      WEA(0) => \^e\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2D0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(2),
      I3 => \^d\(4),
      I4 => linebuf_hblkn,
      O => linebuf_din(4)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2D0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(1),
      I3 => \^d\(3),
      I4 => linebuf_hblkn,
      O => linebuf_din(3)
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2D0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(0),
      I3 => \^d\(2),
      I4 => linebuf_hblkn,
      O => linebuf_din(2)
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => linebuf_hblkn,
      I1 => mem_reg_i_17_n_0,
      I2 => \^d\(1),
      I3 => mem_reg_i_16_n_0,
      O => mem_reg_i_13_n_0
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => linebuf_hblkn,
      I1 => \^d\(0),
      I2 => mem_reg_i_17_n_0,
      I3 => mem_reg_i_16_n_0,
      O => mem_reg_i_14_n_0
    );
mem_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => mem_reg_1(2),
      I1 => mem_reg_1(1),
      I2 => mem_reg_1(0),
      I3 => Q(0),
      I4 => linebuf_hblkn,
      O => \^e\(0)
    );
mem_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_i_18_n_0,
      I1 => mem_reg_i_19_n_0,
      I2 => mem_reg_i_20_n_0,
      I3 => mem_reg_i_21_n_0,
      I4 => mem_reg_i_22_n_0,
      I5 => mem_reg_i_23_n_0,
      O => mem_reg_i_16_n_0
    );
mem_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_reg_i_24_n_0,
      I1 => mem_reg_i_25_n_0,
      I2 => mem_reg_i_20_n_0,
      I3 => mem_reg_i_26_n_0,
      I4 => mem_reg_i_22_n_0,
      I5 => mem_reg_i_27_n_0,
      O => mem_reg_i_17_n_0
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \objrom_buf_reg[0]_7\(8),
      I1 => \objrom_buf_reg[0]_7\(9),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_7\(10),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_7\(11),
      O => mem_reg_i_18_n_0
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \objrom_buf_reg[0]_7\(12),
      I1 => \objrom_buf_reg[0]_7\(13),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_7\(14),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_7\(15),
      O => mem_reg_i_19_n_0
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(7),
      O => linebuf_addr_f(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_20_n_0
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \objrom_buf_reg[0]_7\(0),
      I1 => \objrom_buf_reg[0]_7\(1),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_7\(2),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_7\(3),
      O => mem_reg_i_21_n_0
    );
mem_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_22_n_0
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \objrom_buf_reg[0]_7\(4),
      I1 => \objrom_buf_reg[0]_7\(5),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[0]_7\(6),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[0]_7\(7),
      O => mem_reg_i_23_n_0
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_8\(8),
      I1 => \objrom_buf_reg[1]_8\(9),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_8\(10),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_8\(11),
      O => mem_reg_i_24_n_0
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_8\(12),
      I1 => \objrom_buf_reg[1]_8\(13),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_8\(14),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_8\(15),
      O => mem_reg_i_25_n_0
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_8\(0),
      I1 => \objrom_buf_reg[1]_8\(1),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_8\(2),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_8\(3),
      O => mem_reg_i_26_n_0
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \objrom_buf_reg[1]_8\(4),
      I1 => \objrom_buf_reg[1]_8\(5),
      I2 => mem_reg_i_28_n_0,
      I3 => \objrom_buf_reg[1]_8\(6),
      I4 => mem_reg_i_29_n_0,
      I5 => \objrom_buf_reg[1]_8\(7),
      O => mem_reg_i_27_n_0
    );
mem_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_28_n_0
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => sprite_hflip_buf,
      O => mem_reg_i_29_n_0
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(6),
      O => linebuf_addr_f(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(5),
      O => linebuf_addr_f(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(4),
      O => linebuf_addr_f(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(3),
      O => linebuf_addr_f(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(2),
      O => linebuf_addr_f(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => linebuf_flip,
      I1 => mem_reg_2(1),
      O => linebuf_addr_f(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_2(0),
      I1 => linebuf_flip,
      O => linebuf_addr_f(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2D0"
    )
        port map (
      I0 => mem_reg_i_16_n_0,
      I1 => mem_reg_i_17_n_0,
      I2 => mem_reg_0(3),
      I3 => \^d\(5),
      I4 => linebuf_hblkn,
      O => linebuf_din(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    dmem_data_o : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmem_we : in STD_LOGIC;
    dmem_addr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized3\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized3\ is
  signal outreg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mem_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(0),
      O => outreg0(0),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(1),
      O => outreg0(1),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(2),
      O => outreg0(2),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(3),
      O => outreg0(3),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(4),
      O => outreg0(4),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(5),
      O => outreg0(5),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(6),
      O => outreg0(6),
      WCLK => soundclk,
      WE => dmem_we
    );
mem_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => dmem_addr(0),
      A1 => dmem_addr(1),
      A2 => dmem_addr(2),
      A3 => dmem_addr(3),
      A4 => dmem_addr(4),
      A5 => dmem_addr(5),
      D => dmem_data_o(7),
      O => outreg0(7),
      WCLK => soundclk,
      WE => dmem_we
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(0),
      Q => Q(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(1),
      Q => Q(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(2),
      Q => Q(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(3),
      Q => Q(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(4),
      Q => Q(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(5),
      Q => Q(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(6),
      Q => Q(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => '1',
      D => outreg0(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_alu is
  port (
    \psw_q_reg[2]\ : out STD_LOGIC;
    \temp_req_q_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[2]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[3]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[4]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[5]_0\ : out STD_LOGIC;
    \temp_req_q_reg[2]_0\ : out STD_LOGIC;
    \accu_shadow_q_reg[7]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[0]\ : out STD_LOGIC;
    \accu_shadow_q_reg[7]_2\ : out STD_LOGIC;
    \temp_req_q_reg[4]_0\ : out STD_LOGIC;
    \accumulator_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_46\ : in STD_LOGIC;
    \p1_q[7]_i_46_0\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    \p1_q[6]_i_14\ : in STD_LOGIC;
    \p1_q[2]_i_2\ : in STD_LOGIC;
    \p1_q[2]_i_6_0\ : in STD_LOGIC;
    \psw_q[3]_i_8\ : in STD_LOGIC;
    \p1_q[7]_i_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_q[7]_i_34_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accumulator_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accumulator_q_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xtal3 : in STD_LOGIC;
    \accu_shadow_q_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_alu;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_alu is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^accu_shadow_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p1_q[1]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_13_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_23_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_26_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p1_q[3]_i_7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \psw_q[3]_i_16\ : label is "soft_lutpair162";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \accu_shadow_q_reg[7]_0\(7 downto 0) <= \^accu_shadow_q_reg[7]_0\(7 downto 0);
\accu_shadow_q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FF0000A800"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(7),
      I1 => \^accu_shadow_q_reg[7]_0\(6),
      I2 => \^accu_shadow_q_reg[7]_0\(5),
      I3 => \p1_q[7]_i_46\,
      I4 => \p1_q[7]_i_46_0\,
      I5 => \p1_q[6]_i_26_n_0\,
      O => \accu_shadow_q_reg[7]_2\
    );
\accu_shadow_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(0),
      Q => \^accu_shadow_q_reg[7]_0\(0)
    );
\accu_shadow_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(1),
      Q => \^accu_shadow_q_reg[7]_0\(1)
    );
\accu_shadow_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(2),
      Q => \^accu_shadow_q_reg[7]_0\(2)
    );
\accu_shadow_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(3),
      Q => \^accu_shadow_q_reg[7]_0\(3)
    );
\accu_shadow_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(4),
      Q => \^accu_shadow_q_reg[7]_0\(4)
    );
\accu_shadow_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(5),
      Q => \^accu_shadow_q_reg[7]_0\(5)
    );
\accu_shadow_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(6),
      Q => \^accu_shadow_q_reg[7]_0\(6)
    );
\accu_shadow_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => \accu_shadow_q_reg[7]_3\(7),
      Q => \^accu_shadow_q_reg[7]_0\(7)
    );
\accumulator_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(0),
      Q => \accumulator_q_reg[7]_0\(0)
    );
\accumulator_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(1),
      Q => \accumulator_q_reg[7]_0\(1)
    );
\accumulator_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(2),
      Q => \accumulator_q_reg[7]_0\(2)
    );
\accumulator_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(3),
      Q => \accumulator_q_reg[7]_0\(3)
    );
\accumulator_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(4),
      Q => \accumulator_q_reg[7]_0\(4)
    );
\accumulator_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(5),
      Q => \accumulator_q_reg[7]_0\(5)
    );
\accumulator_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(6),
      Q => \accumulator_q_reg[7]_0\(6)
    );
\accumulator_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \accumulator_q_reg[7]_1\(1),
      CLR => SR(0),
      D => \accumulator_q_reg[7]_2\(7),
      Q => \accumulator_q_reg[7]_0\(7)
    );
\p1_q[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883030"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(0),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(2),
      I3 => \^accu_shadow_q_reg[7]_0\(5),
      I4 => \psw_q[3]_i_8\,
      O => \p1_q[1]_i_11_n_0\
    );
\p1_q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BBB8B8B88"
    )
        port map (
      I0 => \p1_q[1]_i_11_n_0\,
      I1 => \p1_q[2]_i_2\,
      I2 => \p1_q[2]_i_6_0\,
      I3 => \psw_q[3]_i_8\,
      I4 => \^q\(1),
      I5 => \^accu_shadow_q_reg[7]_0\(1),
      O => \temp_req_q_reg[1]_0\
    );
\p1_q[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B83300"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(1),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(6),
      I3 => \^accu_shadow_q_reg[7]_0\(3),
      I4 => \psw_q[3]_i_8\,
      O => \p1_q[2]_i_13_n_0\
    );
\p1_q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BBB8B8B88"
    )
        port map (
      I0 => \p1_q[2]_i_13_n_0\,
      I1 => \p1_q[2]_i_2\,
      I2 => \p1_q[2]_i_6_0\,
      I3 => \psw_q[3]_i_8\,
      I4 => \^q\(2),
      I5 => \^accu_shadow_q_reg[7]_0\(2),
      O => \temp_req_q_reg[2]_0\
    );
\p1_q[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB308830"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(2),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(4),
      I3 => \psw_q[3]_i_8\,
      I4 => \^accu_shadow_q_reg[7]_0\(7),
      O => \accu_shadow_q_reg[2]_0\
    );
\p1_q[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB883030"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(3),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(5),
      I3 => \^accu_shadow_q_reg[7]_0\(0),
      I4 => \psw_q[3]_i_8\,
      O => \accu_shadow_q_reg[3]_0\
    );
\p1_q[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(4),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(1),
      I3 => \psw_q[3]_i_8\,
      I4 => \^accu_shadow_q_reg[7]_0\(6),
      O => \accu_shadow_q_reg[4]_0\
    );
\p1_q[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004F7FFFFFFFF"
    )
        port map (
      I0 => \p1_q[6]_i_23_n_0\,
      I1 => \p1_q[7]_i_46\,
      I2 => \p1_q[7]_i_46_0\,
      I3 => \p1_q[6]_i_26_n_0\,
      I4 => psw_aux_carry_s,
      I5 => \p1_q[6]_i_14\,
      O => \psw_q_reg[2]\
    );
\p1_q[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(7),
      I1 => \^accu_shadow_q_reg[7]_0\(6),
      I2 => \^accu_shadow_q_reg[7]_0\(5),
      O => \p1_q[6]_i_23_n_0\
    );
\p1_q[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(3),
      I1 => \^accu_shadow_q_reg[7]_0\(2),
      I2 => \^accu_shadow_q_reg[7]_0\(1),
      O => \p1_q[6]_i_26_n_0\
    );
\p1_q[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(5),
      I1 => \p1_q[2]_i_6_0\,
      I2 => \^accu_shadow_q_reg[7]_0\(2),
      I3 => \psw_q[3]_i_8\,
      I4 => \^accu_shadow_q_reg[7]_0\(7),
      O => \accu_shadow_q_reg[5]_0\
    );
\p1_q[7]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04050705"
    )
        port map (
      I0 => \p1_q[6]_i_26_n_0\,
      I1 => \p1_q[7]_i_34\(0),
      I2 => \p1_q[7]_i_34_0\,
      I3 => \p1_q[7]_i_46\,
      I4 => \p1_q[6]_i_23_n_0\,
      O => \mnemonic_q_reg[0]\
    );
\psw_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => O(0),
      I1 => \^q\(4),
      I2 => \^accu_shadow_q_reg[7]_0\(4),
      O => \temp_req_q_reg[4]_0\
    );
\psw_q[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^accu_shadow_q_reg[7]_0\(7),
      I1 => \psw_q[3]_i_8\,
      O => \accu_shadow_q_reg[7]_1\
    );
\temp_req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(0),
      Q => \^q\(0)
    );
\temp_req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(1),
      Q => \^q\(1)
    );
\temp_req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(2),
      Q => \^q\(2)
    );
\temp_req_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(3),
      Q => \^q\(3)
    );
\temp_req_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(4),
      Q => \^q\(4)
    );
\temp_req_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(5),
      Q => \^q\(5)
    );
\temp_req_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(6),
      Q => \^q\(6)
    );
\temp_req_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_clock_ctrl is
  port (
    \FSM_onehot_mstate_q_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_mstate_q_reg[4]_1\ : out STD_LOGIC;
    clk_second_cycle_s : out STD_LOGIC;
    second_cycle_q_reg_0 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_4\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    xtal3 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_5\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_6\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[4]\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_0\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_0\ : out STD_LOGIC;
    xtal_q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sfx_port_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_1\ : out STD_LOGIC;
    second_cycle_q_reg_1 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_7\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    second_cycle_q_reg_2 : out STD_LOGIC;
    second_cycle_q_reg_3 : out STD_LOGIC;
    \mnemonic_q_reg[5]\ : out STD_LOGIC;
    second_cycle_q_reg_4 : out STD_LOGIC;
    second_cycle_q_reg_5 : out STD_LOGIC;
    second_cycle_q_reg_6 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]_8\ : out STD_LOGIC;
    \mnemonic_q_reg[3]\ : out STD_LOGIC;
    second_cycle_q_reg_7 : out STD_LOGIC;
    second_cycle_q_reg_8 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_3\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[1]_0\ : out STD_LOGIC;
    \p2_o_reg[6]\ : out STD_LOGIC;
    second_cycle_q_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]_9\ : out STD_LOGIC;
    second_cycle_q_reg_10 : out STD_LOGIC;
    second_cycle_q_reg_11 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[4]_10\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \use_xtal_div.xtal_q_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg[5]\ : out STD_LOGIC;
    \mnemonic_q_reg[1]\ : out STD_LOGIC;
    \opc_opcode_q_reg[3]\ : out STD_LOGIC;
    \opc_opcode_q_reg[5]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    second_cycle_q_reg_12 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_4\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[4]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_5\ : out STD_LOGIC;
    second_cycle_q_reg_13 : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]_11\ : out STD_LOGIC;
    \opc_opcode_q_reg[4]\ : out STD_LOGIC;
    \mnemonic_q_reg[0]\ : out STD_LOGIC;
    \opc_opcode_q_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_mstate_q_reg[2]_6\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_3\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]_1\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_4\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[1]_2\ : out STD_LOGIC;
    ale_q_reg_0 : out STD_LOGIC;
    \p1_q[1]_i_4\ : in STD_LOGIC;
    \p1_q[7]_i_31\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    take_branch_q_i_9 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mb_q_reg : in STD_LOGIC;
    mb_q : in STD_LOGIC;
    branch_taken_s : in STD_LOGIC;
    branch_taken_q_reg : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    t1_q_reg : in STD_LOGIC;
    psen_q_reg_0 : in STD_LOGIC;
    \opc_opcode_q_reg_rep[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \p2_q_reg[4]\ : in STD_LOGIC;
    \p2_q_reg[4]_0\ : in STD_LOGIC;
    \p2_q_reg[4]_1\ : in STD_LOGIC;
    \p1_q[6]_i_3_0\ : in STD_LOGIC;
    int_pending_s : in STD_LOGIC;
    \p1_q[2]_i_10\ : in STD_LOGIC;
    \program_counter_q_reg[10]\ : in STD_LOGIC;
    \program_counter_q_reg[10]_0\ : in STD_LOGIC;
    \accumulator_q_reg[3]_i_7\ : in STD_LOGIC;
    \p1_q[1]_i_12\ : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    int_type_q : in STD_LOGIC;
    \p1_q[5]_i_3\ : in STD_LOGIC;
    pb_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pmem_addr_q_reg[10]\ : in STD_LOGIC;
    \pmem_addr_q_reg[10]_0\ : in STD_LOGIC;
    \p1_q[6]_i_3_1\ : in STD_LOGIC;
    \p1_q[6]_i_3_2\ : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    \temp_req_q_reg[7]\ : in STD_LOGIC;
    \temp_req_q_reg[7]_0\ : in STD_LOGIC;
    \temp_req_q_reg[7]_1\ : in STD_LOGIC;
    \temp_req_q_reg[7]_2\ : in STD_LOGIC;
    \temp_req_q_reg[7]_3\ : in STD_LOGIC;
    \p1_q[7]_i_55_0\ : in STD_LOGIC;
    \p1_q[3]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p2_o[2]_i_2_0\ : in STD_LOGIC;
    timer_flag_q_reg : in STD_LOGIC;
    tim_of_s : in STD_LOGIC;
    cnd_tf_s : in STD_LOGIC;
    timer_int_enable_q_reg : in STD_LOGIC;
    timer_int_enable_q_reg_0 : in STD_LOGIC;
    timer_overflow_q_reg : in STD_LOGIC;
    timer_overflow_q_reg_0 : in STD_LOGIC;
    int_enable_q_reg : in STD_LOGIC;
    int_enable_q_reg_0 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_multi_cycle_s : in STD_LOGIC;
    rd_q_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_clock_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_clock_ctrl is
  signal \^fsm_onehot_mstate_q_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[0]_3\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[2]_4\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_0\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_1\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_10\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_3\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_4\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_6\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_7\ : STD_LOGIC;
  signal \^fsm_onehot_mstate_q_reg[4]_9\ : STD_LOGIC;
  signal \FSM_onehot_mstate_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ale_q_i_1_n_0 : STD_LOGIC;
  signal \^ale_q_reg_0\ : STD_LOGIC;
  signal \^clk_second_cycle_s\ : STD_LOGIC;
  signal \^mnemonic_q_reg[4]_0\ : STD_LOGIC;
  signal multi_cycle_q_i_1_n_0 : STD_LOGIC;
  signal multi_cycle_q_reg_n_0 : STD_LOGIC;
  signal \^opc_opcode_q_reg[5]\ : STD_LOGIC;
  signal \p1_q[6]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_13_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_103_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_86_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_87_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_95_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_96_n_0\ : STD_LOGIC;
  signal \p2_o[2]_i_3_n_0\ : STD_LOGIC;
  signal \p2_q[3]_i_2_n_0\ : STD_LOGIC;
  signal psen_o : STD_LOGIC;
  signal psen_q_i_1_n_0 : STD_LOGIC;
  signal rd_o : STD_LOGIC;
  signal rd_q_i_1_n_0 : STD_LOGIC;
  signal second_cycle_q_i_1_n_0 : STD_LOGIC;
  signal \^second_cycle_q_reg_1\ : STD_LOGIC;
  signal \^second_cycle_q_reg_10\ : STD_LOGIC;
  signal \^second_cycle_q_reg_2\ : STD_LOGIC;
  signal \^second_cycle_q_reg_4\ : STD_LOGIC;
  signal \^second_cycle_q_reg_6\ : STD_LOGIC;
  signal \^second_cycle_q_reg_7\ : STD_LOGIC;
  signal \^second_cycle_q_reg_8\ : STD_LOGIC;
  signal \temp_req_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \use_xtal_div.xtal_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \use_xtal_div.xtal_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^xtal3\ : STD_LOGIC;
  signal \^xtal_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[0]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[1]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[2]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[3]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mstate_q_reg[4]\ : label is "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accumulator_q[3]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of ale_q_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of branch_taken_q_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of branch_taken_q_i_3 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bus_q[7]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_21\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of f1_q_i_4 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of mb_q_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_10 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[7]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \p1_q[1]_i_13\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \p1_q[2]_i_11\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p1_q[2]_i_17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p1_q[6]_i_25\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \p1_q[7]_i_100\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \p1_q[7]_i_13\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p1_q[7]_i_21\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p1_q[7]_i_48\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \p1_q[7]_i_78\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p1_q[7]_i_86\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p1_q[7]_i_94\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \p1_q[7]_i_98\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p2_q[3]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pmem_addr_q[10]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \psw_q[3]_i_22\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of second_cycle_q_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sp_q[2]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of t1_q_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_10\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of timer_flag_q_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of timer_int_enable_q_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of timer_int_enable_q_i_4 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \use_xtal_div.xtal_q[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \use_xtal_div.xtal_q[1]_i_1\ : label is "soft_lutpair170";
begin
  \FSM_onehot_mstate_q_reg[0]_0\ <= \^fsm_onehot_mstate_q_reg[0]_0\;
  \FSM_onehot_mstate_q_reg[0]_1\ <= \^fsm_onehot_mstate_q_reg[0]_1\;
  \FSM_onehot_mstate_q_reg[0]_3\ <= \^fsm_onehot_mstate_q_reg[0]_3\;
  \FSM_onehot_mstate_q_reg[1]_0\ <= \^fsm_onehot_mstate_q_reg[1]_0\;
  \FSM_onehot_mstate_q_reg[2]_4\ <= \^fsm_onehot_mstate_q_reg[2]_4\;
  \FSM_onehot_mstate_q_reg[4]_0\ <= \^fsm_onehot_mstate_q_reg[4]_0\;
  \FSM_onehot_mstate_q_reg[4]_1\ <= \^fsm_onehot_mstate_q_reg[4]_1\;
  \FSM_onehot_mstate_q_reg[4]_10\ <= \^fsm_onehot_mstate_q_reg[4]_10\;
  \FSM_onehot_mstate_q_reg[4]_3\ <= \^fsm_onehot_mstate_q_reg[4]_3\;
  \FSM_onehot_mstate_q_reg[4]_4\ <= \^fsm_onehot_mstate_q_reg[4]_4\;
  \FSM_onehot_mstate_q_reg[4]_6\ <= \^fsm_onehot_mstate_q_reg[4]_6\;
  \FSM_onehot_mstate_q_reg[4]_7\ <= \^fsm_onehot_mstate_q_reg[4]_7\;
  \FSM_onehot_mstate_q_reg[4]_9\ <= \^fsm_onehot_mstate_q_reg[4]_9\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  ale_q_reg_0 <= \^ale_q_reg_0\;
  clk_second_cycle_s <= \^clk_second_cycle_s\;
  \mnemonic_q_reg[4]_0\ <= \^mnemonic_q_reg[4]_0\;
  \opc_opcode_q_reg[5]\ <= \^opc_opcode_q_reg[5]\;
  second_cycle_q_reg_1 <= \^second_cycle_q_reg_1\;
  second_cycle_q_reg_10 <= \^second_cycle_q_reg_10\;
  second_cycle_q_reg_2 <= \^second_cycle_q_reg_2\;
  second_cycle_q_reg_4 <= \^second_cycle_q_reg_4\;
  second_cycle_q_reg_6 <= \^second_cycle_q_reg_6\;
  second_cycle_q_reg_7 <= \^second_cycle_q_reg_7\;
  second_cycle_q_reg_8 <= \^second_cycle_q_reg_8\;
  xtal3 <= \^xtal3\;
  xtal_q(1 downto 0) <= \^xtal_q\(1 downto 0);
\FSM_onehot_mstate_q_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => soundclk,
      CE => \^xtal3\,
      D => \^q\(3),
      PRE => SR(0),
      Q => \^q\(0)
    );
\FSM_onehot_mstate_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^xtal3\,
      CLR => SR(0),
      D => \^q\(0),
      Q => \^q\(1)
    );
\FSM_onehot_mstate_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^xtal3\,
      CLR => SR(0),
      D => \^q\(1),
      Q => \^q\(2)
    );
\FSM_onehot_mstate_q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^xtal3\,
      CLR => SR(0),
      D => \^q\(2),
      Q => \FSM_onehot_mstate_q_reg_n_0_[3]\
    );
\FSM_onehot_mstate_q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => \^xtal3\,
      CLR => SR(0),
      D => \FSM_onehot_mstate_q_reg_n_0_[3]\,
      Q => \^q\(3)
    );
\accu_shadow_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xtal_q\(1),
      I1 => \^xtal_q\(0),
      O => \^xtal3\
    );
\accumulator_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => take_branch_q_i_9(2),
      O => second_cycle_q_reg_11
    );
\accumulator_q[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDDFFFFFEFF"
    )
        port map (
      I0 => \accumulator_q_reg[3]_i_7\,
      I1 => \^q\(3),
      I2 => take_branch_q_i_9(4),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_onehot_mstate_q_reg[4]_8\
    );
\accumulator_q[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => second_cycle_q_reg_13
    );
ale_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FF2020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^xtal_q\(0),
      I2 => \^xtal_q\(1),
      I3 => \^q\(1),
      I4 => \^ale_q_reg_0\,
      O => ale_q_i_1_n_0
    );
ale_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => ale_q_i_1_n_0,
      Q => \^ale_q_reg_0\
    );
branch_taken_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4040"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => branch_taken_s,
      I3 => \^fsm_onehot_mstate_q_reg[4]_6\,
      I4 => branch_taken_q_reg,
      O => \use_xtal_div.xtal_q_reg[0]_0\
    );
branch_taken_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_6\
    );
\bus_q[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^second_cycle_q_reg_10\
    );
\counter_q[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \counter_q_reg[7]\,
      I3 => \counter_q_reg[7]_0\,
      O => \use_xtal_div.xtal_q_reg[0]_2\(0)
    );
\dmem_addr_q[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \p1_q[7]_i_31\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => take_branch_q_i_9(1),
      O => \mnemonic_q_reg[1]\
    );
\dmem_addr_q[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44FFFF0C"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_1\,
      I1 => \^second_cycle_q_reg_7\,
      I2 => \^second_cycle_q_reg_8\,
      I3 => \p1_q[7]_i_31\(3),
      I4 => \p1_q[7]_i_31\(5),
      I5 => \p1_q[7]_i_31\(4),
      O => \mnemonic_q_reg[3]\
    );
\dmem_addr_q[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FEF3"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^clk_second_cycle_s\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \^fsm_onehot_mstate_q_reg[0]_3\
    );
\dmem_addr_q[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => second_cycle_q_reg_3
    );
\dmem_addr_q[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => take_branch_q_i_9(1),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \opc_opcode_q_reg[3]\
    );
f1_q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => take_branch_q_i_9(3),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \^opc_opcode_q_reg[5]\
    );
\int_b/int_enable_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_10\,
      I1 => \^fsm_onehot_mstate_q_reg[0]_0\,
      I2 => \^xtal_q\(1),
      I3 => \^xtal_q\(0),
      I4 => int_enable_q_reg,
      I5 => int_enable_q_reg_0,
      O => \use_xtal_div.xtal_q_reg[1]_2\
    );
\int_b/timer_flag_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBF44040000"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \^second_cycle_q_reg_8\,
      I3 => timer_flag_q_reg,
      I4 => tim_of_s,
      I5 => cnd_tf_s,
      O => \use_xtal_div.xtal_q_reg[0]_3\
    );
\int_b/timer_int_enable_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000400"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[4]_10\,
      I1 => timer_int_enable_q_reg,
      I2 => \^fsm_onehot_mstate_q_reg[0]_0\,
      I3 => \^xtal_q\(1),
      I4 => \^xtal_q\(0),
      I5 => timer_int_enable_q_reg_0,
      O => \use_xtal_div.xtal_q_reg[1]_1\
    );
\int_b/timer_overflow_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBF0400"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => timer_overflow_q_reg,
      I3 => tim_of_s,
      I4 => timer_overflow_q_reg_0,
      O => \use_xtal_div.xtal_q_reg[0]_4\
    );
int_in_progress_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^clk_second_cycle_s\,
      I2 => take_branch_q_i_9(2),
      I3 => \p1_q[7]_i_31\(3),
      I4 => \^q\(0),
      I5 => \^fsm_onehot_mstate_q_reg[4]_7\,
      O => \FSM_onehot_mstate_q_reg[2]_5\
    );
mb_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FFFF00200020"
    )
        port map (
      I0 => \^xtal3\,
      I1 => \^fsm_onehot_mstate_q_reg[4]_3\,
      I2 => \p1_q[7]_i_31\(4),
      I3 => mb_q_reg,
      I4 => \^mnemonic_q_reg[4]_0\,
      I5 => mb_q,
      O => \mnemonic_q_reg[4]\
    );
mb_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => take_branch_q_i_9(2),
      O => \^fsm_onehot_mstate_q_reg[4]_3\
    );
mb_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \p1_q[7]_i_31\(4),
      I1 => take_branch_q_i_9(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \^mnemonic_q_reg[4]_0\
    );
mem_reg_0_63_0_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \^second_cycle_q_reg_7\
    );
\mnemonic_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^xtal3\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^clk_second_cycle_s\,
      O => \FSM_onehot_mstate_q_reg[0]_6\(0)
    );
multi_cycle_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF8080FFFF8080"
    )
        port map (
      I0 => \^xtal3\,
      I1 => \^q\(3),
      I2 => clk_multi_cycle_s,
      I3 => \^q\(2),
      I4 => multi_cycle_q_reg_n_0,
      I5 => \^clk_second_cycle_s\,
      O => multi_cycle_q_i_1_n_0
    );
multi_cycle_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => multi_cycle_q_i_1_n_0,
      Q => multi_cycle_q_reg_n_0
    );
\opc_opcode_q_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(0),
      O => D(0)
    );
\opc_opcode_q_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(1),
      O => D(1)
    );
\opc_opcode_q_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(2),
      O => D(2)
    );
\opc_opcode_q_rep[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(3),
      O => D(3)
    );
\opc_opcode_q_rep[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(4),
      O => D(4)
    );
\opc_opcode_q_rep[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^clk_second_cycle_s\,
      I5 => \^xtal3\,
      O => E(0)
    );
\opc_opcode_q_rep[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^second_cycle_q_reg_2\,
      I1 => \opc_opcode_q_reg_rep[7]\(5),
      O => D(5)
    );
\opc_opcode_q_rep[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => int_pending_s,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \^second_cycle_q_reg_2\
    );
\p1_q[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(0),
      I1 => psen_o,
      I2 => douta(0),
      I3 => pb_out(0),
      I4 => \p1_q[3]_i_3\(0),
      I5 => rd_o,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5\
    );
\p1_q[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^fsm_onehot_mstate_q_reg[2]_4\
    );
\p1_q[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(1),
      I1 => psen_o,
      I2 => douta(1),
      I3 => pb_out(0),
      I4 => \p1_q[3]_i_3\(1),
      I5 => rd_o,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4\
    );
\p1_q[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005515"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(0),
      I2 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I3 => take_branch_q_i_9(0),
      I4 => \p1_q[1]_i_4\,
      I5 => \^fsm_onehot_mstate_q_reg[2]_4\,
      O => second_cycle_q_reg_12
    );
\p1_q[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^clk_second_cycle_s\,
      I4 => \p1_q[1]_i_4\,
      O => \^fsm_onehot_mstate_q_reg[1]_0\
    );
\p1_q[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^clk_second_cycle_s\,
      I3 => \^q\(2),
      O => \FSM_onehot_mstate_q_reg[0]_5\
    );
\p1_q[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0CAFAE0F0C0000"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(3),
      I2 => \^second_cycle_q_reg_6\,
      I3 => int_pending_s,
      I4 => \p1_q[2]_i_10\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_0\,
      O => second_cycle_q_reg_5
    );
\p1_q[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^fsm_onehot_mstate_q_reg[1]_0\,
      I1 => int_pending_s,
      I2 => \p1_q[2]_i_10\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => int_type_q,
      O => \FSM_onehot_int_state_q_reg[1]\
    );
\p1_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(2),
      I1 => psen_o,
      I2 => douta(2),
      I3 => pb_out(0),
      I4 => \p1_q[3]_i_3\(2),
      I5 => rd_o,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\
    );
\p1_q[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(3),
      I1 => psen_o,
      I2 => douta(3),
      I3 => pb_out(0),
      I4 => \p1_q[3]_i_3\(3),
      I5 => rd_o,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3\
    );
\p1_q[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \p1_q[1]_i_4\,
      I1 => \^clk_second_cycle_s\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => second_cycle_q_reg_0
    );
\p1_q[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(4),
      I1 => psen_o,
      I2 => rd_o,
      I3 => douta(4),
      I4 => pb_out(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\
    );
\p1_q[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008AAAAAAA8AAA"
    )
        port map (
      I0 => \p1_q[5]_i_3\,
      I1 => pb_out(0),
      I2 => douta(5),
      I3 => rd_o,
      I4 => psen_o,
      I5 => \p1_q[7]_i_9\(5),
      O => \p2_o_reg[6]\
    );
\p1_q[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA03030FFA03F3F"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^second_cycle_q_reg_8\,
      I2 => \p1_q[6]_i_3_2\,
      I3 => \^fsm_onehot_mstate_q_reg[4]_6\,
      I4 => \p1_q[6]_i_3_1\,
      I5 => \^opc_opcode_q_reg[5]\,
      O => \p1_q[6]_i_11_n_0\
    );
\p1_q[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFBABAFFFFFFFF"
    )
        port map (
      I0 => \^second_cycle_q_reg_10\,
      I1 => \p1_q[6]_i_3_1\,
      I2 => \^fsm_onehot_mstate_q_reg[4]_9\,
      I3 => \^fsm_onehot_mstate_q_reg[4]_6\,
      I4 => \p1_q[6]_i_3_2\,
      I5 => \p2_q_reg[4]\,
      O => \p1_q[6]_i_13_n_0\
    );
\p1_q[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(6),
      I1 => psen_o,
      I2 => rd_o,
      I3 => douta(6),
      I4 => pb_out(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\
    );
\p1_q[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000040"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => take_branch_q_i_9(2),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \^second_cycle_q_reg_4\
    );
\p1_q[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \p1_q[7]_i_31\(0),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \mnemonic_q_reg[0]\
    );
\p1_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFEAFFEAFFEA"
    )
        port map (
      I0 => \p1_q[6]_i_9_n_0\,
      I1 => \p2_q_reg[4]\,
      I2 => \p1_q[6]_i_11_n_0\,
      I3 => \p2_q_reg[4]_0\,
      I4 => \p1_q[6]_i_13_n_0\,
      I5 => \p2_q_reg[4]_1\,
      O => \mnemonic_q_reg[5]\
    );
\p1_q[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \^second_cycle_q_reg_4\,
      I1 => \^fsm_onehot_mstate_q_reg[4]_1\,
      I2 => \p1_q[6]_i_3_0\,
      I3 => \p2_q_reg[4]\,
      O => \p1_q[6]_i_9_n_0\
    );
\p1_q[7]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \p1_q[7]_i_31\(1),
      O => \FSM_onehot_mstate_q_reg[4]_5\
    );
\p1_q[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => take_branch_q_i_9(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^clk_second_cycle_s\,
      O => \p1_q[7]_i_103_n_0\
    );
\p1_q[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020300"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^clk_second_cycle_s\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^fsm_onehot_mstate_q_reg[4]_1\
    );
\p1_q[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^clk_second_cycle_s\,
      O => \FSM_onehot_mstate_q_reg[2]_6\
    );
\p1_q[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \p1_q[7]_i_9\(7),
      I1 => psen_o,
      I2 => rd_o,
      I3 => douta(7),
      I4 => pb_out(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\
    );
\p1_q[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \^second_cycle_q_reg_6\
    );
\p1_q[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1FFFFFFD1FF0000"
    )
        port map (
      I0 => \^second_cycle_q_reg_8\,
      I1 => \p1_q[7]_i_31\(4),
      I2 => \p1_q[7]_i_86_n_0\,
      I3 => \p1_q[7]_i_31\(5),
      I4 => \p1_q[7]_i_31\(2),
      I5 => \p1_q[7]_i_87_n_0\,
      O => \mnemonic_q_reg[4]_3\
    );
\p1_q[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFFFF5F"
    )
        port map (
      I0 => \p1_q[1]_i_12\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^clk_second_cycle_s\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_onehot_mstate_q_reg[0]_4\
    );
\p1_q[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \p1_q[7]_i_31\(4),
      I5 => \p1_q[7]_i_31\(5),
      O => \FSM_onehot_mstate_q_reg[4]_11\
    );
\p1_q[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EE0E0F000E0E"
    )
        port map (
      I0 => \p1_q[7]_i_95_n_0\,
      I1 => \p1_q[7]_i_96_n_0\,
      I2 => \p1_q[7]_i_31\(3),
      I3 => \p1_q[7]_i_31\(5),
      I4 => \p1_q[7]_i_31\(2),
      I5 => \^second_cycle_q_reg_10\,
      O => \mnemonic_q_reg[3]_0\
    );
\p1_q[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \p1_q[7]_i_31\(5),
      I5 => \p1_q[7]_i_31\(4),
      O => \FSM_onehot_mstate_q_reg[2]_0\
    );
\p1_q[7]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \p1_q[7]_i_31\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \mnemonic_q_reg[4]_1\
    );
\p1_q[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFEEEFEEEFEEE"
    )
        port map (
      I0 => \p2_q[3]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I3 => take_branch_q_i_9(1),
      I4 => \p1_q[7]_i_31\(1),
      I5 => \p1_q[7]_i_31\(5),
      O => \FSM_onehot_mstate_q_reg[2]_3\
    );
\p1_q[7]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFCCDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => take_branch_q_i_9(1),
      O => \p1_q[7]_i_86_n_0\
    );
\p1_q[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAFFFACFFACF"
    )
        port map (
      I0 => \p1_q[7]_i_103_n_0\,
      I1 => \p1_q[7]_i_86_n_0\,
      I2 => \p1_q[7]_i_31\(4),
      I3 => \p1_q[7]_i_31\(5),
      I4 => \^fsm_onehot_mstate_q_reg[4]_7\,
      I5 => \p1_q[7]_i_55_0\,
      O => \p1_q[7]_i_87_n_0\
    );
\p1_q[7]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => take_branch_q_i_9(2),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \opc_opcode_q_reg[4]\
    );
\p1_q[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \p1_q[7]_i_31\(1),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^clk_second_cycle_s\,
      O => \p1_q[7]_i_95_n_0\
    );
\p1_q[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \p1_q[7]_i_31\(3),
      I5 => \p1_q[7]_i_31\(1),
      O => \p1_q[7]_i_96_n_0\
    );
\p1_q[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001C00000010"
    )
        port map (
      I0 => \p1_q[7]_i_31\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \p1_q[7]_i_31\(5),
      O => \mnemonic_q_reg[4]_2\
    );
\p1_q[7]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \p1_q[7]_i_31\(3),
      O => \FSM_onehot_mstate_q_reg[4]_2\
    );
\p2_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8AAAAAAAAAA"
    )
        port map (
      I0 => psen_q_reg_0,
      I1 => \^second_cycle_q_reg_1\,
      I2 => \^q\(2),
      I3 => \p2_q[3]_i_2_n_0\,
      I4 => \p2_o[2]_i_3_n_0\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_7\,
      O => \FSM_onehot_mstate_q_reg[2]_1\
    );
\p2_o[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^fsm_onehot_mstate_q_reg[0]_3\,
      I2 => \p2_q[3]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \p2_o[2]_i_2_0\,
      O => \p2_o[2]_i_3_n_0\
    );
\p2_o[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \^fsm_onehot_mstate_q_reg[4]_7\
    );
\p2_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \p2_q_reg[3]\(0),
      I1 => \^q\(2),
      I2 => \^clk_second_cycle_s\,
      I3 => \p2_q[3]_i_2_n_0\,
      I4 => \^xtal3\,
      I5 => \p2_q_reg[3]_0\,
      O => \FSM_onehot_mstate_q_reg[2]_2\(0)
    );
\p2_q[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \p2_q[3]_i_2_n_0\
    );
\pmem_addr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFF00D000D0"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \pmem_addr_q_reg[10]\,
      I2 => \^xtal3\,
      I3 => \^fsm_onehot_mstate_q_reg[0]_0\,
      I4 => \pmem_addr_q_reg[10]_0\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_9\,
      O => second_cycle_q_reg_9(0)
    );
\pmem_addr_q[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^clk_second_cycle_s\,
      O => \^fsm_onehot_mstate_q_reg[4]_9\
    );
\prescaler_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \use_xtal_div.xtal_q_reg[0]_1\(0)
    );
\program_counter_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \program_counter_q_reg[10]\,
      I3 => \program_counter_q_reg[10]_0\,
      O => p_0_in(0)
    );
\program_counter_q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \pmem_addr_q_reg[10]\,
      O => \^second_cycle_q_reg_1\
    );
\program_counter_q[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_0\
    );
psen_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF00400040"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \^q\(1),
      I3 => psen_q_reg_0,
      I4 => \FSM_onehot_mstate_q_reg_n_0_[3]\,
      I5 => psen_o,
      O => psen_q_i_1_n_0
    );
psen_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => psen_q_i_1_n_0,
      Q => psen_o
    );
\psw_q[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => take_branch_q_i_9(3),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \opc_opcode_q_reg[5]_0\
    );
rd_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5F03A00000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^clk_second_cycle_s\,
      I2 => \^xtal_q\(1),
      I3 => \^xtal_q\(0),
      I4 => rd_q_reg_0,
      I5 => rd_o,
      O => rd_q_i_1_n_0
    );
rd_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => rd_q_i_1_n_0,
      Q => rd_o
    );
second_cycle_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      I2 => \^q\(2),
      I3 => multi_cycle_q_reg_n_0,
      I4 => \^clk_second_cycle_s\,
      O => second_cycle_q_i_1_n_0
    );
second_cycle_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => second_cycle_q_i_1_n_0,
      Q => \^clk_second_cycle_s\
    );
\sp_q[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \p1_q[7]_i_31\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \mnemonic_q_reg[5]_0\
    );
t1_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => sfx_port(0),
      I1 => \^fsm_onehot_mstate_q_reg[4]_4\,
      I2 => \^xtal_q\(0),
      I3 => \^xtal_q\(1),
      I4 => t1_q_reg,
      O => \sfx_port_reg[4]\
    );
take_branch_q_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => take_branch_q_i_9(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^clk_second_cycle_s\,
      O => \opc_opcode_q_reg[7]\
    );
take_branch_q_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^clk_second_cycle_s\,
      I5 => \p1_q[7]_i_31\(2),
      O => \FSM_onehot_mstate_q_reg[0]_2\
    );
\temp_req_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA222A222A222"
    )
        port map (
      I0 => \^xtal3\,
      I1 => \temp_req_q_reg[7]\,
      I2 => \^fsm_onehot_mstate_q_reg[4]_4\,
      I3 => \temp_req_q_reg[7]_0\,
      I4 => \temp_req_q_reg[7]_1\,
      I5 => \temp_req_q[7]_i_7_n_0\,
      O => \use_xtal_div.xtal_q_reg[1]_0\(0)
    );
\temp_req_q[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => \^fsm_onehot_mstate_q_reg[0]_1\
    );
\temp_req_q[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \^fsm_onehot_mstate_q_reg[4]_4\
    );
\temp_req_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0210FFFF02100000"
    )
        port map (
      I0 => \temp_req_q_reg[7]_2\,
      I1 => \^fsm_onehot_mstate_q_reg[0]_1\,
      I2 => \^q\(2),
      I3 => \^clk_second_cycle_s\,
      I4 => \temp_req_q_reg[7]_3\,
      I5 => \^fsm_onehot_mstate_q_reg[4]_4\,
      O => \temp_req_q[7]_i_7_n_0\
    );
timer_flag_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^clk_second_cycle_s\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^second_cycle_q_reg_8\
    );
timer_int_enable_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => take_branch_q_i_9(2),
      O => \^fsm_onehot_mstate_q_reg[4]_10\
    );
timer_int_enable_q_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \^fsm_onehot_mstate_q_reg[0]_0\
    );
\use_xtal_div.xtal_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      O => \use_xtal_div.xtal_q[0]_i_1_n_0\
    );
\use_xtal_div.xtal_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xtal_q\(0),
      I1 => \^xtal_q\(1),
      O => \use_xtal_div.xtal_q[1]_i_1_n_0\
    );
\use_xtal_div.xtal_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \use_xtal_div.xtal_q[0]_i_1_n_0\,
      Q => \^xtal_q\(0)
    );
\use_xtal_div.xtal_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \use_xtal_div.xtal_q[1]_i_1_n_0\,
      Q => \^xtal_q\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_cond_branch is
  port (
    cnd_take_branch_s : out STD_LOGIC;
    take_branch_q_reg_0 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_cond_branch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_cond_branch is
begin
take_branch_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => take_branch_q_reg_0,
      Q => cnd_take_branch_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_db_bus is
  port (
    \bus_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]\ : in STD_LOGIC;
    \addr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_db_bus;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_db_bus is
  signal \bus_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_q_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \addr[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \addr[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \addr[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \addr[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \addr[7]_i_1\ : label is "soft_lutpair259";
begin
\addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[0]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(0),
      O => \bus_q_reg[7]_0\(0)
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[1]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(1),
      O => \bus_q_reg[7]_0\(1)
    );
\addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[2]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(2),
      O => \bus_q_reg[7]_0\(2)
    );
\addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[3]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(3),
      O => \bus_q_reg[7]_0\(3)
    );
\addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[4]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(4),
      O => \bus_q_reg[7]_0\(4)
    );
\addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[5]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(5),
      O => \bus_q_reg[7]_0\(5)
    );
\addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[6]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(6),
      O => \bus_q_reg[7]_0\(6)
    );
\addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \bus_q_reg_n_0_[7]\,
      I1 => \addr_reg[0]\,
      I2 => \addr_reg[7]\(7),
      O => \bus_q_reg[7]_0\(7)
    );
\bus_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(0),
      Q => \bus_q_reg_n_0_[0]\
    );
\bus_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(1),
      Q => \bus_q_reg_n_0_[1]\
    );
\bus_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(2),
      Q => \bus_q_reg_n_0_[2]\
    );
\bus_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(3),
      Q => \bus_q_reg_n_0_[3]\
    );
\bus_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(4),
      Q => \bus_q_reg_n_0_[4]\
    );
\bus_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(5),
      Q => \bus_q_reg_n_0_[5]\
    );
\bus_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(6),
      Q => \bus_q_reg_n_0_[6]\
    );
\bus_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \bus_q_reg[7]_1\(7),
      Q => \bus_q_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_dmem_ctrl is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_dmem_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_dmem_ctrl is
begin
\dmem_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(0),
      Q => Q(0)
    );
\dmem_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(1),
      Q => Q(1)
    );
\dmem_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(2),
      Q => Q(2)
    );
\dmem_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(3),
      Q => Q(3)
    );
\dmem_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(4),
      Q => Q(4)
    );
\dmem_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => D(5),
      Q => Q(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_int is
  port (
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg_0 : out STD_LOGIC;
    timer_overflow_q_reg_0 : out STD_LOGIC;
    int_enable_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[2]\ : out STD_LOGIC;
    \outreg_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]_0\ : out STD_LOGIC;
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \outreg_reg[5]\ : out STD_LOGIC;
    \outreg_reg[0]\ : out STD_LOGIC;
    take_branch_q_reg : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]\ : out STD_LOGIC;
    \outreg_reg[3]\ : out STD_LOGIC;
    \program_counter_q_reg[9]\ : out STD_LOGIC;
    \program_counter_q_reg[8]\ : out STD_LOGIC;
    \psw_q_reg[3]\ : out STD_LOGIC;
    \outreg_reg[7]\ : out STD_LOGIC;
    \psw_q_reg[2]\ : out STD_LOGIC;
    \outreg_reg[6]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \psw_q_reg[0]\ : out STD_LOGIC;
    \outreg_reg[4]\ : out STD_LOGIC;
    \sp_q_reg[2]\ : out STD_LOGIC;
    \sp_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    \accumulator_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmem_addr_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \program_counter_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \use_xtal_div.xtal_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    branch_taken_q_reg : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]_1\ : out STD_LOGIC;
    int_type_q_reg_0 : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    \mnemonic_q_reg[1]\ : out STD_LOGIC;
    \mnemonic_q_reg[3]\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_1\ : out STD_LOGIC;
    \opc_opcode_q_reg[0]_2\ : out STD_LOGIC;
    ale : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    timer_flag_q_reg_0 : in STD_LOGIC;
    timer_int_enable_q_reg_1 : in STD_LOGIC;
    timer_overflow_q_reg_1 : in STD_LOGIC;
    int_enable_q_reg_1 : in STD_LOGIC;
    \temp_req_q_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[1]_i_4_0\ : in STD_LOGIC;
    \p2_q_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p2_q_reg[2]_0\ : in STD_LOGIC;
    \p1_q[2]_i_4_0\ : in STD_LOGIC;
    int_enable_q_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dmem_addr_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dmem_addr_q_reg[3]\ : in STD_LOGIC;
    \dmem_addr_q_reg[3]_0\ : in STD_LOGIC;
    \outreg_reg[7]_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[4]\ : in STD_LOGIC;
    \dmem_addr_q_reg[4]_0\ : in STD_LOGIC;
    take_branch_q_reg_0 : in STD_LOGIC;
    take_branch_q_reg_1 : in STD_LOGIC;
    take_branch_q_reg_2 : in STD_LOGIC;
    take_branch_q : in STD_LOGIC;
    cnd_take_branch_s : in STD_LOGIC;
    \program_counter_q_reg[7]_0\ : in STD_LOGIC;
    xtal_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    program_counter_q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \program_counter_q_reg[9]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \program_counter_q_reg[8]_0\ : in STD_LOGIC;
    \psw_q_reg[3]_0\ : in STD_LOGIC;
    xtal3 : in STD_LOGIC;
    \psw_q_reg[3]_1\ : in STD_LOGIC;
    \psw_q_reg[3]_2\ : in STD_LOGIC;
    psw_carry_s : in STD_LOGIC;
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    \psw_q_reg[2]_1\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    \psw_q_reg[1]_0\ : in STD_LOGIC;
    psw_f0_s : in STD_LOGIC;
    \psw_q_reg[0]_0\ : in STD_LOGIC;
    psw_bs_s : in STD_LOGIC;
    sp_q : in STD_LOGIC;
    \sp_q_reg[2]_0\ : in STD_LOGIC;
    \sp_q_reg[1]\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \sp_q_reg[1]_0\ : in STD_LOGIC;
    \sp_q_reg[1]_1\ : in STD_LOGIC;
    \sp_q_reg[0]_2\ : in STD_LOGIC;
    clk_second_cycle_s : in STD_LOGIC;
    int_q_reg_0 : in STD_LOGIC;
    \FSM_onehot_int_state_q[2]_i_2_0\ : in STD_LOGIC;
    \accu_shadow_q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_shadow_q_reg[2]\ : in STD_LOGIC;
    \opc_opcode_q_reg[4]\ : in STD_LOGIC;
    \dmem_addr_q_reg[3]_1\ : in STD_LOGIC;
    \dmem_addr_q_reg[2]\ : in STD_LOGIC;
    \dmem_addr_q_reg[2]_0\ : in STD_LOGIC;
    \pmem_addr_q_reg[2]\ : in STD_LOGIC;
    \p2_q_reg[2]_1\ : in STD_LOGIC;
    \p2_q_reg[2]_2\ : in STD_LOGIC;
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_req_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[7]\ : in STD_LOGIC;
    \temp_req_q_reg[6]\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \counter_q_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_q_reg[6]_1\ : in STD_LOGIC;
    \p2_q_reg[6]\ : in STD_LOGIC;
    \p2_q_reg[4]\ : in STD_LOGIC;
    \counter_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[5]_0\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \p2_q_reg[4]_0\ : in STD_LOGIC;
    \p2_q_reg[1]\ : in STD_LOGIC;
    \program_counter_q_reg[7]_1\ : in STD_LOGIC;
    \p2_q_reg[0]\ : in STD_LOGIC;
    \p2_q_reg[1]_0\ : in STD_LOGIC;
    \p2_q_reg[0]_0\ : in STD_LOGIC;
    \p2_q_reg[0]_1\ : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    \p2_q_reg[3]_1\ : in STD_LOGIC;
    \p2_q_reg[3]_2\ : in STD_LOGIC;
    \p2_q_reg[3]_3\ : in STD_LOGIC;
    \p2_q_reg[2]_3\ : in STD_LOGIC;
    \p2_q_reg[2]_4\ : in STD_LOGIC;
    \p1_q[7]_i_7_0\ : in STD_LOGIC;
    timer_overflow_q_reg_2 : in STD_LOGIC;
    \p1_q[7]_i_7_1\ : in STD_LOGIC;
    \program_counter_q_reg[7]_2\ : in STD_LOGIC;
    \program_counter_q_reg[7]_3\ : in STD_LOGIC;
    \program_counter_q_reg[7]_4\ : in STD_LOGIC;
    \program_counter_q_reg[7]_5\ : in STD_LOGIC;
    \p2_q_reg[0]_2\ : in STD_LOGIC;
    \p2_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p2_q_reg[0]_3\ : in STD_LOGIC;
    \p2_q_reg[0]_4\ : in STD_LOGIC;
    \p2_q_reg[3]_5\ : in STD_LOGIC;
    \p2_q_reg[3]_6\ : in STD_LOGIC;
    \p2_q_reg[3]_7\ : in STD_LOGIC;
    \p2_q_reg[4]_1\ : in STD_LOGIC;
    \p2_q_reg[7]_0\ : in STD_LOGIC;
    dac_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p2_q_reg[4]_2\ : in STD_LOGIC;
    \p2_q_reg[4]_3\ : in STD_LOGIC;
    \p2_q_reg[6]_0\ : in STD_LOGIC;
    \p2_q_reg[6]_1\ : in STD_LOGIC;
    \p2_q_reg[6]_2\ : in STD_LOGIC;
    \p2_q_reg[7]_1\ : in STD_LOGIC;
    \p2_q_reg[7]_2\ : in STD_LOGIC;
    \p2_q_reg[7]_3\ : in STD_LOGIC;
    \p2_q_reg[2]_5\ : in STD_LOGIC;
    \p2_q_reg[2]_6\ : in STD_LOGIC;
    \p2_q_reg[1]_1\ : in STD_LOGIC;
    \p2_q_reg[1]_2\ : in STD_LOGIC;
    \p2_q_reg[1]_3\ : in STD_LOGIC;
    \p2_q_reg[3]_8\ : in STD_LOGIC;
    \p2_q_reg[3]_9\ : in STD_LOGIC;
    \p2_q_reg[3]_10\ : in STD_LOGIC;
    \p2_q_reg[1]_4\ : in STD_LOGIC;
    \p1_q[5]_i_10\ : in STD_LOGIC;
    \p1_q[5]_i_10_0\ : in STD_LOGIC;
    \p1_q[5]_i_10_1\ : in STD_LOGIC;
    timer_overflow_q_reg_3 : in STD_LOGIC;
    mb_q : in STD_LOGIC;
    take_branch_q_reg_3 : in STD_LOGIC;
    int_in_progress_q_reg_0 : in STD_LOGIC;
    int_q_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_int;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_int is
  signal \FSM_onehot_int_state_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_int_state_q_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_int_state_q_reg[1]_1\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_int_state_q_reg_n_0_[2]\ : STD_LOGIC;
  signal ale_q : STD_LOGIC;
  signal \^branch_taken_q_reg\ : STD_LOGIC;
  signal \^cnd_tf_s\ : STD_LOGIC;
  signal \^dmem_addr_q_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^int_enable_q_reg_0\ : STD_LOGIC;
  signal int_in_progress_q : STD_LOGIC;
  signal int_in_progress_q_i_1_n_0 : STD_LOGIC;
  signal int_in_progress_q_i_2_n_0 : STD_LOGIC;
  signal int_in_progress_q_reg_n_0 : STD_LOGIC;
  signal int_q_i_1_n_0 : STD_LOGIC;
  signal int_q_reg_n_0 : STD_LOGIC;
  signal int_state_q : STD_LOGIC;
  signal \^int_type_q\ : STD_LOGIC;
  signal int_type_q_i_1_n_0 : STD_LOGIC;
  signal \^outreg_reg[0]\ : STD_LOGIC;
  signal \^outreg_reg[1]\ : STD_LOGIC;
  signal \^outreg_reg[2]\ : STD_LOGIC;
  signal \^outreg_reg[3]\ : STD_LOGIC;
  signal \^outreg_reg[4]\ : STD_LOGIC;
  signal \^outreg_reg[5]\ : STD_LOGIC;
  signal \^outreg_reg[6]\ : STD_LOGIC;
  signal \^outreg_reg[7]\ : STD_LOGIC;
  signal \p1_q[0]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_20_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_2_n_0\ : STD_LOGIC;
  signal take_branch_q_i_5_n_0 : STD_LOGIC;
  signal \^timer_int_enable_q_reg_0\ : STD_LOGIC;
  signal \^timer_overflow_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \FSM_onehot_int_state_q[2]_i_4\ : label is "soft_lutpair185";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[0]\ : label is "idle:001,pending:010,int:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[1]\ : label is "idle:001,pending:010,int:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_int_state_q_reg[2]\ : label is "idle:001,pending:010,int:100,";
  attribute SOFT_HLUTNM of \accu_shadow_q[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \accu_shadow_q[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \accu_shadow_q[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \accu_shadow_q[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \accu_shadow_q[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \accu_shadow_q[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \accu_shadow_q[6]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \accu_shadow_q[7]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter_q[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dmem_addr_q[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \opc_opcode_q_rep[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \pmem_addr_q[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pmem_addr_q[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \pmem_addr_q[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \pmem_addr_q[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \pmem_addr_q[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pmem_addr_q[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pmem_addr_q[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \program_counter_q[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \temp_req_q[0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \temp_req_q[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \temp_req_q[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \temp_req_q[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \temp_req_q[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of timer_overflow_q_i_2 : label is "soft_lutpair185";
begin
  \FSM_onehot_int_state_q_reg[1]_0\ <= \^fsm_onehot_int_state_q_reg[1]_0\;
  \FSM_onehot_int_state_q_reg[1]_1\ <= \^fsm_onehot_int_state_q_reg[1]_1\;
  branch_taken_q_reg <= \^branch_taken_q_reg\;
  cnd_tf_s <= \^cnd_tf_s\;
  \dmem_addr_q_reg[5]\(5 downto 0) <= \^dmem_addr_q_reg[5]\(5 downto 0);
  int_enable_q_reg_0 <= \^int_enable_q_reg_0\;
  int_type_q <= \^int_type_q\;
  \outreg_reg[0]\ <= \^outreg_reg[0]\;
  \outreg_reg[1]\ <= \^outreg_reg[1]\;
  \outreg_reg[2]\ <= \^outreg_reg[2]\;
  \outreg_reg[3]\ <= \^outreg_reg[3]\;
  \outreg_reg[4]\ <= \^outreg_reg[4]\;
  \outreg_reg[5]\ <= \^outreg_reg[5]\;
  \outreg_reg[6]\ <= \^outreg_reg[6]\;
  \outreg_reg[7]\ <= \^outreg_reg[7]\;
  timer_int_enable_q_reg_0 <= \^timer_int_enable_q_reg_0\;
  timer_overflow_q_reg_0 <= \^timer_overflow_q_reg_0\;
\FSM_onehot_int_state_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      I1 => int_state_q,
      I2 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      O => \FSM_onehot_int_state_q[0]_i_1_n_0\
    );
\FSM_onehot_int_state_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      I1 => int_state_q,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \FSM_onehot_int_state_q[1]_i_1_n_0\
    );
\FSM_onehot_int_state_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I1 => int_state_q,
      I2 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      O => \FSM_onehot_int_state_q[2]_i_1_n_0\
    );
\FSM_onehot_int_state_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => xtal_q(0),
      I1 => xtal_q(1),
      I2 => \FSM_onehot_int_state_q[2]_i_3_n_0\,
      I3 => \FSM_onehot_int_state_q_reg_n_0_[2]\,
      I4 => int_in_progress_q_i_2_n_0,
      O => int_state_q
    );
\FSM_onehot_int_state_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_int_state_q[2]_i_4_n_0\,
      I1 => clk_second_cycle_s,
      I2 => int_q_reg_0,
      I3 => int_in_progress_q_reg_n_0,
      I4 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      I5 => \FSM_onehot_int_state_q[2]_i_2_0\,
      O => \FSM_onehot_int_state_q[2]_i_3_n_0\
    );
\FSM_onehot_int_state_q[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => timer_overflow_q_reg_3,
      I1 => timer_overflow_q_reg_2,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \FSM_onehot_int_state_q[2]_i_4_n_0\
    );
\FSM_onehot_int_state_q_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => soundclk,
      CE => '1',
      D => \FSM_onehot_int_state_q[0]_i_1_n_0\,
      PRE => SR(0),
      Q => \FSM_onehot_int_state_q_reg_n_0_[0]\
    );
\FSM_onehot_int_state_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \FSM_onehot_int_state_q[1]_i_1_n_0\,
      Q => \^fsm_onehot_int_state_q_reg[1]_0\
    );
\FSM_onehot_int_state_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \FSM_onehot_int_state_q[2]_i_1_n_0\,
      Q => \FSM_onehot_int_state_q_reg_n_0_[2]\
    );
\accu_shadow_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(0),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[0]\,
      O => \accumulator_q_reg[7]\(0)
    );
\accu_shadow_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(1),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[1]\,
      O => \accumulator_q_reg[7]\(1)
    );
\accu_shadow_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(2),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[2]\,
      O => \accumulator_q_reg[7]\(2)
    );
\accu_shadow_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(3),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[3]\,
      O => \accumulator_q_reg[7]\(3)
    );
\accu_shadow_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(4),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[4]\,
      O => \accumulator_q_reg[7]\(4)
    );
\accu_shadow_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(5),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[5]\,
      O => \accumulator_q_reg[7]\(5)
    );
\accu_shadow_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(6),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[6]\,
      O => \accumulator_q_reg[7]\(6)
    );
\accu_shadow_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \accu_shadow_q_reg[7]\(7),
      I1 => \accu_shadow_q_reg[2]\,
      I2 => \^outreg_reg[7]\,
      O => \accumulator_q_reg[7]\(7)
    );
ale_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => ale,
      Q => ale_q
    );
\counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[6]_0\(0),
      O => \counter_q_reg[6]\(0)
    );
\counter_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[6]_0\(0),
      I3 => \counter_q_reg[6]_0\(1),
      O => \counter_q_reg[6]\(1)
    );
\counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^outreg_reg[4]\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[6]_0\(2),
      I3 => \counter_q_reg[4]\,
      O => \counter_q_reg[6]\(2)
    );
\counter_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[5]\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[6]_0\(3),
      I3 => \counter_q_reg[5]\,
      O => \counter_q_reg[6]\(3)
    );
\counter_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^outreg_reg[6]\,
      I1 => \counter_q_reg[0]\,
      I2 => \counter_q_reg[6]_0\(4),
      I3 => \counter_q_reg[6]_1\,
      O => \counter_q_reg[6]\(4)
    );
\dmem_addr_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dmem_addr_q_reg[4]\,
      I1 => \dmem_addr_q_reg[4]_0\,
      I2 => \^outreg_reg[0]\,
      O => \^dmem_addr_q_reg[5]\(0)
    );
\dmem_addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \dmem_addr_q_reg[4]_0\,
      I1 => \^outreg_reg[1]\,
      I2 => \dmem_addr_q_reg[5]_0\(1),
      I3 => \dmem_addr_q_reg[2]_0\,
      I4 => \^outreg_reg[0]\,
      I5 => \dmem_addr_q_reg[2]\,
      O => \^dmem_addr_q_reg[5]\(1)
    );
\dmem_addr_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \dmem_addr_q_reg[2]\,
      I1 => \^outreg_reg[1]\,
      I2 => \dmem_addr_q_reg[5]_0\(2),
      I3 => \dmem_addr_q_reg[2]_0\,
      I4 => \^outreg_reg[2]\,
      I5 => \dmem_addr_q_reg[4]_0\,
      O => \^dmem_addr_q_reg[5]\(2)
    );
\dmem_addr_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF50C0"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \^outreg_reg[3]\,
      I2 => \dmem_addr_q_reg[3]_0\,
      I3 => \dmem_addr_q_reg[3]\,
      I4 => \dmem_addr_q_reg[3]_1\,
      O => \^dmem_addr_q_reg[5]\(3)
    );
\dmem_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_0\(4),
      I1 => psw_bs_s,
      I2 => \dmem_addr_q_reg[4]\,
      I3 => \^outreg_reg[2]\,
      I4 => \dmem_addr_q_reg[4]_0\,
      I5 => \^outreg_reg[4]\,
      O => \^dmem_addr_q_reg[5]\(4)
    );
\dmem_addr_q[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_0\(5),
      I1 => \dmem_addr_q_reg[3]\,
      I2 => \dmem_addr_q_reg[3]_0\,
      I3 => \^outreg_reg[5]\,
      O => \^dmem_addr_q_reg[5]\(5)
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6540058005CF71C"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \opc_opcode_q_reg[0]\
    );
\g1_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540010005C0058"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \opc_opcode_q_reg[0]_0\
    );
\g2_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F0018F75FF75B"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \opc_opcode_q_reg[0]_1\
    );
\g3_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054FF58001C0050"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \opc_opcode_q_reg[0]_2\
    );
int_enable_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => int_enable_q_reg_2(1),
      I1 => int_enable_q_reg_2(4),
      I2 => int_enable_q_reg_2(3),
      I3 => int_enable_q_reg_2(2),
      I4 => int_enable_q_reg_2(0),
      I5 => int_enable_q_reg_2(5),
      O => \mnemonic_q_reg[1]_0\
    );
int_enable_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => int_enable_q_reg_1,
      Q => \^int_enable_q_reg_0\
    );
int_in_progress_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777722202020"
    )
        port map (
      I0 => xtal3,
      I1 => int_in_progress_q_i_2_n_0,
      I2 => \^timer_overflow_q_reg_0\,
      I3 => \^int_enable_q_reg_0\,
      I4 => int_q_reg_n_0,
      I5 => int_in_progress_q_reg_n_0,
      O => int_in_progress_q_i_1_n_0
    );
int_in_progress_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => int_in_progress_q_reg_0,
      I1 => int_enable_q_reg_2(1),
      I2 => int_enable_q_reg_2(2),
      I3 => int_enable_q_reg_2(0),
      I4 => int_enable_q_reg_2(5),
      I5 => int_enable_q_reg_2(4),
      O => int_in_progress_q_i_2_n_0
    );
int_in_progress_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => int_in_progress_q_i_1_n_0,
      Q => int_in_progress_q_reg_n_0
    );
int_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDF10001010"
    )
        port map (
      I0 => int_q_reg_1,
      I1 => ale,
      I2 => ale_q,
      I3 => clk_second_cycle_s,
      I4 => int_q_reg_0,
      I5 => int_q_reg_n_0,
      O => int_q_i_1_n_0
    );
int_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => int_q_i_1_n_0,
      Q => int_q_reg_n_0
    );
int_type_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008000"
    )
        port map (
      I0 => int_q_reg_n_0,
      I1 => \^int_enable_q_reg_0\,
      I2 => int_in_progress_q,
      I3 => xtal3,
      I4 => int_in_progress_q_reg_n_0,
      I5 => \^int_type_q\,
      O => int_type_q_i_1_n_0
    );
int_type_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => int_q_reg_n_0,
      I1 => \^int_enable_q_reg_0\,
      I2 => \^timer_overflow_q_reg_0\,
      I3 => int_in_progress_q_i_2_n_0,
      O => int_in_progress_q
    );
int_type_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => int_type_q_i_1_n_0,
      Q => \^int_type_q\
    );
\mem_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dmem_addr_q_reg[4]\,
      I1 => \dmem_addr_q_reg[4]_0\,
      I2 => \^outreg_reg[0]\,
      I3 => \outreg_reg[7]_0\,
      I4 => \dmem_addr_q_reg[5]_0\(0),
      O => dmem_addr(0)
    );
\mem_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(1),
      I1 => \outreg_reg[7]_0\,
      I2 => \dmem_addr_q_reg[5]_0\(1),
      O => dmem_addr(1)
    );
\mem_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(2),
      I1 => \outreg_reg[7]_0\,
      I2 => \dmem_addr_q_reg[5]_0\(2),
      O => dmem_addr(2)
    );
\mem_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(3),
      I1 => \outreg_reg[7]_0\,
      I2 => \dmem_addr_q_reg[5]_0\(3),
      O => dmem_addr(3)
    );
\mem_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dmem_addr_q_reg[5]\(4),
      I1 => \outreg_reg[7]_0\,
      I2 => \dmem_addr_q_reg[5]_0\(4),
      O => dmem_addr(4)
    );
\mem_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808AAAA"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_0\(5),
      I1 => \dmem_addr_q_reg[3]\,
      I2 => \dmem_addr_q_reg[3]_0\,
      I3 => \^outreg_reg[5]\,
      I4 => \outreg_reg[7]_0\,
      O => dmem_addr(5)
    );
\opc_opcode_q_rep[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \opc_opcode_q_reg[4]\,
      O => \outreg_reg[4]_0\(0)
    );
\opc_opcode_q_rep[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^outreg_reg[4]\,
      I1 => \opc_opcode_q_reg[4]\,
      O => \outreg_reg[4]_0\(1)
    );
\p1_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \p2_q_reg[0]\,
      I1 => \p2_q_reg[2]_2\,
      I2 => outreg(0),
      I3 => \p1_q[0]_i_3_n_0\,
      I4 => \p1_q[0]_i_4_n_0\,
      O => \^outreg_reg[0]\
    );
\p1_q[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F503555555FF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I3 => \p2_q_reg[2]\(0),
      I4 => \p2_q_reg[2]\(2),
      I5 => \p1_q[1]_i_4_0\,
      O => \p1_q[0]_i_10_n_0\
    );
\p1_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_2\,
      I1 => \p2_q_reg[3]_4\(0),
      I2 => \p2_q_reg[0]_3\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[0]_4\,
      O => \p1_q[0]_i_3_n_0\
    );
\p1_q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EEE0F0F"
    )
        port map (
      I0 => \p1_q[0]_i_10_n_0\,
      I1 => \p2_q_reg[1]_0\,
      I2 => \p2_q_reg[0]_0\,
      I3 => \p2_q_reg[0]_1\,
      I4 => \p2_q_reg[2]_0\,
      I5 => \p1_q[7]_i_7_n_0\,
      O => \p1_q[0]_i_4_n_0\
    );
\p1_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A80000"
    )
        port map (
      I0 => \p2_q_reg[1]\,
      I1 => \p2_q_reg[2]_2\,
      I2 => outreg(1),
      I3 => \p1_q[1]_i_3_n_0\,
      I4 => \p1_q[7]_i_7_n_0\,
      I5 => \p1_q[1]_i_4_n_0\,
      O => \^outreg_reg[1]\
    );
\p1_q[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AC000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \p1_q[1]_i_4_0\,
      I2 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I3 => \p2_q_reg[2]\(2),
      I4 => \p2_q_reg[2]\(0),
      I5 => \p2_q_reg[2]_0\,
      O => \p1_q[1]_i_10_n_0\
    );
\p1_q[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_2\,
      I1 => \p2_q_reg[3]_4\(1),
      I2 => \p2_q_reg[1]_1\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[1]_2\,
      O => \p1_q[1]_i_3_n_0\
    );
\p1_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8B8B8FFB8B8B8"
    )
        port map (
      I0 => \p2_q_reg[1]_4\,
      I1 => \p2_q_reg[1]_0\,
      I2 => \p1_q[1]_i_10_n_0\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => \p2_q_reg[1]_3\,
      O => \p1_q[1]_i_4_n_0\
    );
\p1_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A80000"
    )
        port map (
      I0 => \p2_q_reg[2]_1\,
      I1 => \p2_q_reg[2]_2\,
      I2 => outreg(2),
      I3 => \p1_q[2]_i_3_n_0\,
      I4 => \p1_q[7]_i_7_n_0\,
      I5 => \p1_q[2]_i_4_n_0\,
      O => \^outreg_reg[2]\
    );
\p1_q[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
        port map (
      I0 => \p1_q[2]_i_4_0\,
      I1 => int_enable_q_reg_2(1),
      I2 => int_enable_q_reg_2(0),
      I3 => int_enable_q_reg_2(3),
      I4 => int_enable_q_reg_2(5),
      I5 => \^fsm_onehot_int_state_q_reg[1]_0\,
      O => \p1_q[2]_i_12_n_0\
    );
\p1_q[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_2\,
      I1 => \p2_q_reg[3]_4\(2),
      I2 => \p2_q_reg[2]_5\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I4 => \p2_q_reg[2]_6\,
      O => \p1_q[2]_i_3_n_0\
    );
\p1_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88888888888"
    )
        port map (
      I0 => \p2_q_reg[2]_3\,
      I1 => \p2_q_reg[2]_4\,
      I2 => \p2_q_reg[2]\(2),
      I3 => \p2_q_reg[2]_0\,
      I4 => \p1_q[2]_i_12_n_0\,
      I5 => Q(7),
      O => \p1_q[2]_i_4_n_0\
    );
\p1_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A8000000A8"
    )
        port map (
      I0 => \p2_q_reg[3]\,
      I1 => \p2_q_reg[2]_2\,
      I2 => outreg(3),
      I3 => \p1_q[3]_i_3_n_0\,
      I4 => \p1_q[3]_i_4_n_0\,
      I5 => \p1_q[7]_i_7_n_0\,
      O => \^outreg_reg[3]\
    );
\p1_q[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F8FFF8F"
    )
        port map (
      I0 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I1 => \p1_q[1]_i_4_0\,
      I2 => mb_q,
      I3 => int_in_progress_q_reg_n_0,
      I4 => \FSM_onehot_int_state_q_reg_n_0_[0]\,
      I5 => \p2_q_reg[1]_0\,
      O => \p1_q[3]_i_12_n_0\
    );
\p1_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1FFF1FFFFFFF1"
    )
        port map (
      I0 => \p2_q_reg[0]_2\,
      I1 => \p2_q_reg[3]_4\(3),
      I2 => \p2_q_reg[3]_5\,
      I3 => \p2_q_reg[3]_6\,
      I4 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I5 => \p2_q_reg[3]_7\,
      O => \p1_q[3]_i_3_n_0\
    );
\p1_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB0BBBBBBB0BBB"
    )
        port map (
      I0 => \p1_q[3]_i_12_n_0\,
      I1 => \p2_q_reg[1]_3\,
      I2 => \p2_q_reg[3]_8\,
      I3 => \p2_q_reg[1]_0\,
      I4 => \p2_q_reg[3]_9\,
      I5 => \p2_q_reg[3]_10\,
      O => \p1_q[3]_i_4_n_0\
    );
\p1_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E0E000"
    )
        port map (
      I0 => \p2_q_reg[4]_0\,
      I1 => \p2_q_reg[4]\,
      I2 => \p1_q[7]_i_7_n_0\,
      I3 => \p2_q_reg[2]_2\,
      I4 => outreg(4),
      I5 => \p1_q[4]_i_3_n_0\,
      O => \^outreg_reg[4]\
    );
\p1_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFFFFFAB"
    )
        port map (
      I0 => \p2_q_reg[4]_1\,
      I1 => \p2_q_reg[7]_0\,
      I2 => dac_out(0),
      I3 => \p2_q_reg[4]_2\,
      I4 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I5 => \p2_q_reg[4]_3\,
      O => \p1_q[4]_i_3_n_0\
    );
\p1_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E0E000"
    )
        port map (
      I0 => \p2_q_reg[5]\,
      I1 => \p2_q_reg[4]\,
      I2 => \p1_q[7]_i_7_n_0\,
      I3 => \p2_q_reg[2]_2\,
      I4 => outreg(5),
      I5 => \p2_q_reg[5]_0\,
      O => \^outreg_reg[5]\
    );
\p1_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0E0E000"
    )
        port map (
      I0 => \p2_q_reg[6]\,
      I1 => \p2_q_reg[4]\,
      I2 => \p1_q[7]_i_7_n_0\,
      I3 => \p2_q_reg[2]_2\,
      I4 => outreg(6),
      I5 => \p1_q[6]_i_4_n_0\,
      O => \^outreg_reg[6]\
    );
\p1_q[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFFFFFAB"
    )
        port map (
      I0 => \p2_q_reg[6]_0\,
      I1 => \p2_q_reg[7]_0\,
      I2 => dac_out(1),
      I3 => \p2_q_reg[6]_1\,
      I4 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I5 => \p2_q_reg[6]_2\,
      O => \p1_q[6]_i_4_n_0\
    );
\p1_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => \p2_q_reg[7]\,
      I1 => \p1_q[7]_i_7_n_0\,
      I2 => \p2_q_reg[2]_2\,
      I3 => outreg(7),
      I4 => \p1_q[7]_i_9_n_0\,
      O => \^outreg_reg[7]\
    );
\p1_q[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F040404040"
    )
        port map (
      I0 => \p1_q[7]_i_7_0\,
      I1 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I2 => timer_overflow_q_reg_2,
      I3 => int_enable_q_reg_2(0),
      I4 => \p1_q[7]_i_7_1\,
      I5 => \program_counter_q_reg[7]_2\,
      O => \p1_q[7]_i_20_n_0\
    );
\p1_q[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000045"
    )
        port map (
      I0 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I1 => \p1_q[5]_i_10\,
      I2 => clk_second_cycle_s,
      I3 => \p2_q_reg[2]\(1),
      I4 => \p1_q[5]_i_10_0\,
      I5 => \p1_q[5]_i_10_1\,
      O => \^fsm_onehot_int_state_q_reg[1]_1\
    );
\p1_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EF00EF000000EF"
    )
        port map (
      I0 => \p2_q_reg[1]_0\,
      I1 => \p2_q_reg[3]_0\,
      I2 => \p2_q_reg[3]_1\,
      I3 => \p1_q[7]_i_20_n_0\,
      I4 => \p2_q_reg[3]_2\,
      I5 => \p2_q_reg[3]_3\,
      O => \p1_q[7]_i_7_n_0\
    );
\p1_q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFFFFFAB"
    )
        port map (
      I0 => \p2_q_reg[7]_1\,
      I1 => \p2_q_reg[7]_0\,
      I2 => dac_out(2),
      I3 => \p2_q_reg[7]_2\,
      I4 => \^fsm_onehot_int_state_q_reg[1]_1\,
      I5 => \p2_q_reg[7]_3\,
      O => \p1_q[7]_i_9_n_0\
    );
\pmem_addr_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(0),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[0]\,
      O => \program_counter_q_reg[7]\(0)
    );
\pmem_addr_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(1),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[1]\,
      O => \program_counter_q_reg[7]\(1)
    );
\pmem_addr_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(2),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[2]\,
      O => \program_counter_q_reg[7]\(2)
    );
\pmem_addr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(3),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[3]\,
      O => \program_counter_q_reg[7]\(3)
    );
\pmem_addr_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(4),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[4]\,
      O => \program_counter_q_reg[7]\(4)
    );
\pmem_addr_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(5),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[5]\,
      O => \program_counter_q_reg[7]\(5)
    );
\pmem_addr_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(6),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[6]\,
      O => \program_counter_q_reg[7]\(6)
    );
\pmem_addr_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => program_counter_q(7),
      I1 => \pmem_addr_q_reg[2]\,
      I2 => \^outreg_reg[7]\,
      O => \program_counter_q_reg[7]\(7)
    );
\program_counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => program_counter_q(0),
      I1 => \program_counter_q_reg[7]_1\,
      I2 => \^outreg_reg[0]\,
      O => p_1_in(0)
    );
\program_counter_q[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^outreg_reg[3]\,
      I1 => \program_counter_q_reg[7]_0\,
      I2 => xtal_q(0),
      I3 => xtal_q(1),
      I4 => program_counter_q(10),
      O => \use_xtal_div.xtal_q_reg[0]\
    );
\program_counter_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044444"
    )
        port map (
      I0 => xtal_q(0),
      I1 => xtal_q(1),
      I2 => \program_counter_q_reg[7]_0\,
      I3 => \^branch_taken_q_reg\,
      I4 => \program_counter_q_reg[7]_1\,
      O => \use_xtal_div.xtal_q_reg[0]_0\(0)
    );
\program_counter_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEFFFEFFFEF"
    )
        port map (
      I0 => \program_counter_q_reg[7]_3\,
      I1 => \program_counter_q_reg[7]_4\,
      I2 => \program_counter_q_reg[7]_2\,
      I3 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I4 => \program_counter_q_reg[7]_5\,
      I5 => timer_overflow_q_reg_2,
      O => \^branch_taken_q_reg\
    );
\program_counter_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \program_counter_q_reg[7]_0\,
      I2 => \program_counter_q_reg[8]_0\,
      I3 => p_0_in(0),
      I4 => program_counter_q(8),
      O => \program_counter_q_reg[8]\
    );
\program_counter_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \program_counter_q_reg[7]_0\,
      I2 => \program_counter_q_reg[9]_0\,
      I3 => p_0_in(0),
      I4 => program_counter_q(9),
      O => \program_counter_q_reg[9]\
    );
\psw_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[3]_0\,
      I1 => \^outreg_reg[4]\,
      I2 => xtal3,
      I3 => \psw_q_reg[0]_0\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_bs_s,
      O => \psw_q_reg[0]\
    );
\psw_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[3]_0\,
      I1 => \^outreg_reg[5]\,
      I2 => xtal3,
      I3 => \psw_q_reg[1]_0\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_f0_s,
      O => \psw_q_reg[1]\
    );
\psw_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \psw_q_reg[2]_0\,
      I1 => \^outreg_reg[6]\,
      I2 => xtal3,
      I3 => \psw_q_reg[2]_1\,
      I4 => \psw_q_reg[3]_1\,
      I5 => psw_aux_carry_s,
      O => \psw_q_reg[2]\
    );
\psw_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFCFCF00A0C0C0"
    )
        port map (
      I0 => \^outreg_reg[7]\,
      I1 => \psw_q_reg[3]_0\,
      I2 => xtal3,
      I3 => \psw_q_reg[3]_1\,
      I4 => \psw_q_reg[3]_2\,
      I5 => psw_carry_s,
      O => \psw_q_reg[3]\
    );
\sp_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFE00"
    )
        port map (
      I0 => \^outreg_reg[0]\,
      I1 => \sp_q_reg[0]_2\,
      I2 => \sp_q_reg[1]_0\,
      I3 => sp_q,
      I4 => \sp_q_reg[0]_1\,
      O => \sp_q_reg[0]_0\
    );
\sp_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808DFFFF08D80000"
    )
        port map (
      I0 => \sp_q_reg[1]\,
      I1 => \^outreg_reg[1]\,
      I2 => \sp_q_reg[0]_1\,
      I3 => \sp_q_reg[1]_0\,
      I4 => sp_q,
      I5 => \sp_q_reg[1]_1\,
      O => \sp_q_reg[0]\
    );
\sp_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sp_q[2]_i_2_n_0\,
      I1 => sp_q,
      I2 => \sp_q_reg[2]_0\,
      O => \sp_q_reg[2]\
    );
\sp_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA45EF40EF4045EA"
    )
        port map (
      I0 => \sp_q_reg[1]_0\,
      I1 => \^outreg_reg[2]\,
      I2 => \sp_q_reg[1]\,
      I3 => \sp_q_reg[2]_0\,
      I4 => \sp_q_reg[0]_1\,
      I5 => \sp_q_reg[1]_1\,
      O => \sp_q[2]_i_2_n_0\
    );
take_branch_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFF540000"
    )
        port map (
      I0 => take_branch_q_reg_0,
      I1 => take_branch_q_reg_1,
      I2 => take_branch_q_reg_2,
      I3 => take_branch_q_i_5_n_0,
      I4 => take_branch_q,
      I5 => cnd_take_branch_s,
      O => take_branch_q_reg
    );
take_branch_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^cnd_tf_s\,
      I1 => take_branch_q_reg_3,
      I2 => int_enable_q_reg_2(4),
      I3 => int_enable_q_reg_2(0),
      I4 => int_enable_q_reg_2(2),
      I5 => int_enable_q_reg_2(1),
      O => take_branch_q_i_5_n_0
    );
\temp_req_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[3]\,
      I1 => \^outreg_reg[0]\,
      O => D(0)
    );
\temp_req_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[1]\,
      I1 => \temp_req_q_reg[2]\,
      O => D(1)
    );
\temp_req_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outreg_reg[2]\,
      I1 => \temp_req_q_reg[2]\,
      O => D(2)
    );
\temp_req_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[3]\,
      I1 => \^outreg_reg[3]\,
      O => D(3)
    );
\temp_req_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[3]\,
      I1 => \^outreg_reg[4]\,
      O => D(4)
    );
\temp_req_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \temp_req_q_reg[6]\,
      I1 => \^outreg_reg[5]\,
      I2 => \temp_req_q_reg[2]\,
      O => D(5)
    );
\temp_req_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \temp_req_q_reg[6]\,
      I1 => \^outreg_reg[6]\,
      I2 => \temp_req_q_reg[2]\,
      O => D(6)
    );
\temp_req_q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \temp_req_q_reg[3]\,
      I1 => \^outreg_reg[7]\,
      O => D(7)
    );
timer_flag_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => int_enable_q_reg_2(1),
      I1 => int_enable_q_reg_2(2),
      I2 => int_enable_q_reg_2(0),
      I3 => int_enable_q_reg_2(4),
      I4 => int_enable_q_reg_2(3),
      I5 => int_enable_q_reg_2(5),
      O => \mnemonic_q_reg[1]\
    );
timer_flag_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => timer_flag_q_reg_0,
      Q => \^cnd_tf_s\
    );
timer_int_enable_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => int_enable_q_reg_2(3),
      I1 => int_enable_q_reg_2(1),
      I2 => int_enable_q_reg_2(4),
      I3 => int_enable_q_reg_2(2),
      I4 => int_enable_q_reg_2(5),
      I5 => int_enable_q_reg_2(0),
      O => \mnemonic_q_reg[3]\
    );
timer_int_enable_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => timer_int_enable_q_reg_1,
      Q => \^timer_int_enable_q_reg_0\
    );
timer_overflow_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \^int_type_q\,
      I1 => timer_overflow_q_reg_3,
      I2 => timer_overflow_q_reg_2,
      I3 => \^fsm_onehot_int_state_q_reg[1]_0\,
      I4 => \^timer_int_enable_q_reg_0\,
      O => int_type_q_reg_0
    );
timer_overflow_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => timer_overflow_q_reg_1,
      Q => \^timer_overflow_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p1 is
  port (
    \p1_q_reg[3]_0\ : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[3]_i_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p1 is
  signal \^dac_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  dac_out(7 downto 0) <= \^dac_out\(7 downto 0);
\p1_q[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dac_out\(3),
      I1 => \p1_q[3]_i_3\,
      O => \p1_q_reg[3]_0\
    );
\p1_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(0),
      PRE => SR(0),
      Q => \^dac_out\(0)
    );
\p1_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(1),
      PRE => SR(0),
      Q => \^dac_out\(1)
    );
\p1_q_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(2),
      PRE => SR(0),
      Q => \^dac_out\(2)
    );
\p1_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(3),
      PRE => SR(0),
      Q => \^dac_out\(3)
    );
\p1_q_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(4),
      PRE => SR(0),
      Q => \^dac_out\(4)
    );
\p1_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(5),
      PRE => SR(0),
      Q => \^dac_out\(5)
    );
\p1_q_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(6),
      PRE => SR(0),
      Q => \^dac_out\(6)
    );
\p1_q_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p1_q_reg[7]_0\(7),
      PRE => SR(0),
      Q => \^dac_out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    pb_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \p2_o_reg[0]_0\ : in STD_LOGIC;
    \p2_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p2_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p2_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \p2_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \p2_o[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p2_o[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \p2_o[1]_i_1\ : label is "soft_lutpair260";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\p2_o[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[2]_0\(0),
      O => \p2_o[0]_i_1_n_0\
    );
\p2_o[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[2]_0\(1),
      O => \p2_o[1]_i_1_n_0\
    );
\p2_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p2_o_reg[0]_0\,
      I2 => \p2_o_reg[2]_0\(2),
      O => \p2_o[2]_i_1_n_0\
    );
\p2_o_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[0]_i_1_n_0\,
      PRE => SR(0),
      Q => addra(0)
    );
\p2_o_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[1]_i_1_n_0\,
      PRE => SR(0),
      Q => addra(1)
    );
\p2_o_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \p2_o[2]_i_1_n_0\,
      PRE => SR(0),
      Q => addra(2)
    );
\p2_o_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(4),
      PRE => SR(0),
      Q => D(0)
    );
\p2_o_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(6),
      PRE => SR(0),
      Q => pb_out(0)
    );
\p2_o_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => '1',
      D => \^q\(7),
      PRE => SR(0),
      Q => dac_mute
    );
\p2_q_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(0),
      PRE => SR(0),
      Q => \^q\(0)
    );
\p2_q_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(1),
      PRE => SR(0),
      Q => \^q\(1)
    );
\p2_q_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(2),
      PRE => SR(0),
      Q => \^q\(2)
    );
\p2_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(0),
      D => \p2_q_reg[7]_0\(3),
      PRE => SR(0),
      Q => \^q\(3)
    );
\p2_q_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(4),
      PRE => SR(0),
      Q => \^q\(4)
    );
\p2_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(5),
      PRE => SR(0),
      Q => \^q\(5)
    );
\p2_q_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(6),
      PRE => SR(0),
      Q => \^q\(6)
    );
\p2_q_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => E(1),
      D => \p2_q_reg[7]_0\(7),
      PRE => SR(0),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_pmem_ctrl is
  port (
    program_counter_q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \program_counter_q_reg[6]_0\ : out STD_LOGIC;
    \program_counter_q_reg[8]_0\ : out STD_LOGIC;
    \program_counter_q_reg[11]_0\ : out STD_LOGIC;
    \pmem_addr_q_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \program_counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \program_counter_q_reg[11]_1\ : in STD_LOGIC;
    \program_counter_q_reg[9]_0\ : in STD_LOGIC;
    \program_counter_q_reg[8]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \program_counter_q_reg[10]_0\ : in STD_LOGIC;
    \program_counter_q_reg[2]_0\ : in STD_LOGIC;
    \p1_q[3]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_q[3]_i_3_0\ : in STD_LOGIC;
    \p1_q[3]_i_3_1\ : in STD_LOGIC;
    \pmem_addr_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pmem_addr_q_reg[8]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_pmem_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_pmem_ctrl is
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal pmem_addr_s : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \^program_counter_q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \program_counter_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \program_counter_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \program_counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \^program_counter_q_reg[8]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pmem_addr_q[10]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \pmem_addr_q[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \pmem_addr_q[9]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \program_counter_q[10]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \program_counter_q[4]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \program_counter_q[5]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \program_counter_q[8]_i_2\ : label is "soft_lutpair253";
begin
  program_counter_q(11 downto 0) <= \^program_counter_q\(11 downto 0);
  \program_counter_q_reg[8]_0\ <= \^program_counter_q_reg[8]_0\;
\p1_q[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444FFFFF"
    )
        port map (
      I0 => \^program_counter_q\(11),
      I1 => \p1_q[3]_i_3\,
      I2 => Q(0),
      I3 => \p1_q[3]_i_3_0\,
      I4 => \^program_counter_q\(3),
      I5 => \p1_q[3]_i_3_1\,
      O => \program_counter_q_reg[11]_0\
    );
\pmem_addr_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^program_counter_q\(10),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(10)
    );
\pmem_addr_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^program_counter_q\(8),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(8)
    );
\pmem_addr_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^program_counter_q\(9),
      I1 => \pmem_addr_q_reg[8]_0\,
      O => pmem_addr_s(9)
    );
\pmem_addr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(0),
      Q => \pmem_addr_q_reg[10]_0\(0)
    );
\pmem_addr_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => pmem_addr_s(10),
      Q => \pmem_addr_q_reg[10]_0\(10)
    );
\pmem_addr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(1),
      Q => \pmem_addr_q_reg[10]_0\(1)
    );
\pmem_addr_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(2),
      Q => \pmem_addr_q_reg[10]_0\(2)
    );
\pmem_addr_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(3),
      Q => \pmem_addr_q_reg[10]_0\(3)
    );
\pmem_addr_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(4),
      Q => \pmem_addr_q_reg[10]_0\(4)
    );
\pmem_addr_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(5),
      Q => \pmem_addr_q_reg[10]_0\(5)
    );
\pmem_addr_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(6),
      Q => \pmem_addr_q_reg[10]_0\(6)
    );
\pmem_addr_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => \pmem_addr_q_reg[7]_0\(7),
      Q => \pmem_addr_q_reg[10]_0\(7)
    );
\pmem_addr_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => pmem_addr_s(8),
      Q => \pmem_addr_q_reg[10]_0\(8)
    );
\pmem_addr_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => pmem_addr_s(9),
      Q => \pmem_addr_q_reg[10]_0\(9)
    );
\program_counter_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBFFFFB8880000"
    )
        port map (
      I0 => D(1),
      I1 => \program_counter_q_reg[10]_0\,
      I2 => \^program_counter_q_reg[8]_0\,
      I3 => \^program_counter_q\(9),
      I4 => p_0_in(1),
      I5 => \^program_counter_q\(10),
      O => \program_counter_q[10]_i_1_n_0\
    );
\program_counter_q[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^program_counter_q\(8),
      I1 => \^program_counter_q\(7),
      I2 => \program_counter_q[7]_i_6_n_0\,
      I3 => \^program_counter_q\(6),
      O => \^program_counter_q_reg[8]_0\
    );
\program_counter_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q\(0),
      I1 => \^program_counter_q\(1),
      I2 => \program_counter_q_reg[2]_0\,
      I3 => D(0),
      O => p_1_in(1)
    );
\program_counter_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^program_counter_q\(2),
      I1 => \^program_counter_q\(1),
      I2 => \^program_counter_q\(0),
      I3 => \program_counter_q_reg[2]_0\,
      I4 => D(1),
      O => p_1_in(2)
    );
\program_counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^program_counter_q\(3),
      I1 => \^program_counter_q\(2),
      I2 => \^program_counter_q\(0),
      I3 => \^program_counter_q\(1),
      I4 => \program_counter_q_reg[2]_0\,
      I5 => D(2),
      O => p_1_in(3)
    );
\program_counter_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q\(4),
      I1 => \program_counter_q[4]_i_2_n_0\,
      I2 => \program_counter_q_reg[2]_0\,
      I3 => D(3),
      O => p_1_in(4)
    );
\program_counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^program_counter_q\(2),
      I1 => \^program_counter_q\(0),
      I2 => \^program_counter_q\(1),
      I3 => \^program_counter_q\(3),
      O => \program_counter_q[4]_i_2_n_0\
    );
\program_counter_q[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q\(5),
      I1 => \program_counter_q[5]_i_2_n_0\,
      I2 => \program_counter_q_reg[2]_0\,
      I3 => D(4),
      O => p_1_in(5)
    );
\program_counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^program_counter_q\(3),
      I1 => \^program_counter_q\(1),
      I2 => \^program_counter_q\(0),
      I3 => \^program_counter_q\(2),
      I4 => \^program_counter_q\(4),
      O => \program_counter_q[5]_i_2_n_0\
    );
\program_counter_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^program_counter_q\(6),
      I1 => \program_counter_q[7]_i_6_n_0\,
      I2 => \program_counter_q_reg[2]_0\,
      I3 => D(5),
      O => p_1_in(6)
    );
\program_counter_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^program_counter_q\(7),
      I1 => \^program_counter_q\(6),
      I2 => \program_counter_q[7]_i_6_n_0\,
      I3 => \program_counter_q_reg[2]_0\,
      I4 => D(6),
      O => p_1_in(7)
    );
\program_counter_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^program_counter_q\(4),
      I1 => \^program_counter_q\(2),
      I2 => \^program_counter_q\(0),
      I3 => \^program_counter_q\(1),
      I4 => \^program_counter_q\(3),
      I5 => \^program_counter_q\(5),
      O => \program_counter_q[7]_i_6_n_0\
    );
\program_counter_q[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^program_counter_q\(6),
      I1 => \program_counter_q[7]_i_6_n_0\,
      I2 => \^program_counter_q\(7),
      O => \program_counter_q_reg[6]_0\
    );
\program_counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => \program_counter_q_reg[0]_0\(0),
      Q => \^program_counter_q\(0)
    );
\program_counter_q_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \program_counter_q[10]_i_1_n_0\,
      Q => \^program_counter_q\(10)
    );
\program_counter_q_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \program_counter_q_reg[11]_1\,
      Q => \^program_counter_q\(11)
    );
\program_counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(1),
      Q => \^program_counter_q\(1)
    );
\program_counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(2),
      Q => \^program_counter_q\(2)
    );
\program_counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(3),
      Q => \^program_counter_q\(3)
    );
\program_counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(4),
      Q => \^program_counter_q\(4)
    );
\program_counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(5),
      Q => \^program_counter_q\(5)
    );
\program_counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(6),
      Q => \^program_counter_q\(6)
    );
\program_counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => p_0_in(0),
      CLR => SR(0),
      D => p_1_in(7),
      Q => \^program_counter_q\(7)
    );
\program_counter_q_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \program_counter_q_reg[8]_1\,
      Q => \^program_counter_q\(8)
    );
\program_counter_q_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \program_counter_q_reg[9]_0\,
      Q => \^program_counter_q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_psw is
  port (
    psw_carry_s : out STD_LOGIC;
    psw_aux_carry_s : out STD_LOGIC;
    psw_f0_s : out STD_LOGIC;
    psw_bs_s : out STD_LOGIC;
    \sp_q_reg[2]_0\ : out STD_LOGIC;
    \sp_q_reg[1]_0\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psw_q_reg[3]_0\ : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    \psw_q_reg[1]_0\ : in STD_LOGIC;
    \psw_q_reg[0]_0\ : in STD_LOGIC;
    \sp_q_reg[2]_1\ : in STD_LOGIC;
    \sp_q_reg[1]_1\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \p1_q_reg[3]_i_16\ : in STD_LOGIC;
    \p1_q_reg[3]_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_psw;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_psw is
  signal \^psw_carry_s\ : STD_LOGIC;
begin
  psw_carry_s <= \^psw_carry_s\;
\p1_q[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^psw_carry_s\,
      I1 => \p1_q_reg[3]_i_16\,
      I2 => \p1_q_reg[3]_i_16_0\(0),
      O => S(0)
    );
\psw_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \psw_q_reg[0]_0\,
      Q => psw_bs_s
    );
\psw_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \psw_q_reg[1]_0\,
      Q => psw_f0_s
    );
\psw_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \psw_q_reg[2]_0\,
      Q => psw_aux_carry_s
    );
\psw_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \psw_q_reg[3]_0\,
      Q => \^psw_carry_s\
    );
\sp_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \sp_q_reg[0]_1\,
      Q => \sp_q_reg[0]_0\
    );
\sp_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \sp_q_reg[1]_1\,
      Q => \sp_q_reg[1]_0\
    );
\sp_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \sp_q_reg[2]_1\,
      Q => \sp_q_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_timer is
  port (
    tim_of_s : out STD_LOGIC;
    t1_q_reg_0 : out STD_LOGIC;
    \inc_sel_q_reg[1]_0\ : out STD_LOGIC;
    \inc_sel_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inc_sel_q_reg[0]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    xtal3 : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    t1_q_reg_1 : in STD_LOGIC;
    \inc_sel_q_reg[1]_1\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[2]_0\ : in STD_LOGIC;
    tim_start_t_s : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_q_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_timer is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^counter_q_reg[3]_0\ : STD_LOGIC;
  signal \^inc_sel_q_reg[0]_0\ : STD_LOGIC;
  signal \^inc_sel_q_reg[0]_1\ : STD_LOGIC;
  signal \^inc_sel_q_reg[1]_0\ : STD_LOGIC;
  signal overflow_q1_out : STD_LOGIC;
  signal overflow_q_i_5_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal prescaler_q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^t1_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \prescaler_q[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \prescaler_q[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \prescaler_q[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \prescaler_q[3]_i_1\ : label is "soft_lutpair262";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \counter_q_reg[3]_0\ <= \^counter_q_reg[3]_0\;
  \inc_sel_q_reg[0]_0\ <= \^inc_sel_q_reg[0]_0\;
  \inc_sel_q_reg[0]_1\ <= \^inc_sel_q_reg[0]_1\;
  \inc_sel_q_reg[1]_0\ <= \^inc_sel_q_reg[1]_0\;
  t1_q_reg_0 <= \^t1_q_reg_0\;
\counter_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(0),
      I1 => \counter_q_reg[2]_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \p_0_in__0\(2)
    );
\counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(1),
      I1 => \counter_q_reg[2]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \p_0_in__0\(3)
    );
\counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \counter_q_reg[3]_1\
    );
\counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \counter_q_reg[4]_0\
    );
\counter_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \counter_q_reg[7]_0\(2),
      I1 => \counter_q_reg[2]_0\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^counter_q_reg[3]_0\,
      O => \p_0_in__0\(7)
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => D(1),
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \p_0_in__0\(2),
      Q => \^q\(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \p_0_in__0\(3),
      Q => \^q\(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => D(2),
      Q => \^q\(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => D(3),
      Q => \^q\(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => D(4),
      Q => \^q\(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \counter_q_reg[7]_1\(0),
      CLR => SR(0),
      D => \p_0_in__0\(7),
      Q => \^q\(7)
    );
\inc_sel_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \inc_sel_q_reg[0]_2\,
      Q => \^inc_sel_q_reg[0]_0\
    );
\inc_sel_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => \inc_sel_q_reg[1]_1\,
      Q => \^inc_sel_q_reg[1]_0\
    );
overflow_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^inc_sel_q_reg[0]_1\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^counter_q_reg[3]_0\,
      I4 => \counter_q_reg[2]_0\,
      O => overflow_q1_out
    );
overflow_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888800000000"
    )
        port map (
      I0 => overflow_q_i_5_n_0,
      I1 => \^inc_sel_q_reg[0]_0\,
      I2 => sfx_port(0),
      I3 => \^t1_q_reg_0\,
      I4 => \^inc_sel_q_reg[1]_0\,
      I5 => overflow_q_reg_0,
      O => \^inc_sel_q_reg[0]_1\
    );
overflow_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \^counter_q_reg[3]_0\
    );
overflow_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => prescaler_q_reg(3),
      I1 => prescaler_q_reg(0),
      I2 => prescaler_q_reg(1),
      I3 => prescaler_q_reg(2),
      I4 => prescaler_q_reg(4),
      I5 => \^inc_sel_q_reg[1]_0\,
      O => overflow_q_i_5_n_0
    );
overflow_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => xtal3,
      CLR => SR(0),
      D => overflow_q1_out,
      Q => tim_of_s
    );
\prescaler_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prescaler_q_reg(0),
      I1 => tim_start_t_s,
      O => p_0_in(0)
    );
\prescaler_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => prescaler_q_reg(1),
      I1 => prescaler_q_reg(0),
      I2 => tim_start_t_s,
      O => p_0_in(1)
    );
\prescaler_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => prescaler_q_reg(0),
      I1 => prescaler_q_reg(1),
      I2 => prescaler_q_reg(2),
      I3 => tim_start_t_s,
      O => p_0_in(2)
    );
\prescaler_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => prescaler_q_reg(2),
      I1 => prescaler_q_reg(1),
      I2 => prescaler_q_reg(0),
      I3 => prescaler_q_reg(3),
      I4 => tim_start_t_s,
      O => p_0_in(3)
    );
\prescaler_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => prescaler_q_reg(3),
      I1 => prescaler_q_reg(0),
      I2 => prescaler_q_reg(1),
      I3 => prescaler_q_reg(2),
      I4 => prescaler_q_reg(4),
      I5 => tim_start_t_s,
      O => p_0_in(4)
    );
\prescaler_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => p_0_in(0),
      Q => prescaler_q_reg(0)
    );
\prescaler_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => p_0_in(1),
      Q => prescaler_q_reg(1)
    );
\prescaler_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => p_0_in(2),
      Q => prescaler_q_reg(2)
    );
\prescaler_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => p_0_in(3),
      Q => prescaler_q_reg(3)
    );
\prescaler_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => E(0),
      CLR => SR(0),
      D => p_0_in(4),
      Q => prescaler_q_reg(4)
    );
t1_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => t1_q_reg_1,
      Q => \^t1_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_reg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3_in108_in : out STD_LOGIC;
    p_0_in0 : out STD_LOGIC;
    Auto_Wait_t1_reg : out STD_LOGIC;
    \ISet_reg[1]\ : out STD_LOGIC;
    \ISet_reg[1]_0\ : out STD_LOGIC;
    \mcycle_reg[0]\ : out STD_LOGIC;
    \mcycle_reg[1]_rep\ : out STD_LOGIC;
    \IR_reg[0]_rep\ : out STD_LOGIC;
    \mcycle_reg[3]\ : out STD_LOGIC;
    \F_reg[7]\ : out STD_LOGIC;
    \IR_reg[5]\ : out STD_LOGIC;
    \IR_reg[5]_0\ : out STD_LOGIC;
    \IR_reg[4]\ : out STD_LOGIC;
    \IR_reg[3]\ : out STD_LOGIC;
    \IR_reg[5]_1\ : out STD_LOGIC;
    ALU_Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_t : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusB_reg[7]\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \BusA_reg[4]\ : out STD_LOGIC;
    \BusB_reg[5]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DAA_Q11_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Carry_In : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    \BusA_reg[6]\ : out STD_LOGIC;
    \F_reg[1]\ : out STD_LOGIC;
    \IR_reg[4]_0\ : out STD_LOGIC;
    DAA_Q13_out : out STD_LOGIC;
    \F_reg[0]\ : out STD_LOGIC;
    \BusA_reg[7]\ : out STD_LOGIC;
    \F_reg[1]_0\ : out STD_LOGIC;
    \F_reg[1]_1\ : out STD_LOGIC;
    \BusB_reg[4]\ : out STD_LOGIC;
    \F_reg[1]_2\ : out STD_LOGIC;
    \IR_reg[5]_2\ : out STD_LOGIC;
    \IR_reg[3]_0\ : out STD_LOGIC;
    \BusA_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusA_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ISet_reg[1]_1\ : out STD_LOGIC;
    IncDecZ_reg : out STD_LOGIC;
    \htiming_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusB_reg[7]_0\ : out STD_LOGIC;
    \BusB_reg[6]\ : out STD_LOGIC;
    \BusB_reg[5]_0\ : out STD_LOGIC;
    \htiming_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \BusB_reg[4]_0\ : out STD_LOGIC;
    \BusB_reg[3]\ : out STD_LOGIC;
    \BusB_reg[2]\ : out STD_LOGIC;
    \BusB_reg[1]\ : out STD_LOGIC;
    \BusB_reg[0]\ : out STD_LOGIC;
    \htiming_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htiming_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \di_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SP_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SP_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusB_reg[7]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SP16 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    BTR_r_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tstate_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RegBusA_r_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout[7]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \RegBusA_r_reg[15]_0\ : in STD_LOGIC;
    RegsH_reg_0_7_0_1_i_8_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegsH_reg_0_7_0_1_i_1_0 : in STD_LOGIC;
    \A_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A_reg[3]\ : in STD_LOGIC;
    \PC_reg[3]\ : in STD_LOGIC;
    \A_reg[3]_0\ : in STD_LOGIC;
    \A_reg[6]\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \F[7]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ACC_reg[3]_i_13_0\ : in STD_LOGIC;
    \dout[7]_i_3_0\ : in STD_LOGIC;
    \SP_reg[3]\ : in STD_LOGIC;
    \ACC[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \A_reg[0]\ : in STD_LOGIC;
    \A_reg[0]_0\ : in STD_LOGIC;
    Jump : in STD_LOGIC;
    JumpXY : in STD_LOGIC;
    \PC_reg[15]\ : in STD_LOGIC;
    Set_BusA_To : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \BusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusA_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \BusA_reg[7]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \A_reg[1]\ : in STD_LOGIC;
    \RegBusA_r_reg[1]\ : in STD_LOGIC;
    \ACC[3]_i_2_1\ : in STD_LOGIC;
    RegsH_reg_0_7_0_1_i_41_0 : in STD_LOGIC;
    \SP[15]_i_20_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegsH_reg_0_7_0_1_i_41_1 : in STD_LOGIC;
    \ACC[3]_i_2_2\ : in STD_LOGIC;
    \F[5]_i_8\ : in STD_LOGIC;
    \mcycles[1]_i_8\ : in STD_LOGIC;
    \mcycles[1]_i_8_0\ : in STD_LOGIC;
    \mcycles[2]_i_9_0\ : in STD_LOGIC;
    \ACC[7]_i_21_0\ : in STD_LOGIC;
    \RegAddrB_r[2]_i_32\ : in STD_LOGIC;
    \ACC[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SP_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \F[2]_i_31\ : in STD_LOGIC;
    \F[7]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IncDecZ_i_22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \F[2]_i_31_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RegAddrA_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \RegBusA_r_reg[1]_0\ : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    IncDecZ_reg_0 : in STD_LOGIC;
    IncDecZ_reg_1 : in STD_LOGIC;
    IncDecZ_reg_2 : in STD_LOGIC;
    IncDecZ22_out : in STD_LOGIC;
    \RegBusA_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RegAddrB_r : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \A_reg[15]_0\ : in STD_LOGIC;
    \A_reg[15]_1\ : in STD_LOGIC;
    \A_reg[15]_2\ : in STD_LOGIC;
    \PC_reg[15]_0\ : in STD_LOGIC;
    \PC_reg[15]_1\ : in STD_LOGIC;
    \PC_reg[15]_2\ : in STD_LOGIC;
    PC16 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \A_reg[15]_3\ : in STD_LOGIC;
    \A_reg[14]\ : in STD_LOGIC;
    \A_reg[13]\ : in STD_LOGIC;
    \A_reg[12]\ : in STD_LOGIC;
    \A_reg[11]\ : in STD_LOGIC;
    \A_reg[10]\ : in STD_LOGIC;
    \A_reg[9]\ : in STD_LOGIC;
    \A_reg[8]\ : in STD_LOGIC;
    \A_reg[7]\ : in STD_LOGIC;
    \PC[0]_i_12_0\ : in STD_LOGIC;
    \A_reg[4]\ : in STD_LOGIC;
    \A_reg[3]_1\ : in STD_LOGIC;
    \A_reg[0]_1\ : in STD_LOGIC;
    \A_reg[6]_0\ : in STD_LOGIC;
    \A_reg[6]_1\ : in STD_LOGIC;
    \A_reg[5]\ : in STD_LOGIC;
    \A_reg[5]_0\ : in STD_LOGIC;
    \A_reg[2]\ : in STD_LOGIC;
    \A_reg[2]_0\ : in STD_LOGIC;
    \A_reg[1]_0\ : in STD_LOGIC;
    \A_reg[1]_1\ : in STD_LOGIC;
    \BusB_reg[0]_0\ : in STD_LOGIC;
    \BusB_reg[0]_1\ : in STD_LOGIC;
    Set_BusB_To : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \BusB_reg[0]_2\ : in STD_LOGIC;
    \BusB_reg[0]_3\ : in STD_LOGIC;
    \BusB_reg[1]_0\ : in STD_LOGIC;
    \BusB_reg[1]_1\ : in STD_LOGIC;
    \BusB_reg[1]_2\ : in STD_LOGIC;
    \BusB_reg[2]_0\ : in STD_LOGIC;
    \BusB_reg[2]_1\ : in STD_LOGIC;
    \BusB_reg[2]_2\ : in STD_LOGIC;
    \BusB_reg[3]_0\ : in STD_LOGIC;
    \BusB_reg[3]_1\ : in STD_LOGIC;
    \BusB_reg[3]_2\ : in STD_LOGIC;
    \BusB_reg[4]_1\ : in STD_LOGIC;
    \BusB_reg[4]_2\ : in STD_LOGIC;
    \BusB_reg[4]_3\ : in STD_LOGIC;
    \BusB_reg[5]_1\ : in STD_LOGIC;
    \BusB_reg[5]_2\ : in STD_LOGIC;
    \BusB_reg[5]_3\ : in STD_LOGIC;
    \BusB_reg[6]_0\ : in STD_LOGIC;
    \BusB_reg[6]_1\ : in STD_LOGIC;
    \BusB_reg[6]_2\ : in STD_LOGIC;
    \BusB_reg[7]_2\ : in STD_LOGIC;
    \BusB_reg[7]_3\ : in STD_LOGIC;
    \BusB_reg[7]_4\ : in STD_LOGIC;
    \BusA_reg[0]\ : in STD_LOGIC;
    \BusA_reg[0]_0\ : in STD_LOGIC;
    \PC_reg[3]_0\ : in STD_LOGIC;
    \PC_reg[7]\ : in STD_LOGIC;
    \PC_reg[7]_0\ : in STD_LOGIC;
    Set_Addr_To : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SP_reg[3]_0\ : in STD_LOGIC;
    LDSPHL : in STD_LOGIC;
    \SP_reg[11]\ : in STD_LOGIC;
    IncDecZ_reg_3 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PC_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PC_reg[7]_1\ : in STD_LOGIC;
    \PC_reg[7]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PC_reg[15]_3\ : in STD_LOGIC;
    \PC_reg[15]_4\ : in STD_LOGIC;
    \PC_reg[15]_5\ : in STD_LOGIC;
    \PC_reg[15]_6\ : in STD_LOGIC;
    \PC_reg[15]_7\ : in STD_LOGIC;
    \PC_reg[15]_8\ : in STD_LOGIC;
    \PC_reg[15]_9\ : in STD_LOGIC;
    \PC_reg[15]_10\ : in STD_LOGIC;
    \PC_reg[15]_11\ : in STD_LOGIC;
    \PC_reg[11]\ : in STD_LOGIC;
    \PC_reg[11]_0\ : in STD_LOGIC;
    \PC_reg[11]_1\ : in STD_LOGIC;
    \PC_reg[11]_2\ : in STD_LOGIC;
    \PC_reg[11]_3\ : in STD_LOGIC;
    \PC_reg[11]_4\ : in STD_LOGIC;
    \PC_reg[11]_5\ : in STD_LOGIC;
    \PC_reg[11]_6\ : in STD_LOGIC;
    \PC_reg[11]_7\ : in STD_LOGIC;
    \PC_reg[11]_8\ : in STD_LOGIC;
    \PC_reg[11]_9\ : in STD_LOGIC;
    \PC_reg[11]_10\ : in STD_LOGIC;
    JumpE : in STD_LOGIC;
    \PC_reg[7]_3\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PC_reg[3]_2\ : in STD_LOGIC;
    \PC_reg[3]_3\ : in STD_LOGIC;
    \PC_reg[3]_4\ : in STD_LOGIC;
    \PC_reg[7]_4\ : in STD_LOGIC;
    \PC_reg[7]_5\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_reg is
  signal \ACC[0]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_12_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_8_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_10_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_16_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_18_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_19_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_21_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_22_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_23_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_24_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_25_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_8_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_9_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_11_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_13_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_14_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_15_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_25_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_31_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \ACC_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_1\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[4]_i_13_n_3\ : STD_LOGIC;
  signal \^alu_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \A[0]_i_2_n_0\ : STD_LOGIC;
  signal \A[0]_i_3_n_0\ : STD_LOGIC;
  signal \A[0]_i_4_n_0\ : STD_LOGIC;
  signal \A[0]_i_6_n_0\ : STD_LOGIC;
  signal \A[10]_i_2_n_0\ : STD_LOGIC;
  signal \A[10]_i_3_n_0\ : STD_LOGIC;
  signal \A[10]_i_5_n_0\ : STD_LOGIC;
  signal \A[10]_i_6_n_0\ : STD_LOGIC;
  signal \A[11]_i_2_n_0\ : STD_LOGIC;
  signal \A[11]_i_3_n_0\ : STD_LOGIC;
  signal \A[11]_i_5_n_0\ : STD_LOGIC;
  signal \A[11]_i_6_n_0\ : STD_LOGIC;
  signal \A[12]_i_2_n_0\ : STD_LOGIC;
  signal \A[12]_i_3_n_0\ : STD_LOGIC;
  signal \A[12]_i_5_n_0\ : STD_LOGIC;
  signal \A[12]_i_6_n_0\ : STD_LOGIC;
  signal \A[13]_i_2_n_0\ : STD_LOGIC;
  signal \A[13]_i_3_n_0\ : STD_LOGIC;
  signal \A[13]_i_5_n_0\ : STD_LOGIC;
  signal \A[13]_i_6_n_0\ : STD_LOGIC;
  signal \A[14]_i_2_n_0\ : STD_LOGIC;
  signal \A[14]_i_3_n_0\ : STD_LOGIC;
  signal \A[14]_i_4_n_0\ : STD_LOGIC;
  signal \A[14]_i_6_n_0\ : STD_LOGIC;
  signal \A[15]_i_13_n_0\ : STD_LOGIC;
  signal \A[15]_i_3_n_0\ : STD_LOGIC;
  signal \A[15]_i_5_n_0\ : STD_LOGIC;
  signal \A[15]_i_7_n_0\ : STD_LOGIC;
  signal \A[1]_i_2_n_0\ : STD_LOGIC;
  signal \A[1]_i_4_n_0\ : STD_LOGIC;
  signal \A[1]_i_5_n_0\ : STD_LOGIC;
  signal \A[1]_i_6_n_0\ : STD_LOGIC;
  signal \A[2]_i_2_n_0\ : STD_LOGIC;
  signal \A[2]_i_3_n_0\ : STD_LOGIC;
  signal \A[2]_i_5_n_0\ : STD_LOGIC;
  signal \A[2]_i_6_n_0\ : STD_LOGIC;
  signal \A[3]_i_2_n_0\ : STD_LOGIC;
  signal \A[3]_i_3_n_0\ : STD_LOGIC;
  signal \A[3]_i_5_n_0\ : STD_LOGIC;
  signal \A[3]_i_6_n_0\ : STD_LOGIC;
  signal \A[4]_i_2_n_0\ : STD_LOGIC;
  signal \A[4]_i_3_n_0\ : STD_LOGIC;
  signal \A[4]_i_5_n_0\ : STD_LOGIC;
  signal \A[4]_i_6_n_0\ : STD_LOGIC;
  signal \A[5]_i_2_n_0\ : STD_LOGIC;
  signal \A[5]_i_3_n_0\ : STD_LOGIC;
  signal \A[5]_i_5_n_0\ : STD_LOGIC;
  signal \A[5]_i_6_n_0\ : STD_LOGIC;
  signal \A[6]_i_2_n_0\ : STD_LOGIC;
  signal \A[6]_i_3_n_0\ : STD_LOGIC;
  signal \A[6]_i_6_n_0\ : STD_LOGIC;
  signal \A[6]_i_7_n_0\ : STD_LOGIC;
  signal \A[7]_i_2_n_0\ : STD_LOGIC;
  signal \A[7]_i_3_n_0\ : STD_LOGIC;
  signal \A[7]_i_5_n_0\ : STD_LOGIC;
  signal \A[7]_i_6_n_0\ : STD_LOGIC;
  signal \A[8]_i_2_n_0\ : STD_LOGIC;
  signal \A[8]_i_3_n_0\ : STD_LOGIC;
  signal \A[8]_i_5_n_0\ : STD_LOGIC;
  signal \A[8]_i_6_n_0\ : STD_LOGIC;
  signal \A[9]_i_2_n_0\ : STD_LOGIC;
  signal \A[9]_i_3_n_0\ : STD_LOGIC;
  signal \A[9]_i_4_n_0\ : STD_LOGIC;
  signal \A[9]_i_6_n_0\ : STD_LOGIC;
  signal AddrA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^auto_wait_t1_reg\ : STD_LOGIC;
  signal \BusA[0]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[0]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[1]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[1]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[2]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[2]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[3]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[3]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[4]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[4]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[5]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[5]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[6]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[6]_i_3_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_4_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_5_n_0\ : STD_LOGIC;
  signal \^busa_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^busa_reg[3]\ : STD_LOGIC;
  signal \^busa_reg[4]\ : STD_LOGIC;
  signal \^busa_reg[6]\ : STD_LOGIC;
  signal \^busa_reg[7]\ : STD_LOGIC;
  signal \BusB[0]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_7_n_0\ : STD_LOGIC;
  signal \^busb_reg[0]\ : STD_LOGIC;
  signal \^busb_reg[1]\ : STD_LOGIC;
  signal \^busb_reg[2]\ : STD_LOGIC;
  signal \^busb_reg[3]\ : STD_LOGIC;
  signal \^busb_reg[4]\ : STD_LOGIC;
  signal \^busb_reg[4]_0\ : STD_LOGIC;
  signal \^busb_reg[5]\ : STD_LOGIC;
  signal \^busb_reg[5]_0\ : STD_LOGIC;
  signal \^busb_reg[6]\ : STD_LOGIC;
  signal \^busb_reg[7]\ : STD_LOGIC;
  signal \^busb_reg[7]_0\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^daa_q11_out\ : STD_LOGIC;
  signal \^daa_q13_out\ : STD_LOGIC;
  signal DIH : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DIL : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOBH : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOBL : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ExchangeDH : STD_LOGIC;
  signal ExchangeRp : STD_LOGIC;
  signal \^f_reg[0]\ : STD_LOGIC;
  signal \^f_reg[1]\ : STD_LOGIC;
  signal \^f_reg[1]_0\ : STD_LOGIC;
  signal \^f_reg[1]_1\ : STD_LOGIC;
  signal \^f_reg[1]_2\ : STD_LOGIC;
  signal \^f_reg[7]\ : STD_LOGIC;
  signal \^ir_reg[0]_rep\ : STD_LOGIC;
  signal \^ir_reg[3]\ : STD_LOGIC;
  signal \^ir_reg[3]_0\ : STD_LOGIC;
  signal \^ir_reg[4]\ : STD_LOGIC;
  signal \^ir_reg[4]_0\ : STD_LOGIC;
  signal \^ir_reg[5]\ : STD_LOGIC;
  signal \^ir_reg[5]_0\ : STD_LOGIC;
  signal \^ir_reg[5]_1\ : STD_LOGIC;
  signal \^ir_reg[5]_2\ : STD_LOGIC;
  signal \^iset_reg[1]\ : STD_LOGIC;
  signal \^iset_reg[1]_0\ : STD_LOGIC;
  signal \^iset_reg[1]_1\ : STD_LOGIC;
  signal IncDecZ_i_15_n_0 : STD_LOGIC;
  signal IncDecZ_i_4_n_0 : STD_LOGIC;
  signal IncDecZ_i_9_n_0 : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PC[0]_i_10_n_0\ : STD_LOGIC;
  signal \PC[0]_i_11_n_0\ : STD_LOGIC;
  signal \PC[0]_i_12_n_0\ : STD_LOGIC;
  signal \PC[0]_i_16_n_0\ : STD_LOGIC;
  signal \PC[0]_i_18_n_0\ : STD_LOGIC;
  signal \PC[0]_i_22_n_0\ : STD_LOGIC;
  signal \PC[0]_i_24_n_0\ : STD_LOGIC;
  signal \PC[0]_i_31_n_0\ : STD_LOGIC;
  signal \PC[0]_i_32_n_0\ : STD_LOGIC;
  signal \PC[0]_i_9_n_0\ : STD_LOGIC;
  signal \PC[12]_i_2_n_0\ : STD_LOGIC;
  signal \PC[12]_i_3_n_0\ : STD_LOGIC;
  signal \PC[12]_i_4_n_0\ : STD_LOGIC;
  signal \PC[12]_i_5_n_0\ : STD_LOGIC;
  signal \PC[4]_i_11_n_0\ : STD_LOGIC;
  signal \PC[4]_i_14_n_0\ : STD_LOGIC;
  signal \PC[4]_i_17_n_0\ : STD_LOGIC;
  signal \PC[4]_i_19_n_0\ : STD_LOGIC;
  signal \PC[4]_i_24_n_0\ : STD_LOGIC;
  signal \PC[4]_i_6_n_0\ : STD_LOGIC;
  signal \PC[4]_i_7_n_0\ : STD_LOGIC;
  signal \PC[4]_i_8_n_0\ : STD_LOGIC;
  signal \PC[4]_i_9_n_0\ : STD_LOGIC;
  signal \PC[8]_i_2_n_0\ : STD_LOGIC;
  signal \PC[8]_i_3_n_0\ : STD_LOGIC;
  signal \PC[8]_i_4_n_0\ : STD_LOGIC;
  signal \PC[8]_i_5_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \PC_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^q_t\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RegAddrB : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RegsH_reg_0_7_0_1_i_10_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_11_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_12_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_13_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_14_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_15_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_16_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_17_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_18_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_1_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_20_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_22_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_1 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_5 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_23_n_7 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_1 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_4 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_5 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_25_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_28_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_29_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_30_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_31_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_32_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_33_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_35_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_36_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_37_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_38_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_39_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_40_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_41_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_42_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_43_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_44_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_46_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_47_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_48_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_49_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_51_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_52_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_53_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_54_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_0_1_i_55_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_2_3_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_2_3_i_4_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_4_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_2 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_3 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_6 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_5_n_7 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_6_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_7_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_4_5_i_8_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_6_7_i_3_n_0 : STD_LOGIC;
  signal RegsH_reg_0_7_6_7_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_10_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_11_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_1_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_5_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_1 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_2 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_3 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_4 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_5 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_6_n_7 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_7_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_8_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_0_1_i_9_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_2_3_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_2_3_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_4_5_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_4_5_i_4_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_6_7_i_3_n_0 : STD_LOGIC;
  signal RegsL_reg_0_7_6_7_i_4_n_0 : STD_LOGIC;
  signal \^sp16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SP16_A : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SP[11]_i_3_n_0\ : STD_LOGIC;
  signal \SP[11]_i_4_n_0\ : STD_LOGIC;
  signal \SP[11]_i_5_n_0\ : STD_LOGIC;
  signal \SP[11]_i_6_n_0\ : STD_LOGIC;
  signal \SP[15]_i_10_n_0\ : STD_LOGIC;
  signal \SP[15]_i_11_n_0\ : STD_LOGIC;
  signal \SP[15]_i_12_n_0\ : STD_LOGIC;
  signal \SP[15]_i_13_n_0\ : STD_LOGIC;
  signal \SP[15]_i_16_n_0\ : STD_LOGIC;
  signal \SP[15]_i_17_n_0\ : STD_LOGIC;
  signal \SP[15]_i_18_n_0\ : STD_LOGIC;
  signal \SP[15]_i_19_n_0\ : STD_LOGIC;
  signal \SP[15]_i_20_n_0\ : STD_LOGIC;
  signal \SP[15]_i_21_n_0\ : STD_LOGIC;
  signal \SP[3]_i_10_n_0\ : STD_LOGIC;
  signal \SP[3]_i_7_n_0\ : STD_LOGIC;
  signal \SP[3]_i_8_n_0\ : STD_LOGIC;
  signal \SP[3]_i_9_n_0\ : STD_LOGIC;
  signal \SP[7]_i_10_n_0\ : STD_LOGIC;
  signal \SP[7]_i_11_n_0\ : STD_LOGIC;
  signal \SP[7]_i_8_n_0\ : STD_LOGIC;
  signal \SP[7]_i_9_n_0\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \SP_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \SP_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \SP_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \SP_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \SP_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^htiming_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^htiming_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_alu/BitMask\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \i_alu/DAA_Q\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \i_alu/DAA_Q0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \i_alu/DAA_Q1\ : STD_LOGIC;
  signal \i_alu/DAA_Q__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \i_alu/DAA_Q__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mcycle_reg[0]\ : STD_LOGIC;
  signal \^mcycle_reg[1]_rep\ : STD_LOGIC;
  signal \^mcycle_reg[3]\ : STD_LOGIC;
  signal \mcycles[2]_i_10_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in0\ : STD_LOGIC;
  signal \^p_10_in\ : STD_LOGIC;
  signal \^p_3_in108_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal \NLW_ACC_reg[4]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_PC_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_SP_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC[0]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ACC[0]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ACC[0]_i_8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ACC[1]_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ACC[1]_i_12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ACC[1]_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ACC[1]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ACC[1]_i_8\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ACC[2]_i_11\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ACC[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ACC[2]_i_8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ACC[3]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ACC[3]_i_12\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ACC[3]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ACC[3]_i_8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ACC[4]_i_10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ACC[4]_i_11\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ACC[4]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ACC[5]_i_10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ACC[5]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ACC[6]_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ACC[6]_i_11\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ACC[6]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ACC[7]_i_20\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ACC[7]_i_25\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ACC[7]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \A[0]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A[10]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \A[11]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \A[12]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \A[13]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \A[14]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \A[15]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A[3]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A[4]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A[7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A[8]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A[9]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \BusA[0]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \BusA[2]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \BusA[3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \BusA[4]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \BusA[5]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \BusA[6]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \BusA[7]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \BusB[0]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \BusB[1]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \BusB[2]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \BusB[3]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \BusB[4]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \BusB[5]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \BusB[6]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \BusB[7]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_10\ : label is "soft_lutpair15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_0_1 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RegsH_reg_0_7_0_1 : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_0_1 : label is "i_reg/RegsH";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RegsH_reg_0_7_0_1 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RegsH_reg_0_7_0_1 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RegsH_reg_0_7_0_1 : label is 1;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_12 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_14 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_20 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_21 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_22 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_34 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_45 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_50 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_51 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_0_1_i_55 : label is "soft_lutpair14";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_2_3 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_2_3 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_2_3 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_2_3 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_2_3 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_2_3 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_2_3 : label is 2;
  attribute ram_slice_end of RegsH_reg_0_7_2_3 : label is 3;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_2_3_i_3 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_2_3_i_4 : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_4_5 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_4_5 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_4_5 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_4_5 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_4_5 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_4_5 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_4_5 : label is 4;
  attribute ram_slice_end of RegsH_reg_0_7_4_5 : label is 5;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_4_5_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_4_5_i_4 : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS of RegsH_reg_0_7_6_7 : label is "";
  attribute RTL_RAM_BITS of RegsH_reg_0_7_6_7 : label is 64;
  attribute RTL_RAM_NAME of RegsH_reg_0_7_6_7 : label is "i_reg/RegsH";
  attribute ram_addr_begin of RegsH_reg_0_7_6_7 : label is 0;
  attribute ram_addr_end of RegsH_reg_0_7_6_7 : label is 7;
  attribute ram_offset of RegsH_reg_0_7_6_7 : label is 0;
  attribute ram_slice_begin of RegsH_reg_0_7_6_7 : label is 6;
  attribute ram_slice_end of RegsH_reg_0_7_6_7 : label is 7;
  attribute SOFT_HLUTNM of RegsH_reg_0_7_6_7_i_3 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RegsH_reg_0_7_6_7_i_4 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_0_1 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_0_1 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_0_1 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_0_1 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_0_1 : label is 0;
  attribute ram_slice_end of RegsL_reg_0_7_0_1 : label is 1;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_0_1_i_4 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_0_1_i_5 : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_2_3 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_2_3 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_2_3 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_2_3 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_2_3 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_2_3 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_2_3 : label is 2;
  attribute ram_slice_end of RegsL_reg_0_7_2_3 : label is 3;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_2_3_i_3 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_2_3_i_4 : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_4_5 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_4_5 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_4_5 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_4_5 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_4_5 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_4_5 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_4_5 : label is 4;
  attribute ram_slice_end of RegsL_reg_0_7_4_5 : label is 5;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_4_5_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_4_5_i_4 : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS of RegsL_reg_0_7_6_7 : label is "";
  attribute RTL_RAM_BITS of RegsL_reg_0_7_6_7 : label is 64;
  attribute RTL_RAM_NAME of RegsL_reg_0_7_6_7 : label is "i_reg/RegsL";
  attribute ram_addr_begin of RegsL_reg_0_7_6_7 : label is 0;
  attribute ram_addr_end of RegsL_reg_0_7_6_7 : label is 7;
  attribute ram_offset of RegsL_reg_0_7_6_7 : label is 0;
  attribute ram_slice_begin of RegsL_reg_0_7_6_7 : label is 6;
  attribute ram_slice_end of RegsL_reg_0_7_6_7 : label is 7;
  attribute SOFT_HLUTNM of RegsL_reg_0_7_6_7_i_3 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RegsL_reg_0_7_6_7_i_4 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[7]_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mcycle[6]_i_22\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mcycles[1]_i_14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mcycles[2]_i_10\ : label is "soft_lutpair16";
begin
  ALU_Q(1 downto 0) <= \^alu_q\(1 downto 0);
  Auto_Wait_t1_reg <= \^auto_wait_t1_reg\;
  \BusA_reg[2]\(0) <= \^busa_reg[2]\(0);
  \BusA_reg[3]\ <= \^busa_reg[3]\;
  \BusA_reg[4]\ <= \^busa_reg[4]\;
  \BusA_reg[6]\ <= \^busa_reg[6]\;
  \BusA_reg[7]\ <= \^busa_reg[7]\;
  \BusB_reg[0]\ <= \^busb_reg[0]\;
  \BusB_reg[1]\ <= \^busb_reg[1]\;
  \BusB_reg[2]\ <= \^busb_reg[2]\;
  \BusB_reg[3]\ <= \^busb_reg[3]\;
  \BusB_reg[4]\ <= \^busb_reg[4]\;
  \BusB_reg[4]_0\ <= \^busb_reg[4]_0\;
  \BusB_reg[5]\ <= \^busb_reg[5]\;
  \BusB_reg[5]_0\ <= \^busb_reg[5]_0\;
  \BusB_reg[6]\ <= \^busb_reg[6]\;
  \BusB_reg[7]\ <= \^busb_reg[7]\;
  \BusB_reg[7]_0\ <= \^busb_reg[7]_0\;
  Carry_In <= \^carry_in\;
  D(15 downto 0) <= \^d\(15 downto 0);
  DAA_Q11_out <= \^daa_q11_out\;
  DAA_Q13_out <= \^daa_q13_out\;
  \F_reg[0]\ <= \^f_reg[0]\;
  \F_reg[1]\ <= \^f_reg[1]\;
  \F_reg[1]_0\ <= \^f_reg[1]_0\;
  \F_reg[1]_1\ <= \^f_reg[1]_1\;
  \F_reg[1]_2\ <= \^f_reg[1]_2\;
  \F_reg[7]\ <= \^f_reg[7]\;
  \IR_reg[0]_rep\ <= \^ir_reg[0]_rep\;
  \IR_reg[3]\ <= \^ir_reg[3]\;
  \IR_reg[3]_0\ <= \^ir_reg[3]_0\;
  \IR_reg[4]\ <= \^ir_reg[4]\;
  \IR_reg[4]_0\ <= \^ir_reg[4]_0\;
  \IR_reg[5]\ <= \^ir_reg[5]\;
  \IR_reg[5]_0\ <= \^ir_reg[5]_0\;
  \IR_reg[5]_1\ <= \^ir_reg[5]_1\;
  \IR_reg[5]_2\ <= \^ir_reg[5]_2\;
  \ISet_reg[1]\ <= \^iset_reg[1]\;
  \ISet_reg[1]_0\ <= \^iset_reg[1]_0\;
  \ISet_reg[1]_1\ <= \^iset_reg[1]_1\;
  O(0) <= \^o\(0);
  Q_t(7 downto 0) <= \^q_t\(7 downto 0);
  SP16(15 downto 0) <= \^sp16\(15 downto 0);
  \htiming_reg[1]\(0) <= \^htiming_reg[1]\(0);
  \htiming_reg[1]_0\(0) <= \^htiming_reg[1]_0\(0);
  \htiming_reg[1]_1\(0) <= \^htiming_reg[1]_1\(0);
  \htiming_reg[1]_2\(0) <= \^htiming_reg[1]_2\(0);
  \mcycle_reg[0]\ <= \^mcycle_reg[0]\;
  \mcycle_reg[1]_rep\ <= \^mcycle_reg[1]_rep\;
  \mcycle_reg[3]\ <= \^mcycle_reg[3]\;
  p_0_in <= \^p_0_in\;
  p_0_in0 <= \^p_0_in0\;
  p_10_in <= \^p_10_in\;
  p_3_in108_in <= \^p_3_in108_in\;
  p_9_in <= \^p_9_in\;
\ACC[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(4),
      O => \ACC[0]_i_10_n_0\
    );
\ACC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E5E5FF00E0E0"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[7]_i_21_0\,
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \F[7]_i_11\(1),
      I4 => \ACC[3]_i_2_0\(2),
      I5 => \F[7]_i_11\(7),
      O => \^ir_reg[5]_2\
    );
\ACC[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(0),
      I1 => ExchangeRp,
      I2 => \ACC[0]_i_4_n_0\,
      O => \^busb_reg[0]\
    );
\ACC[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[0]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(0),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(0),
      O => \ACC[0]_i_4_n_0\
    );
\ACC[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[0]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[4]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_2\,
      O => \ACC[0]_i_5_n_0\
    );
\ACC[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63BB63999CCC9C44"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(2),
      I1 => \SP_reg[15]_0\(0),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \ACC[7]_i_9_0\(1),
      I5 => \F[7]_i_11\(0),
      O => \^q_t\(0)
    );
\ACC[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(0),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[0]_i_10_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^ir_reg[5]_2\,
      O => \ACC[0]_i_7_n_0\
    );
\ACC[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(4),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(0),
      O => \^busb_reg[4]\
    );
\ACC[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(0),
      I1 => \F[2]_i_31\,
      I2 => \F[7]_i_11\(0),
      O => \^f_reg[1]_2\
    );
\ACC[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0040AAEAAA2A"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[7]_i_9_0\(2),
      I4 => \F[7]_i_11\(0),
      I5 => \SP_reg[15]_0\(0),
      O => \ACC[1]_i_10_n_0\
    );
\ACC[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(4),
      O => \ACC[1]_i_11_n_0\
    );
\ACC[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(2),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(0),
      O => \ACC[1]_i_12_n_0\
    );
\ACC[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(2),
      I2 => \F[7]_i_11\(3),
      I3 => \ACC_reg[3]_i_13_0\,
      O => \i_alu/DAA_Q1\
    );
\ACC[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SP_reg[15]_0\(1),
      I1 => ExchangeRp,
      I2 => \^alu_q\(0),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(1),
      O => \^busb_reg[1]\
    );
\ACC[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ACC[1]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(1),
      O => \^alu_q\(0)
    );
\ACC[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[1]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[5]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[1]_i_9_n_0\,
      O => \ACC[1]_i_5_n_0\
    );
\ACC[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[1]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(1),
      I5 => \F[7]_i_11\(1),
      O => \^q_t\(1)
    );
\ACC[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(1),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[1]_i_11_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[1]_i_12_n_0\,
      O => \ACC[1]_i_7_n_0\
    );
\ACC[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(1),
      O => \^busb_reg[5]\
    );
\ACC[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \^o\(0),
      I1 => \F[2]_i_31\,
      I2 => \^busa_reg[2]\(0),
      I3 => \^daa_q11_out\,
      I4 => \F[7]_i_11\(1),
      I5 => \i_alu/DAA_Q1\,
      O => \ACC[1]_i_9_n_0\
    );
\ACC[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \SP_reg[15]_0\(1),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(1),
      I3 => \ACC[1]_i_10_n_0\,
      O => \ACC[2]_i_10_n_0\
    );
\ACC[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(1),
      O => \^busa_reg[3]\
    );
\ACC[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(2),
      I1 => ExchangeRp,
      I2 => \ACC[2]_i_4_n_0\,
      O => \^busb_reg[2]\
    );
\ACC[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[2]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(2),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(2),
      O => \ACC[2]_i_4_n_0\
    );
\ACC[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[2]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \ACC[2]_i_8_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_0\,
      O => \ACC[2]_i_5_n_0\
    );
\ACC[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[2]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(2),
      I5 => \F[7]_i_11\(2),
      O => \^q_t\(2)
    );
\ACC[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FD48A8"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(2),
      I2 => \^ir_reg[3]_0\,
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \^busa_reg[3]\,
      O => \ACC[2]_i_7_n_0\
    );
\ACC[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(2),
      O => \ACC[2]_i_8_n_0\
    );
\ACC[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(2),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(2),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q__0\(2),
      O => \^f_reg[1]_0\
    );
\ACC[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6727260F6E4E460"
    )
        port map (
      I0 => \SP_reg[15]_0\(2),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(2),
      I3 => \ACC[1]_i_10_n_0\,
      I4 => \F[7]_i_11\(1),
      I5 => \SP_reg[15]_0\(1),
      O => \ACC[3]_i_10_n_0\
    );
\ACC[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(3),
      O => \^ir_reg[3]\
    );
\ACC[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(2),
      O => \^busa_reg[4]\
    );
\ACC[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01AA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(2),
      I2 => \F[7]_i_11\(1),
      I3 => \F[7]_i_11\(3),
      O => \ACC[3]_i_14_n_0\
    );
\ACC[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[3]_i_15_n_0\
    );
\ACC[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SP_reg[15]_0\(3),
      I1 => ExchangeRp,
      I2 => \^alu_q\(1),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(3),
      O => \^busb_reg[3]\
    );
\ACC[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ACC[3]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(3),
      O => \^alu_q\(1)
    );
\ACC[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[3]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \^busb_reg[7]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^p_9_in\,
      O => \ACC[3]_i_5_n_0\
    );
\ACC[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[3]_i_10_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(3),
      I5 => \F[7]_i_11\(3),
      O => \^q_t\(3)
    );
\ACC[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(3),
      I2 => \ACC[3]_i_2_0\(4),
      I3 => \^ir_reg[3]\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^busa_reg[4]\,
      O => \ACC[3]_i_7_n_0\
    );
\ACC[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(7),
      I1 => \ACC[7]_i_9_0\(0),
      I2 => \SP_reg[15]_0\(3),
      O => \^busb_reg[7]\
    );
\ACC[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(3),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(3),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q__0\(3),
      O => \^p_9_in\
    );
\ACC[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      O => \ACC[4]_i_10_n_0\
    );
\ACC[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(5),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(3),
      O => \ACC[4]_i_11_n_0\
    );
\ACC[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      O => \ACC[4]_i_14_n_0\
    );
\ACC[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_15_n_0\
    );
\ACC[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC_reg[3]_i_13_0\,
      I2 => \F[7]_i_11\(4),
      O => \ACC[4]_i_16_n_0\
    );
\ACC[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30CB"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_17_n_0\
    );
\ACC[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB50"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_18_n_0\
    );
\ACC[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_19_n_0\
    );
\ACC[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(4),
      I1 => ExchangeRp,
      I2 => \ACC[4]_i_4_n_0\,
      O => \^busb_reg[4]_0\
    );
\ACC[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      O => \ACC[4]_i_20_n_0\
    );
\ACC[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_21_n_0\
    );
\ACC[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \F[7]_i_11\(3),
      I1 => \ACC_reg[3]_i_13_0\,
      I2 => \F[7]_i_11\(4),
      O => \ACC[4]_i_22_n_0\
    );
\ACC[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30CB"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_23_n_0\
    );
\ACC[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB50"
    )
        port map (
      I0 => \F[7]_i_11\(1),
      I1 => \F[7]_i_11\(3),
      I2 => \ACC_reg[3]_i_13_0\,
      I3 => \F[7]_i_11\(2),
      O => \ACC[4]_i_24_n_0\
    );
\ACC[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \ACC_reg[3]_i_13_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(2),
      I3 => \F[7]_i_11\(1),
      O => \ACC[4]_i_25_n_0\
    );
\ACC[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[4]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(4),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(4),
      O => \ACC[4]_i_4_n_0\
    );
\ACC[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[4]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(4),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]_1\,
      O => \ACC[4]_i_5_n_0\
    );
\ACC[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F78F44BF0834BB0"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \SP_reg[15]_0\(4),
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \^p_0_in\,
      I5 => \F[7]_i_11\(4),
      O => \^q_t\(4)
    );
\ACC[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(4),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[4]_i_10_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[4]_i_11_n_0\,
      O => \ACC[4]_i_7_n_0\
    );
\ACC[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F[7]_i_12\(0),
      I1 => \F[2]_i_31\,
      I2 => \i_alu/DAA_Q0\(4),
      I3 => \^daa_q11_out\,
      I4 => \i_alu/DAA_Q\(4),
      O => \^f_reg[1]_1\
    );
\ACC[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \SP_reg[15]_0\(3),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(3),
      I3 => \ACC[3]_i_10_n_0\,
      O => \^p_0_in\
    );
\ACC[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(6),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(4),
      O => \^busa_reg[6]\
    );
\ACC[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => ExchangeRp,
      I2 => \ACC[5]_i_4_n_0\,
      O => \^busb_reg[5]_0\
    );
\ACC[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[5]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(5),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(5),
      O => \ACC[5]_i_4_n_0\
    );
\ACC[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[5]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(5),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^p_10_in\,
      O => \ACC[5]_i_5_n_0\
    );
\ACC[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[5]_i_9_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(5),
      I5 => \F[7]_i_11\(5),
      O => \^q_t\(5)
    );
\ACC[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884DDDF8884888A"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(5),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \ACC[7]_i_20_n_0\,
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^busa_reg[6]\,
      O => \ACC[5]_i_7_n_0\
    );
\ACC[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \F[7]_i_12\(1),
      I1 => \^daa_q13_out\,
      I2 => \F[2]_i_31\,
      I3 => IncDecZ_i_22(0),
      I4 => \^daa_q11_out\,
      I5 => \F[2]_i_31_0\(0),
      O => \^p_10_in\
    );
\ACC[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FEF0E08FEF880E0"
    )
        port map (
      I0 => \ACC[3]_i_10_n_0\,
      I1 => \F[7]_i_11\(3),
      I2 => \ACC[7]_i_9_0\(1),
      I3 => \SP_reg[15]_0\(3),
      I4 => \F[7]_i_11\(4),
      I5 => \SP_reg[15]_0\(4),
      O => \ACC[5]_i_9_n_0\
    );
\ACC[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(4),
      I2 => \ACC[3]_i_2_0\(2),
      O => \i_alu/BitMask\(6)
    );
\ACC[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F[7]_i_11\(7),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \F[7]_i_11\(5),
      O => \ACC[6]_i_11_n_0\
    );
\ACC[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^daa_q13_out\,
      I1 => \F[7]_i_12\(1),
      O => \^busa_reg[7]\
    );
\ACC[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
        port map (
      I0 => \F[2]_i_31_0\(2),
      I1 => \F[2]_i_31_0\(1),
      I2 => \F[2]_i_31_0\(0),
      I3 => \F[2]_i_31_0\(3),
      I4 => \ACC[7]_i_21_0\,
      O => \^daa_q11_out\
    );
\ACC[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => ExchangeRp,
      I2 => \ACC[6]_i_4_n_0\,
      O => \^busb_reg[6]\
    );
\ACC[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[6]_i_5_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(6),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(6),
      O => \ACC[6]_i_4_n_0\
    );
\ACC[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[6]_i_7_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(6),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \ACC[6]_i_8_n_0\,
      O => \ACC[6]_i_5_n_0\
    );
\ACC[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F74F48BF48B0B30"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \ACC[6]_i_9_n_0\,
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(6),
      I5 => \F[7]_i_11\(6),
      O => \^q_t\(6)
    );
\ACC[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FD48A8"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(6),
      I2 => \i_alu/BitMask\(6),
      I3 => \ACC[7]_i_9_0\(0),
      I4 => \ACC[6]_i_11_n_0\,
      O => \ACC[6]_i_7_n_0\
    );
\ACC[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \^busa_reg[7]\,
      I1 => \F[7]_i_12\(2),
      I2 => \F[2]_i_31\,
      I3 => IncDecZ_i_22(1),
      I4 => \^daa_q11_out\,
      I5 => \F[2]_i_31_0\(1),
      O => \ACC[6]_i_8_n_0\
    );
\ACC[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F672E472E46060"
    )
        port map (
      I0 => \SP_reg[15]_0\(5),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(5),
      I3 => \SP_reg[15]_0\(4),
      I4 => \F[7]_i_11\(4),
      I5 => \^p_0_in\,
      O => \ACC[6]_i_9_n_0\
    );
\ACC[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \ACC[3]_i_2_2\,
      I1 => \ACC[3]_i_2_0\(6),
      I2 => \ACC[7]_i_14_n_0\,
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \ACC[3]_i_2_1\,
      O => ExchangeRp
    );
\ACC[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[7]_i_15_n_0\,
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \^q_t\(7),
      I3 => \SP_reg[3]\,
      I4 => \BusA_reg[7]_0\(7),
      O => \ACC[7]_i_11_n_0\
    );
\ACC[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \ACC[7]_i_9_0\(3),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \ACC[7]_i_9_0\(0),
      O => \ACC[7]_i_13_n_0\
    );
\ACC[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BFBFBFBFBF"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(3),
      I4 => \ACC[3]_i_2_0\(2),
      I5 => \ACC[3]_i_2_0\(4),
      O => \ACC[7]_i_14_n_0\
    );
\ACC[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA3AFA0ACA0A"
    )
        port map (
      I0 => \ACC[7]_i_17_n_0\,
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \ACC[7]_i_9_0\(2),
      I3 => \F[7]_i_11\(7),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^f_reg[1]\,
      O => \ACC[7]_i_15_n_0\
    );
\ACC[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F78F083F44B4BB0"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(0),
      I1 => \ACC[7]_i_9_0\(2),
      I2 => \F[7]_i_11\(7),
      I3 => \ACC[7]_i_9_0\(1),
      I4 => \SP_reg[15]_0\(7),
      I5 => \^carry_in\,
      O => \^q_t\(7)
    );
\ACC[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488DFDD84888A88"
    )
        port map (
      I0 => \ACC[7]_i_9_0\(1),
      I1 => \SP_reg[15]_0\(7),
      I2 => \ACC[7]_i_20_n_0\,
      I3 => \ACC[3]_i_2_0\(3),
      I4 => \ACC[7]_i_9_0\(0),
      I5 => \^ir_reg[4]_0\,
      O => \ACC[7]_i_17_n_0\
    );
\ACC[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F70FFFF8F700000"
    )
        port map (
      I0 => \F[7]_i_12\(1),
      I1 => \F[7]_i_12\(2),
      I2 => \^daa_q13_out\,
      I3 => \F[7]_i_12\(3),
      I4 => \F[2]_i_31\,
      I5 => \^f_reg[0]\,
      O => \^f_reg[1]\
    );
\ACC[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6727260F6E4E460"
    )
        port map (
      I0 => \SP_reg[15]_0\(6),
      I1 => \ACC[7]_i_9_0\(1),
      I2 => \F[7]_i_11\(6),
      I3 => \ACC[5]_i_9_n_0\,
      I4 => \F[7]_i_11\(5),
      I5 => \SP_reg[15]_0\(5),
      O => \^carry_in\
    );
\ACC[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(4),
      O => \ACC[7]_i_20_n_0\
    );
\ACC[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40FFFF4F400000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \F[7]_i_11\(7),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \F[7]_i_11\(6),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => \ACC[7]_i_25_n_0\,
      O => \^ir_reg[4]_0\
    );
\ACC[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACC[7]_i_31_n_0\,
      I1 => \F[7]_i_11\(7),
      I2 => \ACC[7]_i_21_0\,
      O => \^daa_q13_out\
    );
\ACC[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA888C"
    )
        port map (
      I0 => IncDecZ_i_22(2),
      I1 => \F[2]_i_31_0\(2),
      I2 => \F[2]_i_31_0\(1),
      I3 => \F[2]_i_31_0\(0),
      I4 => \F[2]_i_31_0\(3),
      I5 => \ACC[7]_i_21_0\,
      O => \^f_reg[0]\
    );
\ACC[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ACC[7]_i_21_0\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \F[7]_i_11\(0),
      I3 => \ACC[3]_i_2_0\(2),
      I4 => \F[7]_i_11\(6),
      O => \ACC[7]_i_25_n_0\
    );
\ACC[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAAA"
    )
        port map (
      I0 => \F[7]_i_11\(5),
      I1 => \F[7]_i_11\(3),
      I2 => \F[7]_i_11\(1),
      I3 => \F[7]_i_11\(2),
      I4 => \F[7]_i_11\(4),
      I5 => \F[7]_i_11\(6),
      O => \ACC[7]_i_31_n_0\
    );
\ACC[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SP_reg[15]_0\(7),
      I1 => ExchangeRp,
      I2 => \ACC[7]_i_11_n_0\,
      O => \^busb_reg[7]_0\
    );
\ACC[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040000"
    )
        port map (
      I0 => \dout[7]_i_3_0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(0),
      I2 => \SP_reg[3]\,
      I3 => \ACC[7]_i_13_n_0\,
      I4 => \dout[7]_i_3\(4),
      O => \^auto_wait_t1_reg\
    );
\ACC_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BusA_reg[3]_0\(0),
      CO(2) => \ACC_reg[3]_i_13_n_1\,
      CO(1) => \ACC_reg[3]_i_13_n_2\,
      CO(0) => \ACC_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \F[7]_i_11\(3),
      DI(2) => '0',
      DI(1) => \F[7]_i_11\(1),
      DI(0) => '0',
      O(3 downto 2) => \i_alu/DAA_Q__1\(3 downto 2),
      O(1) => \^o\(0),
      O(0) => \i_alu/DAA_Q__1\(0),
      S(3) => \ACC[3]_i_14_n_0\,
      S(2) => \F[7]_i_11\(2),
      S(1) => \ACC[3]_i_15_n_0\,
      S(0) => \F[7]_i_11\(0)
    );
\ACC_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BusA_reg[2]_0\(0),
      CO(2) => \ACC_reg[4]_i_12_n_1\,
      CO(1) => \ACC_reg[4]_i_12_n_2\,
      CO(0) => \ACC_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \ACC[4]_i_14_n_0\,
      DI(2) => \F[7]_i_11\(2),
      DI(1) => \ACC[4]_i_15_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \i_alu/DAA_Q0\(4 downto 2),
      O(0) => \NLW_ACC_reg[4]_i_12_O_UNCONNECTED\(0),
      S(3) => \ACC[4]_i_16_n_0\,
      S(2) => \ACC[4]_i_17_n_0\,
      S(1) => \ACC[4]_i_18_n_0\,
      S(0) => \ACC[4]_i_19_n_0\
    );
\ACC_reg[4]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \ACC_reg[4]_i_13_n_1\,
      CO(1) => \ACC_reg[4]_i_13_n_2\,
      CO(0) => \ACC_reg[4]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ACC[4]_i_20_n_0\,
      DI(2) => \F[7]_i_11\(2),
      DI(1) => \ACC[4]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \i_alu/DAA_Q\(4),
      O(2 downto 1) => \i_alu/DAA_Q__0\(3 downto 2),
      O(0) => \^busa_reg[2]\(0),
      S(3) => \ACC[4]_i_22_n_0\,
      S(2) => \ACC[4]_i_23_n_0\,
      S(1) => \ACC[4]_i_24_n_0\,
      S(0) => \ACC[4]_i_25_n_0\
    );
\A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[0]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[0]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[0]_i_4_n_0\,
      I5 => \A_reg[0]_1\,
      O => \di_reg_reg[7]\(0)
    );
\A[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(0),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(0),
      O => \A[0]_i_2_n_0\
    );
\A[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[0]_i_6_n_0\,
      I1 => \PC_reg[3]\,
      I2 => Set_Addr_To(1),
      O => \A[0]_i_3_n_0\
    );
\A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(0),
      I1 => \A_reg[3]\,
      I2 => \PC_reg[3]\,
      I3 => \A_reg[3]_0\,
      I4 => data1(0),
      I5 => \A_reg[6]\,
      O => \A[0]_i_4_n_0\
    );
\A[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE4E4FF00"
    )
        port map (
      I0 => Set_Addr_To(0),
      I1 => \BusA_reg[7]_0\(0),
      I2 => \BusA_reg[7]_2\(0),
      I3 => data1(0),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[0]_i_6_n_0\
    );
\A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[10]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[10]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[10]\,
      I5 => \A[10]_i_5_n_0\,
      O => \di_reg_reg[7]\(10)
    );
\A[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(10),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(2),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(10),
      O => \A[10]_i_2_n_0\
    );
\A[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(2),
      I1 => \A_reg[6]\,
      I2 => \A[10]_i_6_n_0\,
      O => \A[10]_i_3_n_0\
    );
\A[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(2),
      I1 => data1(10),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(10),
      O => \A[10]_i_5_n_0\
    );
\A[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(10),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(2),
      I3 => Set_Addr_To(2),
      I4 => data1(10),
      O => \A[10]_i_6_n_0\
    );
\A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[11]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[11]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[11]\,
      I5 => \A[11]_i_5_n_0\,
      O => \di_reg_reg[7]\(11)
    );
\A[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(11),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(3),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(11),
      O => \A[11]_i_2_n_0\
    );
\A[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(3),
      I1 => \A_reg[6]\,
      I2 => \A[11]_i_6_n_0\,
      O => \A[11]_i_3_n_0\
    );
\A[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(3),
      I1 => data1(11),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(11),
      O => \A[11]_i_5_n_0\
    );
\A[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(11),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(3),
      I3 => Set_Addr_To(2),
      I4 => data1(11),
      O => \A[11]_i_6_n_0\
    );
\A[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[12]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[12]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[12]\,
      I5 => \A[12]_i_5_n_0\,
      O => \di_reg_reg[7]\(12)
    );
\A[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(12),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(4),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(12),
      O => \A[12]_i_2_n_0\
    );
\A[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(4),
      I1 => \A_reg[6]\,
      I2 => \A[12]_i_6_n_0\,
      O => \A[12]_i_3_n_0\
    );
\A[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(4),
      I1 => data1(12),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(12),
      O => \A[12]_i_5_n_0\
    );
\A[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(12),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(4),
      I3 => Set_Addr_To(2),
      I4 => data1(12),
      O => \A[12]_i_6_n_0\
    );
\A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[13]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[13]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[13]\,
      I5 => \A[13]_i_5_n_0\,
      O => \di_reg_reg[7]\(13)
    );
\A[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(13),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(5),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(13),
      O => \A[13]_i_2_n_0\
    );
\A[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(5),
      I1 => \A_reg[6]\,
      I2 => \A[13]_i_6_n_0\,
      O => \A[13]_i_3_n_0\
    );
\A[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(5),
      I1 => data1(13),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(13),
      O => \A[13]_i_5_n_0\
    );
\A[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(13),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(5),
      I3 => Set_Addr_To(2),
      I4 => data1(13),
      O => \A[13]_i_6_n_0\
    );
\A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[14]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[14]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[14]_i_4_n_0\,
      I5 => \A_reg[14]\,
      O => \di_reg_reg[7]\(14)
    );
\A[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(14),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(6),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(14),
      O => \A[14]_i_2_n_0\
    );
\A[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[14]_i_6_n_0\,
      I1 => data7(6),
      I2 => Set_Addr_To(1),
      O => \A[14]_i_3_n_0\
    );
\A[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(14),
      I1 => \A_reg[3]\,
      I2 => data7(6),
      I3 => \A_reg[3]_0\,
      I4 => data1(14),
      I5 => \A_reg[6]\,
      O => \A[14]_i_4_n_0\
    );
\A[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(6),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(14),
      I3 => data1(14),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[14]_i_6_n_0\
    );
\A[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(7),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(15),
      I3 => data1(15),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[15]_i_13_n_0\
    );
\A[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[15]_i_3_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[15]_i_5_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[15]_i_7_n_0\,
      I5 => \A_reg[15]_2\,
      O => \di_reg_reg[7]\(15)
    );
\A[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(15),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(7),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(15),
      O => \A[15]_i_3_n_0\
    );
\A[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[15]_i_13_n_0\,
      I1 => data7(7),
      I2 => Set_Addr_To(1),
      O => \A[15]_i_5_n_0\
    );
\A[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(15),
      I1 => \A_reg[3]\,
      I2 => data7(7),
      I3 => \A_reg[3]_0\,
      I4 => data1(15),
      I5 => \A_reg[6]\,
      O => \A[15]_i_7_n_0\
    );
\A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \A[1]_i_2_n_0\,
      I1 => \A_reg[1]_0\,
      I2 => \A_reg[6]\,
      I3 => \A[1]_i_4_n_0\,
      I4 => \A_reg[15]_1\,
      I5 => \A[1]_i_5_n_0\,
      O => \di_reg_reg[7]\(1)
    );
\A[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[1]_1\,
      I3 => \A_reg[6]\,
      I4 => \A[1]_i_6_n_0\,
      O => \A[1]_i_2_n_0\
    );
\A[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(1),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[1]_1\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(1),
      O => \A[1]_i_4_n_0\
    );
\A[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004404BB0BFF0F"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(1),
      I5 => \A_reg[15]\(1),
      O => \A[1]_i_5_n_0\
    );
\A[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(1),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(1),
      I3 => Set_Addr_To(2),
      I4 => data1(1),
      O => \A[1]_i_6_n_0\
    );
\A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[2]_i_2_n_0\,
      I1 => \A[2]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[2]\,
      I4 => \A_reg[6]\,
      I5 => \A[2]_i_5_n_0\,
      O => \di_reg_reg[7]\(2)
    );
\A[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(2),
      I5 => \A_reg[15]\(2),
      O => \A[2]_i_2_n_0\
    );
\A[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[2]_0\,
      I3 => \A_reg[6]\,
      I4 => \A[2]_i_6_n_0\,
      O => \A[2]_i_3_n_0\
    );
\A[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(2),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[2]_0\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(2),
      O => \A[2]_i_5_n_0\
    );
\A[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(2),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(2),
      I3 => Set_Addr_To(2),
      I4 => data1(2),
      O => \A[2]_i_6_n_0\
    );
\A[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[3]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[3]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[3]_1\,
      I5 => \A[3]_i_5_n_0\,
      O => \di_reg_reg[7]\(3)
    );
\A[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(3),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(3),
      O => \A[3]_i_2_n_0\
    );
\A[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[3]_0\,
      I1 => \A_reg[6]\,
      I2 => \A[3]_i_6_n_0\,
      O => \A[3]_i_3_n_0\
    );
\A[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[3]_0\,
      I1 => data1(3),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(3),
      O => \A[3]_i_5_n_0\
    );
\A[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(3),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(3),
      I3 => Set_Addr_To(2),
      I4 => data1(3),
      O => \A[3]_i_6_n_0\
    );
\A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[4]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[4]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[4]\,
      I5 => \A[4]_i_5_n_0\,
      O => \di_reg_reg[7]\(4)
    );
\A[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(4),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(4),
      O => \A[4]_i_2_n_0\
    );
\A[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[7]\,
      I1 => \A_reg[6]\,
      I2 => \A[4]_i_6_n_0\,
      O => \A[4]_i_3_n_0\
    );
\A[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[7]\,
      I1 => data1(4),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(4),
      O => \A[4]_i_5_n_0\
    );
\A[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(4),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(4),
      I3 => Set_Addr_To(2),
      I4 => data1(4),
      O => \A[4]_i_6_n_0\
    );
\A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[5]_i_2_n_0\,
      I1 => \A[5]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[5]\,
      I4 => \A_reg[6]\,
      I5 => \A[5]_i_5_n_0\,
      O => \di_reg_reg[7]\(5)
    );
\A[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(5),
      I5 => \A_reg[15]\(5),
      O => \A[5]_i_2_n_0\
    );
\A[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[5]_0\,
      I3 => \A_reg[6]\,
      I4 => \A[5]_i_6_n_0\,
      O => \A[5]_i_3_n_0\
    );
\A[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(5),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[5]_0\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(5),
      O => \A[5]_i_5_n_0\
    );
\A[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(5),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(5),
      I3 => Set_Addr_To(2),
      I4 => data1(5),
      O => \A[5]_i_6_n_0\
    );
\A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \A[6]_i_2_n_0\,
      I1 => \A[6]_i_3_n_0\,
      I2 => \A_reg[15]_1\,
      I3 => \A_reg[6]_0\,
      I4 => \A_reg[6]\,
      I5 => \A[6]_i_6_n_0\,
      O => \di_reg_reg[7]\(6)
    );
\A[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFB44F400F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \A_reg[0]\,
      I3 => \A_reg[0]_0\,
      I4 => data1(6),
      I5 => \A_reg[15]\(6),
      O => \A[6]_i_2_n_0\
    );
\A[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_reg[15]_0\,
      I1 => \A_reg[15]_1\,
      I2 => \A_reg[6]_1\,
      I3 => \A_reg[6]\,
      I4 => \A[6]_i_7_n_0\,
      O => \A[6]_i_3_n_0\
    );
\A[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => data1(6),
      I1 => \RegBusA_r_reg[1]\,
      I2 => \A_reg[1]\,
      I3 => \A_reg[6]_1\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(6),
      O => \A[6]_i_6_n_0\
    );
\A[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(6),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(6),
      I3 => Set_Addr_To(2),
      I4 => data1(6),
      O => \A[6]_i_7_n_0\
    );
\A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[7]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[7]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[7]\,
      I5 => \A[7]_i_5_n_0\,
      O => \di_reg_reg[7]\(7)
    );
\A[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D000D0D0"
    )
        port map (
      I0 => \A_reg[0]\,
      I1 => \A_reg[0]_0\,
      I2 => \A_reg[15]\(7),
      I3 => Jump,
      I4 => JumpXY,
      I5 => data1(7),
      O => \A[7]_i_2_n_0\
    );
\A[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_reg[7]_0\,
      I1 => \A_reg[6]\,
      I2 => \A[7]_i_6_n_0\,
      O => \A[7]_i_3_n_0\
    );
\A[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => \PC_reg[7]_0\,
      I1 => data1(7),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(7),
      O => \A[7]_i_5_n_0\
    );
\A[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(7),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_0\(7),
      I3 => Set_Addr_To(2),
      I4 => data1(7),
      O => \A[7]_i_6_n_0\
    );
\A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[8]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[8]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A_reg[8]\,
      I5 => \A[8]_i_5_n_0\,
      O => \di_reg_reg[7]\(8)
    );
\A[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(8),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(0),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(8),
      O => \A[8]_i_2_n_0\
    );
\A[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data7(0),
      I1 => \A_reg[6]\,
      I2 => \A[8]_i_6_n_0\,
      O => \A[8]_i_3_n_0\
    );
\A[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00CF008A00C000"
    )
        port map (
      I0 => data7(0),
      I1 => data1(8),
      I2 => \A_reg[3]_0\,
      I3 => \A_reg[6]\,
      I4 => \A_reg[3]\,
      I5 => \A_reg[15]\(8),
      O => \A[8]_i_5_n_0\
    );
\A[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \BusA_reg[7]_2\(8),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_1\(0),
      I3 => Set_Addr_To(2),
      I4 => data1(8),
      O => \A[8]_i_6_n_0\
    );
\A[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBAAA"
    )
        port map (
      I0 => \A[9]_i_2_n_0\,
      I1 => \A_reg[15]_0\,
      I2 => \A[9]_i_3_n_0\,
      I3 => \A_reg[15]_1\,
      I4 => \A[9]_i_4_n_0\,
      I5 => \A_reg[9]\,
      O => \di_reg_reg[7]\(9)
    );
\A[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FFFFF808F808"
    )
        port map (
      I0 => data1(9),
      I1 => JumpXY,
      I2 => Jump,
      I3 => \BusA_reg[7]_0\(1),
      I4 => \A_reg[15]_3\,
      I5 => \A_reg[15]\(9),
      O => \A[9]_i_2_n_0\
    );
\A[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \A[9]_i_6_n_0\,
      I1 => data7(1),
      I2 => Set_Addr_To(1),
      O => \A[9]_i_3_n_0\
    );
\A[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \A_reg[15]\(9),
      I1 => \A_reg[3]\,
      I2 => data7(1),
      I3 => \A_reg[3]_0\,
      I4 => data1(9),
      I5 => \A_reg[6]\,
      O => \A[9]_i_4_n_0\
    );
\A[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2FF00"
    )
        port map (
      I0 => \BusA_reg[7]_1\(1),
      I1 => Set_Addr_To(0),
      I2 => \BusA_reg[7]_2\(9),
      I3 => data1(9),
      I4 => Set_Addr_To(2),
      I5 => \A_reg[6]\,
      O => \A[9]_i_6_n_0\
    );
BTR_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(0),
      I2 => \ACC[3]_i_2_0\(4),
      I3 => \SP[15]_i_20_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_41_0,
      O => \^mcycle_reg[1]_rep\
    );
\BusA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(8),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(0),
      I4 => Set_BusA_To(3),
      I5 => \BusA[0]_i_2_n_0\,
      O => \SP_reg[15]\(0)
    );
\BusA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[0]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(0),
      I5 => \BusA_reg[7]_1\(0),
      O => \BusA[0]_i_2_n_0\
    );
\BusA[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Set_BusA_To(0),
      I2 => \^d\(8),
      O => \BusA[0]_i_3_n_0\
    );
\BusA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(9),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(1),
      I4 => Set_BusA_To(3),
      I5 => \BusA[1]_i_2_n_0\,
      O => \SP_reg[15]\(1)
    );
\BusA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[1]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(1),
      I5 => \BusA_reg[7]_1\(1),
      O => \BusA[1]_i_2_n_0\
    );
\BusA[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Set_BusA_To(0),
      I2 => \^d\(9),
      O => \BusA[1]_i_3_n_0\
    );
\BusA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(10),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(2),
      I4 => Set_BusA_To(3),
      I5 => \BusA[2]_i_2_n_0\,
      O => \SP_reg[15]\(2)
    );
\BusA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[2]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(2),
      I5 => \BusA_reg[7]_1\(2),
      O => \BusA[2]_i_2_n_0\
    );
\BusA[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Set_BusA_To(0),
      I2 => \^d\(10),
      O => \BusA[2]_i_3_n_0\
    );
\BusA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(11),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(3),
      I4 => Set_BusA_To(3),
      I5 => \BusA[3]_i_2_n_0\,
      O => \SP_reg[15]\(3)
    );
\BusA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[3]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(3),
      I5 => \BusA_reg[7]_1\(3),
      O => \BusA[3]_i_2_n_0\
    );
\BusA[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Set_BusA_To(0),
      I2 => \^d\(11),
      O => \BusA[3]_i_3_n_0\
    );
\BusA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(12),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(4),
      I4 => Set_BusA_To(3),
      I5 => \BusA[4]_i_2_n_0\,
      O => \SP_reg[15]\(4)
    );
\BusA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[4]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(4),
      I5 => \BusA_reg[7]_1\(4),
      O => \BusA[4]_i_2_n_0\
    );
\BusA[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Set_BusA_To(0),
      I2 => \^d\(12),
      O => \BusA[4]_i_3_n_0\
    );
\BusA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(13),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(5),
      I4 => Set_BusA_To(3),
      I5 => \BusA[5]_i_2_n_0\,
      O => \SP_reg[15]\(5)
    );
\BusA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[5]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(5),
      I5 => \BusA_reg[7]_1\(5),
      O => \BusA[5]_i_2_n_0\
    );
\BusA[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Set_BusA_To(0),
      I2 => \^d\(13),
      O => \BusA[5]_i_3_n_0\
    );
\BusA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \BusA_reg[0]\,
      I1 => \BusA_reg[7]_2\(14),
      I2 => \BusA_reg[0]_0\,
      I3 => \BusA_reg[7]_2\(6),
      I4 => Set_BusA_To(3),
      I5 => \BusA[6]_i_2_n_0\,
      O => \SP_reg[15]\(6)
    );
\BusA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[6]_i_3_n_0\,
      I4 => \BusA_reg[7]_0\(6),
      I5 => \BusA_reg[7]_1\(6),
      O => \BusA[6]_i_2_n_0\
    );
\BusA[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Set_BusA_To(0),
      I2 => \^d\(14),
      O => \BusA[6]_i_3_n_0\
    );
\BusA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \BusA_reg[7]_2\(15),
      I1 => \BusA_reg[0]_0\,
      I2 => \BusA_reg[7]_2\(7),
      I3 => \BusA_reg[0]\,
      I4 => Set_BusA_To(3),
      I5 => \BusA[7]_i_4_n_0\,
      O => \SP_reg[15]\(7)
    );
\BusA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F7807F087700"
    )
        port map (
      I0 => Set_BusA_To(2),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(0),
      I3 => \BusA[7]_i_5_n_0\,
      I4 => \BusA_reg[7]_0\(7),
      I5 => \BusA_reg[7]_1\(7),
      O => \BusA[7]_i_4_n_0\
    );
\BusA[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Set_BusA_To(0),
      I2 => \^d\(15),
      O => \BusA[7]_i_5_n_0\
    );
\BusB[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[0]_0\,
      I1 => \BusB_reg[0]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[0]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[0]_i_5_n_0\,
      O => \SP_reg[7]\(0)
    );
\BusB[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(0),
      I1 => Set_BusB_To(0),
      I2 => DOBH(0),
      O => \BusB[0]_i_5_n_0\
    );
\BusB[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[1]_0\,
      I1 => \BusB_reg[1]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[1]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[1]_i_5_n_0\,
      O => \SP_reg[7]\(1)
    );
\BusB[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(1),
      I1 => Set_BusB_To(0),
      I2 => DOBH(1),
      O => \BusB[1]_i_5_n_0\
    );
\BusB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[2]_0\,
      I1 => \BusB_reg[2]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[2]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[2]_i_5_n_0\,
      O => \SP_reg[7]\(2)
    );
\BusB[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(2),
      I1 => Set_BusB_To(0),
      I2 => DOBH(2),
      O => \BusB[2]_i_5_n_0\
    );
\BusB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[3]_0\,
      I1 => \BusB_reg[3]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[3]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[3]_i_5_n_0\,
      O => \SP_reg[7]\(3)
    );
\BusB[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(3),
      I1 => Set_BusB_To(0),
      I2 => DOBH(3),
      O => \BusB[3]_i_5_n_0\
    );
\BusB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[4]_1\,
      I1 => \BusB_reg[4]_2\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[4]_3\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[4]_i_5_n_0\,
      O => \SP_reg[7]\(4)
    );
\BusB[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(4),
      I1 => Set_BusB_To(0),
      I2 => DOBH(4),
      O => \BusB[4]_i_5_n_0\
    );
\BusB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[5]_1\,
      I1 => \BusB_reg[5]_2\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[5]_3\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[5]_i_5_n_0\,
      O => \SP_reg[7]\(5)
    );
\BusB[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(5),
      I1 => Set_BusB_To(0),
      I2 => DOBH(5),
      O => \BusB[5]_i_5_n_0\
    );
\BusB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[6]_0\,
      I1 => \BusB_reg[6]_1\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[6]_2\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[6]_i_5_n_0\,
      O => \SP_reg[7]\(6)
    );
\BusB[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(6),
      I1 => Set_BusB_To(0),
      I2 => DOBH(6),
      O => \BusB[6]_i_5_n_0\
    );
\BusB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => \BusB_reg[7]_2\,
      I1 => \BusB_reg[7]_3\,
      I2 => Set_BusB_To(1),
      I3 => \BusB_reg[7]_4\,
      I4 => \BusB_reg[0]_3\,
      I5 => \BusB[7]_i_7_n_0\,
      O => \SP_reg[7]\(7)
    );
\BusB[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \SP[15]_i_20_0\(2),
      I1 => \SP[15]_i_20_0\(1),
      I2 => \^f_reg[7]\,
      I3 => RegsH_reg_0_7_0_1_i_41_1,
      O => \^mcycle_reg[3]\
    );
\BusB[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBL(7),
      I1 => Set_BusB_To(0),
      I2 => DOBH(7),
      O => \BusB[7]_i_7_n_0\
    );
IncDecZ_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => IncDecZ_reg_0,
      I1 => IncDecZ_reg_1,
      I2 => IncDecZ_reg_2,
      I3 => IncDecZ_i_4_n_0,
      I4 => IncDecZ22_out,
      O => IncDecZ_reg
    );
IncDecZ_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^d\(0),
      I1 => RegsL_reg_0_7_0_1_i_6_n_5,
      I2 => RegsH_reg_0_7_0_1_i_23_n_6,
      I3 => RegsH_reg_0_7_0_1_i_25_n_4,
      O => IncDecZ_i_15_n_0
    );
IncDecZ_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => IncDecZ_reg_3,
      I1 => RegsH_reg_0_7_0_1_i_23_n_5,
      I2 => RegsH_reg_0_7_0_1_i_25_n_6,
      I3 => RegsH_reg_0_7_4_5_i_5_n_7,
      I4 => RegsH_reg_0_7_0_1_i_23_n_7,
      I5 => IncDecZ_i_9_n_0,
      O => IncDecZ_i_4_n_0
    );
IncDecZ_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_5,
      I1 => RegsH_reg_0_7_4_5_i_5_n_6,
      I2 => RegsL_reg_0_7_0_1_i_6_n_7,
      I3 => RegsL_reg_0_7_0_1_i_6_n_4,
      I4 => IncDecZ_i_15_n_0,
      O => IncDecZ_i_9_n_0
    );
\PC[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(1),
      I1 => \PC[0]_i_18_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[3]_4\,
      I4 => \A_reg[2]_0\,
      I5 => \PC_reg[15]_1\,
      O => \PC[0]_i_10_n_0\
    );
\PC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(0),
      I1 => \PC[0]_i_22_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[3]_3\,
      I4 => \A_reg[1]_1\,
      I5 => \PC_reg[15]_1\,
      O => \PC[0]_i_11_n_0\
    );
\PC[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2EFF00D1D1FF00"
    )
        port map (
      I0 => \PC_reg[7]_3\,
      I1 => JumpE,
      I2 => \BusA_reg[7]_0\(0),
      I3 => \PC[0]_i_24_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[3]\,
      O => \PC[0]_i_12_n_0\
    );
\PC[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(1),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(3),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[0]_i_31_n_0\,
      O => \PC[0]_i_16_n_0\
    );
\PC[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(2),
      I4 => \A_reg[15]\(2),
      O => \PC[0]_i_18_n_0\
    );
\PC[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(1),
      I4 => \A_reg[15]\(1),
      O => \PC[0]_i_22_n_0\
    );
\PC[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(0),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(0),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[0]_i_32_n_0\,
      O => \PC[0]_i_24_n_0\
    );
\PC[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(3),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(3),
      O => \PC[0]_i_31_n_0\
    );
\PC[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(0),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(0),
      O => \PC[0]_i_32_n_0\
    );
\PC[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00B8B8FF00"
    )
        port map (
      I0 => \BusA_reg[7]_0\(3),
      I1 => JumpE,
      I2 => \PC_reg[7]_3\,
      I3 => \PC[0]_i_16_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[3]_0\,
      O => \PC[0]_i_9_n_0\
    );
\PC[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BBB8BBB8"
    )
        port map (
      I0 => \PC_reg[15]_0\,
      I1 => \PC_reg[15]_1\,
      I2 => \A[15]_i_3_n_0\,
      I3 => \PC_reg[15]_2\,
      I4 => PC16(4),
      I5 => \PC_reg[15]\,
      O => \PC[12]_i_2_n_0\
    );
\PC[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[14]_i_2_n_0\,
      I3 => \PC_reg[15]_3\,
      I4 => \PC_reg[15]_4\,
      I5 => \PC_reg[15]_5\,
      O => \PC[12]_i_3_n_0\
    );
\PC[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[13]_i_2_n_0\,
      I3 => \PC_reg[15]_6\,
      I4 => \PC_reg[15]_7\,
      I5 => \PC_reg[15]_8\,
      O => \PC[12]_i_4_n_0\
    );
\PC[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[12]_i_2_n_0\,
      I3 => \PC_reg[15]_9\,
      I4 => \PC_reg[15]_10\,
      I5 => \PC_reg[15]_11\,
      O => \PC[12]_i_5_n_0\
    );
\PC[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100313301033133"
    )
        port map (
      I0 => data1(7),
      I1 => \PC_reg[15]\,
      I2 => Jump,
      I3 => JumpXY,
      I4 => \A_reg[15]\(7),
      I5 => \PC[0]_i_12_0\,
      O => \PC[4]_i_11_n_0\
    );
\PC[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(6),
      I4 => \A_reg[15]\(6),
      O => \PC[4]_i_14_n_0\
    );
\PC[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBF4F0"
    )
        port map (
      I0 => Jump,
      I1 => JumpXY,
      I2 => \PC_reg[15]\,
      I3 => data1(5),
      I4 => \A_reg[15]\(5),
      O => \PC[4]_i_17_n_0\
    );
\PC[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA00C0"
    )
        port map (
      I0 => PC16(2),
      I1 => \PC[0]_i_12_0\,
      I2 => \A_reg[15]\(4),
      I3 => \A_reg[0]_0\,
      I4 => \PC_reg[15]\,
      I5 => \PC[4]_i_24_n_0\,
      O => \PC[4]_i_19_n_0\
    );
\PC[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \A_reg[15]\(4),
      I1 => Jump,
      I2 => JumpXY,
      I3 => data1(4),
      O => \PC[4]_i_24_n_0\
    );
\PC[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559A99AAAA9A99"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC[4]_i_11_n_0\,
      I2 => PC16(3),
      I3 => \PC_reg[15]\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[7]_0\,
      O => \PC[4]_i_6_n_0\
    );
\PC[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(3),
      I1 => \PC[4]_i_14_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[7]_5\,
      I4 => \A_reg[6]_1\,
      I5 => \PC_reg[15]_1\,
      O => \PC[4]_i_7_n_0\
    );
\PC[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA5600FC00FC"
    )
        port map (
      I0 => B(2),
      I1 => \PC[4]_i_17_n_0\,
      I2 => \PC_reg[3]_2\,
      I3 => \PC_reg[7]_4\,
      I4 => \A_reg[5]_0\,
      I5 => \PC_reg[15]_1\,
      O => \PC[4]_i_8_n_0\
    );
\PC[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00B8B8FF00"
    )
        port map (
      I0 => \BusA_reg[7]_0\(4),
      I1 => JumpE,
      I2 => \PC_reg[7]_3\,
      I3 => \PC[4]_i_19_n_0\,
      I4 => \PC_reg[15]_1\,
      I5 => \PC_reg[7]\,
      O => \PC[4]_i_9_n_0\
    );
\PC[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[11]_i_2_n_0\,
      I3 => \PC_reg[11]\,
      I4 => \PC_reg[11]_0\,
      I5 => \PC_reg[11]_1\,
      O => \PC[8]_i_2_n_0\
    );
\PC[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[10]_i_2_n_0\,
      I3 => \PC_reg[11]_2\,
      I4 => \PC_reg[11]_3\,
      I5 => \PC_reg[11]_4\,
      O => \PC[8]_i_3_n_0\
    );
\PC[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[9]_i_2_n_0\,
      I3 => \PC_reg[11]_5\,
      I4 => \PC_reg[11]_6\,
      I5 => \PC_reg[11]_7\,
      O => \PC[8]_i_4_n_0\
    );
\PC[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA5556"
    )
        port map (
      I0 => \PC_reg[7]_1\,
      I1 => \PC_reg[15]\,
      I2 => \A[8]_i_2_n_0\,
      I3 => \PC_reg[11]_8\,
      I4 => \PC_reg[11]_9\,
      I5 => \PC_reg[11]_10\,
      O => \PC[8]_i_5_n_0\
    );
\PC_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PC_reg[0]_i_2_n_0\,
      CO(2) => \PC_reg[0]_i_2_n_1\,
      CO(1) => \PC_reg[0]_i_2_n_2\,
      CO(0) => \PC_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PC_reg[3]_1\(3 downto 0),
      O(3 downto 0) => BTR_r_reg(3 downto 0),
      S(3) => \PC[0]_i_9_n_0\,
      S(2) => \PC[0]_i_10_n_0\,
      S(1) => \PC[0]_i_11_n_0\,
      S(0) => \PC[0]_i_12_n_0\
    );
\PC_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[8]_i_1_n_0\,
      CO(3) => \NLW_PC_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PC_reg[12]_i_1_n_1\,
      CO(1) => \PC_reg[12]_i_1_n_2\,
      CO(0) => \PC_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \PC_reg[7]_1\,
      DI(1) => \PC_reg[7]_1\,
      DI(0) => \PC_reg[7]_1\,
      O(3 downto 0) => \tstate_reg[2]_1\(3 downto 0),
      S(3) => \PC[12]_i_2_n_0\,
      S(2) => \PC[12]_i_3_n_0\,
      S(1) => \PC[12]_i_4_n_0\,
      S(0) => \PC[12]_i_5_n_0\
    );
\PC_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[0]_i_2_n_0\,
      CO(3) => \PC_reg[4]_i_1_n_0\,
      CO(2) => \PC_reg[4]_i_1_n_1\,
      CO(1) => \PC_reg[4]_i_1_n_2\,
      CO(0) => \PC_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg[7]_1\,
      DI(2 downto 0) => \PC_reg[7]_2\(2 downto 0),
      O(3 downto 0) => \tstate_reg[2]\(3 downto 0),
      S(3) => \PC[4]_i_6_n_0\,
      S(2) => \PC[4]_i_7_n_0\,
      S(1) => \PC[4]_i_8_n_0\,
      S(0) => \PC[4]_i_9_n_0\
    );
\PC_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[4]_i_1_n_0\,
      CO(3) => \PC_reg[8]_i_1_n_0\,
      CO(2) => \PC_reg[8]_i_1_n_1\,
      CO(1) => \PC_reg[8]_i_1_n_2\,
      CO(0) => \PC_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg[7]_1\,
      DI(2) => \PC_reg[7]_1\,
      DI(1) => \PC_reg[7]_1\,
      DI(0) => \PC_reg[7]_1\,
      O(3 downto 0) => \tstate_reg[2]_0\(3 downto 0),
      S(3) => \PC[8]_i_2_n_0\,
      S(2) => \PC[8]_i_3_n_0\,
      S(1) => \PC[8]_i_4_n_0\,
      S(0) => \PC[8]_i_5_n_0\
    );
\Read_To_Reg_r[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \SP[15]_i_20_0\(0),
      O => \^ir_reg[5]_0\
    );
RegsH_reg_0_7_0_1: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(1 downto 0),
      DIB(1 downto 0) => DIH(1 downto 0),
      DIC(1 downto 0) => DIH(1 downto 0),
      DID(1 downto 0) => DIH(1 downto 0),
      DOA(1 downto 0) => data1(9 downto 8),
      DOB(1 downto 0) => DOBH(1 downto 0),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(9 downto 8),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => \dout[7]_i_3\(0),
      I1 => RegsH_reg_0_7_0_1_i_10_n_0,
      I2 => RegsH_reg_0_7_0_1_i_11_n_0,
      I3 => \RegBusA_r_reg[15]_0\,
      O => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_0_1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD5"
    )
        port map (
      I0 => \^auto_wait_t1_reg\,
      I1 => \dout[7]_i_3\(1),
      I2 => \dout[7]_i_3\(2),
      I3 => \dout[7]_i_3\(3),
      O => RegsH_reg_0_7_0_1_i_10_n_0
    );
RegsH_reg_0_7_0_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAAAAAAAAAA"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_16_n_0,
      I1 => \^iset_reg[1]_1\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => cpu_wait,
      I5 => RegsH_reg_0_7_0_1_i_22_n_0,
      O => RegsH_reg_0_7_0_1_i_11_n_0
    );
RegsH_reg_0_7_0_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_12_n_0
    );
RegsH_reg_0_7_0_1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ExchangeDH,
      I1 => RegsH_reg_0_7_0_1_i_8_0(3),
      O => RegsH_reg_0_7_0_1_i_13_n_0
    );
RegsH_reg_0_7_0_1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(2),
      I1 => ExchangeDH,
      O => RegsH_reg_0_7_0_1_i_14_n_0
    );
RegsH_reg_0_7_0_1_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_4,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[0]\,
      O => RegsH_reg_0_7_0_1_i_15_n_0
    );
RegsH_reg_0_7_0_1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      O => RegsH_reg_0_7_0_1_i_16_n_0
    );
RegsH_reg_0_7_0_1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1555"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => \^p_3_in108_in\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => \A_reg[1]\,
      I5 => \RegBusA_r_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_17_n_0
    );
RegsH_reg_0_7_0_1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAA00000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => \^p_3_in108_in\,
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => RegsH_reg_0_7_0_1_i_8_0(2),
      I4 => \^iset_reg[1]\,
      I5 => \^iset_reg[1]_0\,
      O => RegsH_reg_0_7_0_1_i_18_n_0
    );
RegsH_reg_0_7_0_1_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_28_n_0,
      I1 => RegsH_reg_0_7_0_1_i_29_n_0,
      O => \^iset_reg[1]_0\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_12_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(9),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(1),
      O => DIH(1)
    );
RegsH_reg_0_7_0_1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^iset_reg[1]\,
      I1 => \A_reg[1]\,
      I2 => \RegBusA_r_reg[1]\,
      O => RegsH_reg_0_7_0_1_i_20_n_0
    );
RegsH_reg_0_7_0_1_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^iset_reg[1]\,
      I1 => \^iset_reg[1]_0\,
      O => \^iset_reg[1]_1\
    );
RegsH_reg_0_7_0_1_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_8_0(1),
      I1 => RegsH_reg_0_7_0_1_i_1_0,
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \^p_3_in108_in\,
      O => RegsH_reg_0_7_0_1_i_22_n_0
    );
RegsH_reg_0_7_0_1_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => RegsH_reg_0_7_0_1_i_25_n_0,
      CO(3) => RegsH_reg_0_7_0_1_i_23_n_0,
      CO(2) => RegsH_reg_0_7_0_1_i_23_n_1,
      CO(1) => RegsH_reg_0_7_0_1_i_23_n_2,
      CO(0) => RegsH_reg_0_7_0_1_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(11 downto 8),
      O(3) => \^htiming_reg[1]_0\(0),
      O(2) => RegsH_reg_0_7_0_1_i_23_n_5,
      O(1) => RegsH_reg_0_7_0_1_i_23_n_6,
      O(0) => RegsH_reg_0_7_0_1_i_23_n_7,
      S(3) => RegsH_reg_0_7_0_1_i_30_n_0,
      S(2) => RegsH_reg_0_7_0_1_i_31_n_0,
      S(1) => RegsH_reg_0_7_0_1_i_32_n_0,
      S(0) => RegsH_reg_0_7_0_1_i_33_n_0
    );
RegsH_reg_0_7_0_1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ACC[3]_i_2_2\,
      I1 => \ACC[3]_i_2_0\(6),
      I2 => \^ir_reg[0]_rep\,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => \ACC[3]_i_2_0\(5),
      I5 => \ACC[3]_i_2_1\,
      O => ExchangeDH
    );
RegsH_reg_0_7_0_1_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => RegsL_reg_0_7_0_1_i_6_n_0,
      CO(3) => RegsH_reg_0_7_0_1_i_25_n_0,
      CO(2) => RegsH_reg_0_7_0_1_i_25_n_1,
      CO(1) => RegsH_reg_0_7_0_1_i_25_n_2,
      CO(0) => RegsH_reg_0_7_0_1_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3) => RegsH_reg_0_7_0_1_i_25_n_4,
      O(2) => RegsH_reg_0_7_0_1_i_25_n_5,
      O(1) => RegsH_reg_0_7_0_1_i_25_n_6,
      O(0) => \^htiming_reg[1]_1\(0),
      S(3) => RegsH_reg_0_7_0_1_i_35_n_0,
      S(2) => RegsH_reg_0_7_0_1_i_36_n_0,
      S(1) => RegsH_reg_0_7_0_1_i_37_n_0,
      S(0) => RegsH_reg_0_7_0_1_i_38_n_0
    );
RegsH_reg_0_7_0_1_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_39_n_0,
      I1 => RegsH_reg_0_7_0_1_i_40_n_0,
      O => \^p_3_in108_in\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => RegsH_reg_0_7_0_1_i_41_n_0,
      I1 => RegsH_reg_0_7_0_1_i_42_n_0,
      O => \^iset_reg[1]\,
      S => \ACC[3]_i_2_1\
    );
RegsH_reg_0_7_0_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_43_n_0,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => RegsH_reg_0_7_0_1_i_44_n_0,
      I5 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_28_n_0
    );
RegsH_reg_0_7_0_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000020002000"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(5),
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_46_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_29_n_0
    );
RegsH_reg_0_7_0_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_15_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(8),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(0),
      O => DIH(0)
    );
RegsH_reg_0_7_0_1_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(12),
      O => RegsH_reg_0_7_0_1_i_30_n_0
    );
RegsH_reg_0_7_0_1_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(11),
      O => RegsH_reg_0_7_0_1_i_31_n_0
    );
RegsH_reg_0_7_0_1_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(10),
      O => RegsH_reg_0_7_0_1_i_32_n_0
    );
RegsH_reg_0_7_0_1_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(9),
      O => RegsH_reg_0_7_0_1_i_33_n_0
    );
RegsH_reg_0_7_0_1_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \F[5]_i_8\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      I4 => \ACC[3]_i_2_0\(0),
      O => \^ir_reg[0]_rep\
    );
RegsH_reg_0_7_0_1_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(8),
      O => RegsH_reg_0_7_0_1_i_35_n_0
    );
RegsH_reg_0_7_0_1_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^d\(7),
      O => RegsH_reg_0_7_0_1_i_36_n_0
    );
RegsH_reg_0_7_0_1_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(6),
      O => RegsH_reg_0_7_0_1_i_37_n_0
    );
RegsH_reg_0_7_0_1_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(5),
      O => RegsH_reg_0_7_0_1_i_38_n_0
    );
RegsH_reg_0_7_0_1_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_47_n_0,
      I2 => \ACC[3]_i_2_0\(5),
      I3 => RegsH_reg_0_7_0_1_i_44_n_0,
      I4 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_39_n_0
    );
RegsH_reg_0_7_0_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RegBusA_r_reg[1]_0\,
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      I2 => RegAddrB_r(2),
      O => RegAddrB(2)
    );
RegsH_reg_0_7_0_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000020002000"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => \ACC[3]_i_2_0\(5),
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_48_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_40_n_0
    );
RegsH_reg_0_7_0_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => RegsH_reg_0_7_0_1_i_49_n_0,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => RegsH_reg_0_7_0_1_i_44_n_0,
      I5 => \ACC[3]_i_2_2\,
      O => RegsH_reg_0_7_0_1_i_41_n_0
    );
RegsH_reg_0_7_0_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000008080"
    )
        port map (
      I0 => \^mcycle_reg[0]\,
      I1 => \ACC[3]_i_2_0\(5),
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \^mcycle_reg[1]_rep\,
      I4 => \ACC[3]_i_2_0\(0),
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_42_n_0
    );
RegsH_reg_0_7_0_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_43_n_0
    );
RegsH_reg_0_7_0_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_51_n_0,
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_52_n_0,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_53_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => RegsH_reg_0_7_0_1_i_44_n_0
    );
RegsH_reg_0_7_0_1_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \SP[15]_i_20_0\(0),
      I1 => \SP[15]_i_20_0\(1),
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => RegsH_reg_0_7_0_1_i_41_0,
      O => \^mcycle_reg[0]\
    );
RegsH_reg_0_7_0_1_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF000000C00000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \ACC[3]_i_2_0\(0),
      I3 => \SP[15]_i_20_0\(0),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => RegsH_reg_0_7_0_1_i_46_n_0
    );
RegsH_reg_0_7_0_1_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA5040"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => RegsH_reg_0_7_0_1_i_41_1,
      I2 => \^ir_reg[5]_1\,
      I3 => RegsH_reg_0_7_0_1_i_1_0,
      I4 => \ACC[3]_i_2_0\(0),
      I5 => \ACC[3]_i_2_0\(1),
      O => RegsH_reg_0_7_0_1_i_47_n_0
    );
RegsH_reg_0_7_0_1_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D3D000000000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(0),
      I1 => RegsH_reg_0_7_0_1_i_41_0,
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => \SP[15]_i_20_0\(1),
      I4 => \SP[15]_i_20_0\(0),
      I5 => \ACC[3]_i_2_0\(4),
      O => RegsH_reg_0_7_0_1_i_48_n_0
    );
RegsH_reg_0_7_0_1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_49_n_0
    );
RegsH_reg_0_7_0_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RegAddrB_r(1),
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      O => RegAddrB(1)
    );
RegsH_reg_0_7_0_1_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(3),
      I3 => \RegAddrB_r[2]_i_32\,
      O => \^ir_reg[5]_1\
    );
RegsH_reg_0_7_0_1_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB0"
    )
        port map (
      I0 => \^ir_reg[5]\,
      I1 => RegsH_reg_0_7_0_1_i_41_0,
      I2 => RegsH_reg_0_7_0_1_i_41_1,
      I3 => \SP[15]_i_20_0\(1),
      I4 => \SP[15]_i_20_0\(0),
      O => RegsH_reg_0_7_0_1_i_51_n_0
    );
RegsH_reg_0_7_0_1_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \SP[15]_i_20_0\(2),
      I3 => \^ir_reg[5]_0\,
      I4 => \SP[15]_i_20_0\(3),
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => RegsH_reg_0_7_0_1_i_52_n_0
    );
RegsH_reg_0_7_0_1_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE00F0FEFE00000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(0),
      I2 => \ACC[3]_i_2_0\(0),
      I3 => RegsH_reg_0_7_0_1_i_54_n_0,
      I4 => RegsH_reg_0_7_0_1_i_41_0,
      I5 => \^mcycle_reg[3]\,
      O => RegsH_reg_0_7_0_1_i_53_n_0
    );
RegsH_reg_0_7_0_1_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50405040FAFBFAEA"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_1,
      I1 => \SP[15]_i_20_0\(1),
      I2 => RegsH_reg_0_7_0_1_i_55_n_0,
      I3 => \SP[15]_i_20_0\(2),
      I4 => \SP[15]_i_20_0\(0),
      I5 => \ACC[3]_i_2_0\(2),
      O => RegsH_reg_0_7_0_1_i_54_n_0
    );
RegsH_reg_0_7_0_1_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \SP[15]_i_20_0\(0),
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      O => RegsH_reg_0_7_0_1_i_55_n_0
    );
RegsH_reg_0_7_0_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RegAddrB_r(0),
      I1 => RegsH_reg_0_7_0_1_i_14_n_0,
      O => RegAddrB(0)
    );
RegsH_reg_0_7_0_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F0E4F0E4F0"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_16_n_0,
      I1 => RegAddrA_r(2),
      I2 => \RegBusA_r_reg[1]_0\,
      I3 => RegsH_reg_0_7_0_1_i_17_n_0,
      I4 => \RegBusA_r_reg[1]\,
      I5 => RegsH_reg_0_7_0_1_i_18_n_0,
      O => AddrA(2)
    );
RegsH_reg_0_7_0_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAFF00"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => RegAddrA_r(1),
      I3 => \^iset_reg[1]_0\,
      I4 => RegsH_reg_0_7_0_1_i_17_n_0,
      I5 => RegsH_reg_0_7_0_1_i_18_n_0,
      O => AddrA(1)
    );
RegsH_reg_0_7_0_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF54FF00005400"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_14_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => RegAddrA_r(0),
      I3 => RegsH_reg_0_7_0_1_i_17_n_0,
      I4 => RegsH_reg_0_7_0_1_i_18_n_0,
      I5 => RegsH_reg_0_7_0_1_i_20_n_0,
      O => AddrA(0)
    );
RegsH_reg_0_7_2_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(3 downto 2),
      DIB(1 downto 0) => DIH(3 downto 2),
      DIC(1 downto 0) => DIH(3 downto 2),
      DID(1 downto 0) => DIH(3 downto 2),
      DOA(1 downto 0) => data1(11 downto 10),
      DOB(1 downto 0) => DOBH(3 downto 2),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(11 downto 10),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_2_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_2_3_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(11),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(3),
      O => DIH(3)
    );
RegsH_reg_0_7_2_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_2_3_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(10),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(2),
      O => DIH(2)
    );
RegsH_reg_0_7_2_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[3]\,
      O => RegsH_reg_0_7_2_3_i_3_n_0
    );
RegsH_reg_0_7_2_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_23_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[2]\,
      O => RegsH_reg_0_7_2_3_i_4_n_0
    );
RegsH_reg_0_7_4_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(5 downto 4),
      DIB(1 downto 0) => DIH(5 downto 4),
      DIC(1 downto 0) => DIH(5 downto 4),
      DID(1 downto 0) => DIH(5 downto 4),
      DOA(1 downto 0) => data1(13 downto 12),
      DOB(1 downto 0) => DOBH(5 downto 4),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(13 downto 12),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_4_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(13),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(5),
      O => DIH(5)
    );
RegsH_reg_0_7_4_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(12),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(4),
      O => DIH(4)
    );
RegsH_reg_0_7_4_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_5_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[5]_0\,
      O => RegsH_reg_0_7_4_5_i_3_n_0
    );
RegsH_reg_0_7_4_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_0\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[4]_0\,
      O => RegsH_reg_0_7_4_5_i_4_n_0
    );
RegsH_reg_0_7_4_5_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => RegsH_reg_0_7_0_1_i_23_n_0,
      CO(3 downto 2) => NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => RegsH_reg_0_7_4_5_i_5_n_2,
      CO(0) => RegsH_reg_0_7_4_5_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^d\(13 downto 12),
      O(3) => NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED(3),
      O(2) => \^htiming_reg[1]\(0),
      O(1) => RegsH_reg_0_7_4_5_i_5_n_6,
      O(0) => RegsH_reg_0_7_4_5_i_5_n_7,
      S(3) => '0',
      S(2) => RegsH_reg_0_7_4_5_i_6_n_0,
      S(1) => RegsH_reg_0_7_4_5_i_7_n_0,
      S(0) => RegsH_reg_0_7_4_5_i_8_n_0
    );
RegsH_reg_0_7_4_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(15),
      O => RegsH_reg_0_7_4_5_i_6_n_0
    );
RegsH_reg_0_7_4_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(13),
      I1 => \^d\(14),
      O => RegsH_reg_0_7_4_5_i_7_n_0
    );
RegsH_reg_0_7_4_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^d\(13),
      O => RegsH_reg_0_7_4_5_i_8_n_0
    );
RegsH_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIH(7 downto 6),
      DIB(1 downto 0) => DIH(7 downto 6),
      DIC(1 downto 0) => DIH(7 downto 6),
      DID(1 downto 0) => DIH(7 downto 6),
      DOA(1 downto 0) => data1(15 downto 14),
      DOB(1 downto 0) => DOBH(7 downto 6),
      DOC(1 downto 0) => NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(15 downto 14),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsH_reg_0_7_0_1_i_1_n_0
    );
RegsH_reg_0_7_6_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_6_7_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(15),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(7),
      O => DIH(7)
    );
RegsH_reg_0_7_6_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsH_reg_0_7_6_7_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(14),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBH(6),
      O => DIH(6)
    );
RegsH_reg_0_7_6_7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[7]_0\,
      O => RegsH_reg_0_7_6_7_i_3_n_0
    );
RegsH_reg_0_7_6_7_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_4_5_i_5_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[6]\,
      O => RegsH_reg_0_7_6_7_i_4_n_0
    );
RegsL_reg_0_7_0_1: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(1 downto 0),
      DIB(1 downto 0) => DIL(1 downto 0),
      DIC(1 downto 0) => DIL(1 downto 0),
      DID(1 downto 0) => DIL(1 downto 0),
      DOA(1 downto 0) => data1(1 downto 0),
      DOB(1 downto 0) => DOBL(1 downto 0),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(1 downto 0),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \RegBusA_r_reg[15]_0\,
      I1 => RegsH_reg_0_7_0_1_i_11_n_0,
      I2 => RegsH_reg_0_7_0_1_i_10_n_0,
      I3 => \dout[7]_i_3\(0),
      O => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_0_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \^d\(2),
      O => RegsL_reg_0_7_0_1_i_10_n_0
    );
RegsL_reg_0_7_0_1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \^d\(1),
      O => RegsL_reg_0_7_0_1_i_11_n_0
    );
RegsL_reg_0_7_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(1),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(1),
      O => DIL(1)
    );
RegsL_reg_0_7_0_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_5_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(0),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(0),
      O => DIL(0)
    );
RegsL_reg_0_7_0_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_7,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[1]\,
      O => RegsL_reg_0_7_0_1_i_4_n_0
    );
RegsL_reg_0_7_0_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \^d\(0),
      I2 => RegsH_reg_0_7_0_1_i_22_n_0,
      O => RegsL_reg_0_7_0_1_i_5_n_0
    );
RegsL_reg_0_7_0_1_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RegsL_reg_0_7_0_1_i_6_n_0,
      CO(2) => RegsL_reg_0_7_0_1_i_6_n_1,
      CO(1) => RegsL_reg_0_7_0_1_i_6_n_2,
      CO(0) => RegsL_reg_0_7_0_1_i_6_n_3,
      CYINIT => \^d\(0),
      DI(3 downto 2) => \^d\(3 downto 2),
      DI(1) => RegsL_reg_0_7_0_1_i_7_n_0,
      DI(0) => \^p_0_in0\,
      O(3) => RegsL_reg_0_7_0_1_i_6_n_4,
      O(2) => RegsL_reg_0_7_0_1_i_6_n_5,
      O(1) => \^htiming_reg[1]_2\(0),
      O(0) => RegsL_reg_0_7_0_1_i_6_n_7,
      S(3) => RegsL_reg_0_7_0_1_i_8_n_0,
      S(2) => RegsL_reg_0_7_0_1_i_9_n_0,
      S(1) => RegsL_reg_0_7_0_1_i_10_n_0,
      S(0) => RegsL_reg_0_7_0_1_i_11_n_0
    );
RegsL_reg_0_7_0_1_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_0_in0\,
      O => RegsL_reg_0_7_0_1_i_7_n_0
    );
RegsL_reg_0_7_0_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(4),
      O => RegsL_reg_0_7_0_1_i_8_n_0
    );
RegsL_reg_0_7_0_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      O => RegsL_reg_0_7_0_1_i_9_n_0
    );
RegsL_reg_0_7_2_3: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(3 downto 2),
      DIB(1 downto 0) => DIL(3 downto 2),
      DIC(1 downto 0) => DIL(3 downto 2),
      DID(1 downto 0) => DIL(3 downto 2),
      DOA(1 downto 0) => data1(3 downto 2),
      DOB(1 downto 0) => DOBL(3 downto 2),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(3 downto 2),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_2_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_2_3_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(3),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(3),
      O => DIL(3)
    );
RegsL_reg_0_7_2_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_2_3_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(2),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(2),
      O => DIL(2)
    );
RegsL_reg_0_7_2_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[3]\,
      O => RegsL_reg_0_7_2_3_i_3_n_0
    );
RegsL_reg_0_7_2_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_2\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[2]\,
      O => RegsL_reg_0_7_2_3_i_4_n_0
    );
RegsL_reg_0_7_4_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(5 downto 4),
      DIB(1 downto 0) => DIL(5 downto 4),
      DIC(1 downto 0) => DIL(5 downto 4),
      DID(1 downto 0) => DIL(5 downto 4),
      DOA(1 downto 0) => data1(5 downto 4),
      DOB(1 downto 0) => DOBL(5 downto 4),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(5 downto 4),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_4_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_4_5_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(5),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(5),
      O => DIL(5)
    );
RegsL_reg_0_7_4_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_4_5_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(4),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(4),
      O => DIL(4)
    );
RegsL_reg_0_7_4_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^htiming_reg[1]_1\(0),
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[5]_0\,
      O => RegsL_reg_0_7_4_5_i_3_n_0
    );
RegsL_reg_0_7_4_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsL_reg_0_7_0_1_i_6_n_4,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[4]_0\,
      O => RegsL_reg_0_7_4_5_i_4_n_0
    );
RegsL_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => Q(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => RegAddrB(2 downto 0),
      ADDRC(4 downto 0) => B"00000",
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => AddrA(2 downto 0),
      DIA(1 downto 0) => DIL(7 downto 6),
      DIB(1 downto 0) => DIL(7 downto 6),
      DIC(1 downto 0) => DIL(7 downto 6),
      DID(1 downto 0) => DIL(7 downto 6),
      DOA(1 downto 0) => data1(7 downto 6),
      DOB(1 downto 0) => DOBL(7 downto 6),
      DOC(1 downto 0) => NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => \^d\(7 downto 6),
      WCLK => \RegBusA_r_reg[15]\(0),
      WE => RegsL_reg_0_7_0_1_i_1_n_0
    );
RegsL_reg_0_7_6_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_6_7_i_3_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(7),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(7),
      O => DIL(7)
    );
RegsL_reg_0_7_6_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => RegsL_reg_0_7_6_7_i_4_n_0,
      I1 => RegsH_reg_0_7_0_1_i_13_n_0,
      I2 => \RegBusA_r_reg[15]_1\(6),
      I3 => RegsH_reg_0_7_0_1_i_14_n_0,
      I4 => DOBL(6),
      O => DIL(6)
    );
RegsL_reg_0_7_6_7_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_5,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[7]_0\,
      O => RegsL_reg_0_7_6_7_i_3_n_0
    );
RegsL_reg_0_7_6_7_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_25_n_6,
      I1 => RegsH_reg_0_7_0_1_i_22_n_0,
      I2 => \^busb_reg[6]\,
      O => RegsL_reg_0_7_6_7_i_4_n_0
    );
\SP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(0),
      I3 => LDSPHL,
      I4 => \^sp16\(0),
      O => \BusB_reg[7]_1\(0)
    );
\SP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[2]\,
      I1 => \SP_reg[11]\,
      I2 => data1(10),
      I3 => LDSPHL,
      I4 => \^sp16\(10),
      O => \BusB_reg[7]_1\(10)
    );
\SP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[3]\,
      I1 => \SP_reg[11]\,
      I2 => data1(11),
      I3 => LDSPHL,
      I4 => \^sp16\(11),
      O => \BusB_reg[7]_1\(11)
    );
\SP[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(11),
      I4 => data1(11),
      O => \SP[11]_i_3_n_0\
    );
\SP[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(10),
      I4 => data1(10),
      O => \SP[11]_i_4_n_0\
    );
\SP[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(9),
      I4 => data1(9),
      O => \SP[11]_i_5_n_0\
    );
\SP[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(8),
      I4 => data1(8),
      O => \SP[11]_i_6_n_0\
    );
\SP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[4]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(12),
      I3 => LDSPHL,
      I4 => \^sp16\(12),
      O => \BusB_reg[7]_1\(12)
    );
\SP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[5]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(13),
      I3 => LDSPHL,
      I4 => \^sp16\(13),
      O => \BusB_reg[7]_1\(13)
    );
\SP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[6]\,
      I1 => \SP_reg[11]\,
      I2 => data1(14),
      I3 => LDSPHL,
      I4 => \^sp16\(14),
      O => \BusB_reg[7]_1\(14)
    );
\SP[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(15),
      I4 => data1(15),
      O => \SP[15]_i_10_n_0\
    );
\SP[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(14),
      I4 => data1(14),
      O => \SP[15]_i_11_n_0\
    );
\SP[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(13),
      I4 => data1(13),
      O => \SP[15]_i_12_n_0\
    );
\SP[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(12),
      I4 => data1(12),
      O => \SP[15]_i_13_n_0\
    );
\SP[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => \SP_reg[15]_i_15_n_0\,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \ACC[3]_i_2_1\,
      I5 => \SP[15]_i_16_n_0\,
      O => \^p_0_in0\
    );
\SP[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(6),
      I1 => \SP[15]_i_19_n_0\,
      I2 => \ACC[3]_i_2_0\(1),
      I3 => \ACC[3]_i_2_0\(5),
      I4 => \SP[15]_i_20_n_0\,
      I5 => \ACC[3]_i_2_2\,
      O => \SP[15]_i_16_n_0\
    );
\SP[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0C000000000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => RegsH_reg_0_7_0_1_i_41_1,
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \SP[15]_i_20_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_1_0,
      I5 => \ACC[3]_i_2_0\(4),
      O => \SP[15]_i_17_n_0\
    );
\SP[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000000C000"
    )
        port map (
      I0 => RegsH_reg_0_7_0_1_i_41_0,
      I1 => \SP[15]_i_20_0\(1),
      I2 => \ACC[3]_i_2_0\(2),
      I3 => \ACC[3]_i_2_0\(4),
      I4 => RegsH_reg_0_7_0_1_i_1_0,
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => \SP[15]_i_18_n_0\
    );
\SP[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888833003000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(0),
      I2 => RegsH_reg_0_7_0_1_i_1_0,
      I3 => \^ir_reg[5]_1\,
      I4 => RegsH_reg_0_7_0_1_i_41_1,
      I5 => RegsH_reg_0_7_0_1_i_41_0,
      O => \SP[15]_i_19_n_0\
    );
\SP[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[7]_0\,
      I1 => \SP_reg[11]\,
      I2 => data1(15),
      I3 => LDSPHL,
      I4 => \^sp16\(15),
      O => \BusB_reg[7]_1\(15)
    );
\SP[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(0),
      I1 => \SP[15]_i_21_n_0\,
      I2 => RegsH_reg_0_7_0_1_i_41_0,
      I3 => \ACC[3]_i_2_0\(1),
      I4 => RegsH_reg_0_7_0_1_i_53_n_0,
      I5 => \ACC[3]_i_2_0\(6),
      O => \SP[15]_i_20_n_0\
    );
\SP[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \SP[15]_i_20_0\(1),
      I1 => \SP[15]_i_20_0\(2),
      I2 => \^ir_reg[4]\,
      I3 => \SP[15]_i_20_0\(0),
      I4 => \SP[15]_i_20_0\(3),
      I5 => RegsH_reg_0_7_0_1_i_41_1,
      O => \SP[15]_i_21_n_0\
    );
\SP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[1]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(1),
      I3 => LDSPHL,
      I4 => \^sp16\(1),
      O => \BusB_reg[7]_1\(1)
    );
\SP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[2]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(2),
      I3 => LDSPHL,
      I4 => \^sp16\(2),
      O => \BusB_reg[7]_1\(2)
    );
\SP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[3]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(3),
      I3 => LDSPHL,
      I4 => \^sp16\(3),
      O => \BusB_reg[7]_1\(3)
    );
\SP[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => \BusA_reg[7]_2\(0),
      I1 => data1(0),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_0\(0),
      O => \SP[3]_i_10_n_0\
    );
\SP[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(3),
      O => SP16_A(3)
    );
\SP[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(2),
      O => SP16_A(2)
    );
\SP[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(1),
      O => SP16_A(1)
    );
\SP[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(0),
      O => SP16_A(0)
    );
\SP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(3),
      I3 => data1(3),
      I4 => \BusA_reg[7]_0\(3),
      O => \SP[3]_i_7_n_0\
    );
\SP[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(2),
      I3 => data1(2),
      I4 => \BusA_reg[7]_0\(2),
      O => \SP[3]_i_8_n_0\
    );
\SP[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(1),
      I3 => data1(1),
      I4 => \BusA_reg[7]_0\(1),
      O => \SP[3]_i_9_n_0\
    );
\SP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[4]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(4),
      I3 => LDSPHL,
      I4 => \^sp16\(4),
      O => \BusB_reg[7]_1\(4)
    );
\SP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[5]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(5),
      I3 => LDSPHL,
      I4 => \^sp16\(5),
      O => \BusB_reg[7]_1\(5)
    );
\SP[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[6]\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(6),
      I3 => LDSPHL,
      I4 => \^sp16\(6),
      O => \BusB_reg[7]_1\(6)
    );
\SP[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(5),
      I3 => data1(5),
      I4 => \BusA_reg[7]_0\(5),
      O => \SP[7]_i_10_n_0\
    );
\SP[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(4),
      I3 => data1(4),
      I4 => \BusA_reg[7]_0\(4),
      O => \SP[7]_i_11_n_0\
    );
\SP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[7]_0\,
      I1 => \SP_reg[3]_0\,
      I2 => data1(7),
      I3 => LDSPHL,
      I4 => \^sp16\(7),
      O => \BusB_reg[7]_1\(7)
    );
\SP[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(6),
      O => SP16_A(6)
    );
\SP[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(5),
      O => SP16_A(5)
    );
\SP[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(4),
      O => SP16_A(4)
    );
\SP[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => \BusA_reg[7]_0\(7),
      I2 => RegsH_reg_0_7_0_1_i_8_0(2),
      I3 => \BusA_reg[7]_2\(7),
      I4 => data1(7),
      O => \SP[7]_i_8_n_0\
    );
\SP[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12DEDE12"
    )
        port map (
      I0 => \^p_0_in0\,
      I1 => RegsH_reg_0_7_0_1_i_8_0(2),
      I2 => \BusA_reg[7]_2\(6),
      I3 => data1(6),
      I4 => \BusA_reg[7]_0\(6),
      O => \SP[7]_i_9_n_0\
    );
\SP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[0]\,
      I1 => \SP_reg[11]\,
      I2 => data1(8),
      I3 => LDSPHL,
      I4 => \^sp16\(8),
      O => \BusB_reg[7]_1\(8)
    );
\SP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^busb_reg[1]\,
      I1 => \SP_reg[11]\,
      I2 => data1(9),
      I3 => LDSPHL,
      I4 => \^sp16\(9),
      O => \BusB_reg[7]_1\(9)
    );
\SP_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[7]_i_4_n_0\,
      CO(3) => \SP_reg[11]_i_2_n_0\,
      CO(2) => \SP_reg[11]_i_2_n_1\,
      CO(1) => \SP_reg[11]_i_2_n_2\,
      CO(0) => \SP_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => DI(0),
      DI(1) => DI(0),
      DI(0) => DI(0),
      O(3 downto 0) => \^sp16\(11 downto 8),
      S(3) => \SP[11]_i_3_n_0\,
      S(2) => \SP[11]_i_4_n_0\,
      S(1) => \SP[11]_i_5_n_0\,
      S(0) => \SP[11]_i_6_n_0\
    );
\SP_reg[15]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SP[15]_i_17_n_0\,
      I1 => \SP[15]_i_18_n_0\,
      O => \SP_reg[15]_i_15_n_0\,
      S => \ACC[3]_i_2_0\(0)
    );
\SP_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[11]_i_2_n_0\,
      CO(3) => \NLW_SP_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \SP_reg[15]_i_6_n_1\,
      CO(1) => \SP_reg[15]_i_6_n_2\,
      CO(0) => \SP_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DI(0),
      DI(1) => DI(0),
      DI(0) => DI(0),
      O(3 downto 0) => \^sp16\(15 downto 12),
      S(3) => \SP[15]_i_10_n_0\,
      S(2) => \SP[15]_i_11_n_0\,
      S(1) => \SP[15]_i_12_n_0\,
      S(0) => \SP[15]_i_13_n_0\
    );
\SP_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SP_reg[3]_i_2_n_0\,
      CO(2) => \SP_reg[3]_i_2_n_1\,
      CO(1) => \SP_reg[3]_i_2_n_2\,
      CO(0) => \SP_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => SP16_A(3 downto 0),
      O(3 downto 0) => \^sp16\(3 downto 0),
      S(3) => \SP[3]_i_7_n_0\,
      S(2) => \SP[3]_i_8_n_0\,
      S(1) => \SP[3]_i_9_n_0\,
      S(0) => \SP[3]_i_10_n_0\
    );
\SP_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SP_reg[3]_i_2_n_0\,
      CO(3) => \SP_reg[7]_i_4_n_0\,
      CO(2) => \SP_reg[7]_i_4_n_1\,
      CO(1) => \SP_reg[7]_i_4_n_2\,
      CO(0) => \SP_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => SP16_A(6 downto 4),
      O(3 downto 0) => \^sp16\(7 downto 4),
      S(3) => \SP[7]_i_8_n_0\,
      S(2) => \SP[7]_i_9_n_0\,
      S(1) => \SP[7]_i_10_n_0\,
      S(0) => \SP[7]_i_11_n_0\
    );
\dout[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(3),
      I1 => \ACC[3]_i_2_0\(2),
      I2 => \ACC[3]_i_2_0\(4),
      O => \^ir_reg[4]\
    );
\mcycle[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(2),
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(4),
      O => \^ir_reg[3]_0\
    );
\mcycles[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ACC[3]_i_2_0\(4),
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[3]_i_2_0\(2),
      O => \^ir_reg[5]\
    );
\mcycles[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \mcycles[2]_i_9_0\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \ACC[7]_i_21_0\,
      I3 => \ACC[3]_i_2_0\(2),
      O => \mcycles[2]_i_10_n_0\
    );
\mcycles[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847FFFFB8470000"
    )
        port map (
      I0 => \mcycles[1]_i_8\,
      I1 => \ACC[3]_i_2_0\(3),
      I2 => \mcycles[1]_i_8_0\,
      I3 => \ACC[3]_i_2_0\(2),
      I4 => \ACC[3]_i_2_0\(4),
      I5 => \mcycles[2]_i_10_n_0\,
      O => \^f_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx is
  port (
    in_valid : out STD_LOGIC;
    \oport_bus[dslave]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ser_in : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx is
  signal \FSM_sequential_r_SM_Main[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[2]_i_1_n_0\ : STD_LOGIC;
  signal \^in_valid\ : STD_LOGIC;
  signal \^oport_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_Bit_Index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_Bit_Index[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_Clock_Count[-1]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Count[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Clock_Count_reg[-_n_0_1]\ : STD_LOGIC;
  signal \r_Clock_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Rx_Byte[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[6]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_Rx_Byte[7]_i_4_n_0\ : STD_LOGIC;
  signal r_Rx_DV_i_1_n_0 : STD_LOGIC;
  signal r_Rx_Data : STD_LOGIC;
  signal r_Rx_Data_R : STD_LOGIC;
  signal r_SM_Main : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r_SM_Main[0]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_sequential_r_SM_Main[2]_i_1\ : label is "soft_lutpair269";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[0]\ : label is "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[1]\ : label is "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[2]\ : label is "s_CLEANUP:100,s_RX_START_BIT:001,s_IDLE:000,s_RX_STOP_BIT:011,s_RX_DATA_BITS:010";
  attribute SOFT_HLUTNM of \r_Bit_Index[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \r_Clock_Count[-1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \r_Clock_Count[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \r_Rx_Byte[0]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \r_Rx_Byte[0]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \r_Rx_Byte[1]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \r_Rx_Byte[2]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \r_Rx_Byte[4]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \r_Rx_Byte[5]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \r_Rx_Byte[6]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \r_Rx_Byte[7]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \r_Rx_Byte[7]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \r_Rx_Byte[7]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of r_Rx_DV_i_1 : label is "soft_lutpair264";
begin
  in_valid <= \^in_valid\;
  \oport_bus[dslave]\(7 downto 0) <= \^oport_bus[dslave]\(7 downto 0);
\FSM_sequential_r_SM_Main[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0E000F000F"
    )
        port map (
      I0 => \r_Clock_Count_reg[-_n_0_1]\,
      I1 => \r_Clock_Count_reg_n_0_[0]\,
      I2 => r_SM_Main(2),
      I3 => \FSM_sequential_r_SM_Main[0]_i_2_n_0\,
      I4 => r_SM_Main(1),
      I5 => r_SM_Main(0),
      O => \FSM_sequential_r_SM_Main[0]_i_1__0_n_0\
    );
\FSM_sequential_r_SM_Main[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => r_Bit_Index(1),
      I1 => r_Bit_Index(0),
      I2 => r_Bit_Index(2),
      I3 => r_SM_Main(1),
      I4 => r_Rx_Data,
      O => \FSM_sequential_r_SM_Main[0]_i_2_n_0\
    );
\FSM_sequential_r_SM_Main[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00010000"
    )
        port map (
      I0 => \r_Clock_Count_reg[-_n_0_1]\,
      I1 => \r_Clock_Count_reg_n_0_[0]\,
      I2 => r_Rx_Data,
      I3 => r_SM_Main(2),
      I4 => r_SM_Main(0),
      I5 => r_SM_Main(1),
      O => \FSM_sequential_r_SM_Main[1]_i_1__0_n_0\
    );
\FSM_sequential_r_SM_Main[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => r_SM_Main(0),
      I1 => r_SM_Main(1),
      I2 => r_SM_Main(2),
      O => \FSM_sequential_r_SM_Main[2]_i_1_n_0\
    );
\FSM_sequential_r_SM_Main_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[0]_i_1__0_n_0\,
      Q => r_SM_Main(0),
      R => SR(0)
    );
\FSM_sequential_r_SM_Main_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[1]_i_1__0_n_0\,
      Q => r_SM_Main(1),
      R => SR(0)
    );
\FSM_sequential_r_SM_Main_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[2]_i_1_n_0\,
      Q => r_SM_Main(2),
      R => SR(0)
    );
\r_Bit_Index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC00008"
    )
        port map (
      I0 => r_SM_Main(1),
      I1 => rst_n,
      I2 => r_SM_Main(0),
      I3 => r_SM_Main(2),
      I4 => r_Bit_Index(0),
      O => \r_Bit_Index[0]_i_1_n_0\
    );
\r_Bit_Index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F02000000080"
    )
        port map (
      I0 => r_SM_Main(1),
      I1 => r_Bit_Index(0),
      I2 => rst_n,
      I3 => r_SM_Main(0),
      I4 => r_SM_Main(2),
      I5 => r_Bit_Index(1),
      O => \r_Bit_Index[1]_i_1_n_0\
    );
\r_Bit_Index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F08000000040"
    )
        port map (
      I0 => \r_Bit_Index[2]_i_2_n_0\,
      I1 => r_SM_Main(1),
      I2 => rst_n,
      I3 => r_SM_Main(0),
      I4 => r_SM_Main(2),
      I5 => r_Bit_Index(2),
      O => \r_Bit_Index[2]_i_1_n_0\
    );
\r_Bit_Index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r_Bit_Index(0),
      I1 => r_Bit_Index(1),
      O => \r_Bit_Index[2]_i_2_n_0\
    );
\r_Bit_Index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[0]_i_1_n_0\,
      Q => r_Bit_Index(0),
      R => '0'
    );
\r_Bit_Index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[1]_i_1_n_0\,
      Q => r_Bit_Index(1),
      R => '0'
    );
\r_Bit_Index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[2]_i_1_n_0\,
      Q => r_Bit_Index(2),
      R => '0'
    );
\r_Clock_Count[-1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88889C88"
    )
        port map (
      I0 => r_SM_Main(2),
      I1 => \r_Clock_Count_reg[-_n_0_1]\,
      I2 => \r_Clock_Count_reg_n_0_[0]\,
      I3 => r_SM_Main(0),
      I4 => r_SM_Main(1),
      O => \r_Clock_Count[-1]_i_1_n_0\
    );
\r_Clock_Count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A4A0"
    )
        port map (
      I0 => r_SM_Main(2),
      I1 => \r_Clock_Count_reg[-_n_0_1]\,
      I2 => \r_Clock_Count_reg_n_0_[0]\,
      I3 => r_SM_Main(0),
      I4 => r_SM_Main(1),
      O => \r_Clock_Count[0]_i_1_n_0\
    );
\r_Clock_Count_reg[-1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Clock_Count[-1]_i_1_n_0\,
      Q => \r_Clock_Count_reg[-_n_0_1]\,
      R => SR(0)
    );
\r_Clock_Count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Clock_Count[0]_i_1_n_0\,
      Q => \r_Clock_Count_reg_n_0_[0]\,
      R => SR(0)
    );
\r_Rx_Byte[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFAAAA0E00AAAA"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[0]_i_2_n_0\,
      I3 => \r_Rx_Byte[0]_i_3_n_0\,
      I4 => rst_n,
      I5 => \^oport_bus[dslave]\(0),
      O => \r_Rx_Byte[0]_i_1_n_0\
    );
\r_Rx_Byte[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_Bit_Index(2),
      I1 => r_Bit_Index(1),
      I2 => r_Bit_Index(0),
      O => \r_Rx_Byte[0]_i_2_n_0\
    );
\r_Rx_Byte[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => r_SM_Main(1),
      I1 => r_SM_Main(0),
      I2 => r_SM_Main(2),
      O => \r_Rx_Byte[0]_i_3_n_0\
    );
\r_Rx_Byte[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[1]_i_2_n_0\,
      I4 => \^oport_bus[dslave]\(1),
      O => \r_Rx_Byte[1]_i_1_n_0\
    );
\r_Rx_Byte[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => r_Bit_Index(2),
      I1 => r_Bit_Index(0),
      I2 => r_Bit_Index(1),
      O => \r_Rx_Byte[1]_i_2_n_0\
    );
\r_Rx_Byte[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[2]_i_2_n_0\,
      I4 => \^oport_bus[dslave]\(2),
      O => \r_Rx_Byte[2]_i_1_n_0\
    );
\r_Rx_Byte[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => r_Bit_Index(2),
      I1 => r_Bit_Index(1),
      I2 => r_Bit_Index(0),
      O => \r_Rx_Byte[2]_i_2_n_0\
    );
\r_Rx_Byte[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF000000E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Bit_Index[2]_i_2_n_0\,
      I4 => r_Bit_Index(2),
      I5 => \^oport_bus[dslave]\(3),
      O => \r_Rx_Byte[3]_i_1_n_0\
    );
\r_Rx_Byte[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[4]_i_2_n_0\,
      I4 => \^oport_bus[dslave]\(4),
      O => \r_Rx_Byte[4]_i_1_n_0\
    );
\r_Rx_Byte[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => r_Bit_Index(1),
      I1 => r_Bit_Index(0),
      I2 => r_Bit_Index(2),
      O => \r_Rx_Byte[4]_i_2_n_0\
    );
\r_Rx_Byte[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[5]_i_2_n_0\,
      I4 => \^oport_bus[dslave]\(5),
      O => \r_Rx_Byte[5]_i_1_n_0\
    );
\r_Rx_Byte[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => r_Bit_Index(0),
      I1 => r_Bit_Index(1),
      I2 => r_Bit_Index(2),
      O => \r_Rx_Byte[5]_i_2_n_0\
    );
\r_Rx_Byte[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[6]_i_2_n_0\,
      I4 => \^oport_bus[dslave]\(6),
      O => \r_Rx_Byte[6]_i_1_n_0\
    );
\r_Rx_Byte[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => r_Bit_Index(1),
      I1 => r_Bit_Index(0),
      I2 => r_Bit_Index(2),
      O => \r_Rx_Byte[6]_i_2_n_0\
    );
\r_Rx_Byte[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \r_Rx_Byte[7]_i_2_n_0\,
      I1 => r_Rx_Data,
      I2 => \r_Rx_Byte[7]_i_3_n_0\,
      I3 => \r_Rx_Byte[7]_i_4_n_0\,
      I4 => \^oport_bus[dslave]\(7),
      O => \r_Rx_Byte[7]_i_1_n_0\
    );
\r_Rx_Byte[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4070"
    )
        port map (
      I0 => r_SM_Main(2),
      I1 => r_SM_Main(0),
      I2 => rst_n,
      I3 => r_SM_Main(1),
      O => \r_Rx_Byte[7]_i_2_n_0\
    );
\r_Rx_Byte[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => r_SM_Main(2),
      I1 => r_SM_Main(0),
      I2 => r_SM_Main(1),
      I3 => rst_n,
      O => \r_Rx_Byte[7]_i_3_n_0\
    );
\r_Rx_Byte[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r_Bit_Index(1),
      I1 => r_Bit_Index(0),
      I2 => r_Bit_Index(2),
      O => \r_Rx_Byte[7]_i_4_n_0\
    );
\r_Rx_Byte_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[0]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(0),
      R => '0'
    );
\r_Rx_Byte_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[1]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(1),
      R => '0'
    );
\r_Rx_Byte_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[2]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(2),
      R => '0'
    );
\r_Rx_Byte_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[3]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(3),
      R => '0'
    );
\r_Rx_Byte_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[4]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(4),
      R => '0'
    );
\r_Rx_Byte_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[5]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(5),
      R => '0'
    );
\r_Rx_Byte_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[6]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(6),
      R => '0'
    );
\r_Rx_Byte_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Rx_Byte[7]_i_1_n_0\,
      Q => \^oport_bus[dslave]\(7),
      R => '0'
    );
r_Rx_DV_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02000"
    )
        port map (
      I0 => rst_n,
      I1 => r_SM_Main(2),
      I2 => r_SM_Main(1),
      I3 => r_SM_Main(0),
      I4 => \^in_valid\,
      O => r_Rx_DV_i_1_n_0
    );
r_Rx_DV_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => r_Rx_DV_i_1_n_0,
      Q => \^in_valid\,
      R => '0'
    );
r_Rx_Data_R_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => masterclk,
      CE => '1',
      D => ser_in,
      Q => r_Rx_Data_R,
      R => '0'
    );
r_Rx_Data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => masterclk,
      CE => '1',
      D => r_Rx_Data_R,
      Q => r_Rx_Data,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx is
  port (
    out_busy : out STD_LOGIC;
    ser_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    masterclk : in STD_LOGIC;
    \r_Tx_Data_reg[0]_0\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx is
  signal \FSM_sequential_r_SM_Main[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_r_SM_Main[2]_i_1__0_n_0\ : STD_LOGIC;
  signal o_Tx_Serial_i_1_n_0 : STD_LOGIC;
  signal o_Tx_Serial_i_3_n_0 : STD_LOGIC;
  signal o_Tx_Serial_i_4_n_0 : STD_LOGIC;
  signal o_Tx_Serial_reg_i_2_n_0 : STD_LOGIC;
  signal \^out_busy\ : STD_LOGIC;
  signal \r_Bit_Index[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_Bit_Index_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Bit_Index_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Bit_Index_reg_n_0_[2]\ : STD_LOGIC;
  signal r_SM_Main : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_Tx_Active_i_1_n_0 : STD_LOGIC;
  signal r_Tx_Data : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_Tx_Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \^ser_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_r_SM_Main[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FSM_sequential_r_SM_Main[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FSM_sequential_r_SM_Main[2]_i_1__0\ : label is "soft_lutpair273";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[0]\ : label is "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[1]\ : label is "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_r_SM_Main_reg[2]\ : label is "s_CLEANUP:100,s_IDLE:000,s_TX_START_BIT:001,s_TX_STOP_BIT:011,s_TX_DATA_BITS:010";
  attribute SOFT_HLUTNM of \r_Bit_Index[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \r_Bit_Index[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of r_Tx_Active_i_1 : label is "soft_lutpair273";
begin
  out_busy <= \^out_busy\;
  ser_out <= \^ser_out\;
\FSM_sequential_r_SM_Main[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020002"
    )
        port map (
      I0 => \r_Tx_Data_reg[0]_0\,
      I1 => r_SM_Main(0),
      I2 => r_SM_Main(2),
      I3 => r_SM_Main(1),
      I4 => \FSM_sequential_r_SM_Main[0]_i_2__0_n_0\,
      O => \FSM_sequential_r_SM_Main[0]_i_1_n_0\
    );
\FSM_sequential_r_SM_Main[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_Bit_Index_reg_n_0_[2]\,
      I1 => \r_Bit_Index_reg_n_0_[1]\,
      I2 => \r_Bit_Index_reg_n_0_[0]\,
      O => \FSM_sequential_r_SM_Main[0]_i_2__0_n_0\
    );
\FSM_sequential_r_SM_Main[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => r_SM_Main(1),
      I1 => r_SM_Main(0),
      I2 => r_SM_Main(2),
      O => \FSM_sequential_r_SM_Main[1]_i_1_n_0\
    );
\FSM_sequential_r_SM_Main[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => r_SM_Main(0),
      I1 => r_SM_Main(1),
      I2 => r_SM_Main(2),
      O => \FSM_sequential_r_SM_Main[2]_i_1__0_n_0\
    );
\FSM_sequential_r_SM_Main_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[0]_i_1_n_0\,
      Q => r_SM_Main(0),
      R => SR(0)
    );
\FSM_sequential_r_SM_Main_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[1]_i_1_n_0\,
      Q => r_SM_Main(1),
      R => SR(0)
    );
\FSM_sequential_r_SM_Main_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \FSM_sequential_r_SM_Main[2]_i_1__0_n_0\,
      Q => r_SM_Main(2),
      R => SR(0)
    );
o_Tx_Serial_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCBFF0000CB00"
    )
        port map (
      I0 => o_Tx_Serial_reg_i_2_n_0,
      I1 => r_SM_Main(1),
      I2 => r_SM_Main(0),
      I3 => rst_n,
      I4 => r_SM_Main(2),
      I5 => \^ser_out\,
      O => o_Tx_Serial_i_1_n_0
    );
o_Tx_Serial_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_Tx_Data_reg_n_0_[3]\,
      I1 => \r_Tx_Data_reg_n_0_[2]\,
      I2 => \r_Bit_Index_reg_n_0_[1]\,
      I3 => \r_Tx_Data_reg_n_0_[1]\,
      I4 => \r_Bit_Index_reg_n_0_[0]\,
      I5 => \r_Tx_Data_reg_n_0_[0]\,
      O => o_Tx_Serial_i_3_n_0
    );
o_Tx_Serial_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_Tx_Data_reg_n_0_[7]\,
      I1 => \r_Tx_Data_reg_n_0_[6]\,
      I2 => \r_Bit_Index_reg_n_0_[1]\,
      I3 => \r_Tx_Data_reg_n_0_[5]\,
      I4 => \r_Bit_Index_reg_n_0_[0]\,
      I5 => \r_Tx_Data_reg_n_0_[4]\,
      O => o_Tx_Serial_i_4_n_0
    );
o_Tx_Serial_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => o_Tx_Serial_i_1_n_0,
      Q => \^ser_out\,
      R => '0'
    );
o_Tx_Serial_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => o_Tx_Serial_i_3_n_0,
      I1 => o_Tx_Serial_i_4_n_0,
      O => o_Tx_Serial_reg_i_2_n_0,
      S => \r_Bit_Index_reg_n_0_[2]\
    );
\r_Bit_Index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => r_SM_Main(1),
      I1 => r_SM_Main(0),
      I2 => r_SM_Main(2),
      I3 => \r_Bit_Index_reg_n_0_[0]\,
      O => \r_Bit_Index[0]_i_1_n_0\
    );
\r_Bit_Index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40008"
    )
        port map (
      I0 => \r_Bit_Index_reg_n_0_[0]\,
      I1 => r_SM_Main(1),
      I2 => r_SM_Main(0),
      I3 => r_SM_Main(2),
      I4 => \r_Bit_Index_reg_n_0_[1]\,
      O => \r_Bit_Index[1]_i_1_n_0\
    );
\r_Bit_Index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7000000080"
    )
        port map (
      I0 => \r_Bit_Index_reg_n_0_[1]\,
      I1 => \r_Bit_Index_reg_n_0_[0]\,
      I2 => r_SM_Main(1),
      I3 => r_SM_Main(0),
      I4 => r_SM_Main(2),
      I5 => \r_Bit_Index_reg_n_0_[2]\,
      O => \r_Bit_Index[2]_i_1_n_0\
    );
\r_Bit_Index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[0]_i_1_n_0\,
      Q => \r_Bit_Index_reg_n_0_[0]\,
      R => SR(0)
    );
\r_Bit_Index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[1]_i_1_n_0\,
      Q => \r_Bit_Index_reg_n_0_[1]\,
      R => SR(0)
    );
\r_Bit_Index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \r_Bit_Index[2]_i_1_n_0\,
      Q => \r_Bit_Index_reg_n_0_[2]\,
      R => SR(0)
    );
r_Tx_Active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF0002"
    )
        port map (
      I0 => \r_Tx_Data_reg[0]_0\,
      I1 => r_SM_Main(2),
      I2 => r_SM_Main(1),
      I3 => r_SM_Main(0),
      I4 => \^out_busy\,
      O => r_Tx_Active_i_1_n_0
    );
r_Tx_Active_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => r_Tx_Active_i_1_n_0,
      Q => \^out_busy\,
      R => SR(0)
    );
\r_Tx_Data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => r_SM_Main(2),
      I1 => \r_Tx_Data_reg[0]_0\,
      I2 => r_SM_Main(1),
      I3 => r_SM_Main(0),
      O => r_Tx_Data
    );
\r_Tx_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(0),
      Q => \r_Tx_Data_reg_n_0_[0]\,
      R => SR(0)
    );
\r_Tx_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(1),
      Q => \r_Tx_Data_reg_n_0_[1]\,
      R => SR(0)
    );
\r_Tx_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(2),
      Q => \r_Tx_Data_reg_n_0_[2]\,
      R => SR(0)
    );
\r_Tx_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(3),
      Q => \r_Tx_Data_reg_n_0_[3]\,
      R => SR(0)
    );
\r_Tx_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(4),
      Q => \r_Tx_Data_reg_n_0_[4]\,
      R => SR(0)
    );
\r_Tx_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(5),
      Q => \r_Tx_Data_reg_n_0_[5]\,
      R => SR(0)
    );
\r_Tx_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(6),
      Q => \r_Tx_Data_reg_n_0_[6]\,
      R => SR(0)
    );
\r_Tx_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => r_Tx_Data,
      D => Q(7),
      Q => \r_Tx_Data_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_1 is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_1 : entity is "bindec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_1 is
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => enb,
      I1 => addrb(0),
      I2 => addrb(1),
      O => enb_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(0),
      I2 => enb,
      O => enb_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(0),
      I1 => enb,
      I2 => addrb(1),
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(16),
      I1 => douta_array(24),
      I2 => douta_array(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(8),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(17),
      I1 => douta_array(25),
      I2 => douta_array(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(9),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(26),
      I2 => douta_array(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(10),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(27),
      I2 => douta_array(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(11),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(28),
      I2 => douta_array(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(12),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(29),
      I2 => douta_array(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(13),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(30),
      I2 => douta_array(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(14),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(31),
      I2 => douta_array(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(15),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enb : in STD_LOGIC;
    clkb : in STD_LOGIC;
    doutb_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(16),
      I1 => doutb_array(24),
      I2 => doutb_array(0),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(8),
      O => doutb(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(17),
      I1 => doutb_array(25),
      I2 => doutb_array(1),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(9),
      O => doutb(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(18),
      I1 => doutb_array(26),
      I2 => doutb_array(2),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(10),
      O => doutb(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(19),
      I1 => doutb_array(27),
      I2 => doutb_array(3),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(11),
      O => doutb(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(20),
      I1 => doutb_array(28),
      I2 => doutb_array(4),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(12),
      O => doutb(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(21),
      I1 => doutb_array(29),
      I2 => doutb_array(5),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(13),
      O => doutb(5)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(22),
      I1 => doutb_array(30),
      I2 => doutb_array(6),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(14),
      O => doutb(6)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => doutb_array(23),
      I1 => doutb_array(31),
      I2 => doutb_array(7),
      I3 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      I5 => doutb_array(15),
      O => doutb(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addrb(0),
      I1 => enb,
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addrb(1),
      I1 => enb,
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb_array(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => enb,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_01 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_02 => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_03 => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_04 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_05 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_06 => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_07 => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_08 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_09 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_0A => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_0B => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_0C => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_0D => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_0E => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_0F => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_10 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_11 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_12 => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_13 => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_14 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_15 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_16 => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_17 => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_18 => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_19 => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_1A => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_1B => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_1C => X"0001010000010000000101000001010000000100000000010000000100000000",
      INIT_1D => X"0000010100010000000001010001010000000101000101000001010000010100",
      INIT_1E => X"0001000100010000000001010001000000010100000101000001010000010100",
      INIT_1F => X"0000010100010100000001010001000100000101000100010001010000010000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => douta(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => douta(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => douta(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => douta(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810",
      INIT_14 => X"0000000000000000000000000000000000000000000000004507030000000000",
      INIT_15 => X"0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3",
      INIT_16 => X"1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040",
      INIT_17 => X"000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8",
      INIT_18 => X"0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000030745",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"000000FF0000000000000000000000000000000000FF00002020202020202020",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80808000000000C02020202000008080807F00002020202020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000007E4242424242427E4141414141414141",
      INIT_2D => X"41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000101010101010101",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF",
      INIT_31 => X"838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"E8484848484848E8D0505050505050D0A0202020202020A04141414141414141",
      INIT_35 => X"FE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"2020202020202020404040404040404080808080808080800000000000000000",
      INIT_39 => X"8282828282828282040404040404040408080808080808081010101010101010",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"0808080808080808101010101010101020202020202020204141414141414141",
      INIT_3D => X"0000000000000000010101010101010102020202020202020404040404040404",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_01 => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08",
      INIT_02 => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000",
      INIT_05 => X"00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38",
      INIT_06 => X"00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE",
      INIT_07 => X"007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202",
      INIT_08 => X"0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870",
      INIT_09 => X"00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080",
      INIT_0A => X"000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6",
      INIT_0B => X"4040404040404040000000280000000000404040404040000010101010101000",
      INIT_0C => X"82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000",
      INIT_0D => X"0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800",
      INIT_0E => X"0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000",
      INIT_0F => X"80808080808080FF01010101010101FF000000C000C000000000E06000E06000",
      INIT_10 => X"00000607000000000000060600000000FF80808080808080FF01010101010101",
      INIT_11 => X"003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838",
      INIT_12 => X"000000003800407CA581423C000000000000003C4281BDA5221C000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000",
      INIT_14 => X"0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000",
      INIT_15 => X"6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654",
      INIT_16 => X"65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF",
      INIT_17 => X"1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840",
      INIT_18 => X"1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF",
      INIT_19 => X"000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272",
      INIT_1C => X"00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38",
      INIT_1D => X"00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08",
      INIT_1E => X"000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C",
      INIT_1F => X"000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0",
      INIT_20 => X"004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00",
      INIT_21 => X"0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400",
      INIT_22 => X"003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00",
      INIT_23 => X"0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000008181818181818181BEA682828282A6BE",
      INIT_2D => X"8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"DF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF",
      INIT_31 => X"1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"F1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86",
      INIT_35 => X"FF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"F8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000",
      INIT_38 => X"C04040404040C0C0808080808080808000000000000000000000000000000000",
      INIT_39 => X"1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000",
      INIT_3C => X"111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86",
      INIT_3D => X"01010101010101010202020202020202040405050504040408090B0A0B090808",
      INIT_3E => X"0040808A90906000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0035717878716F26004224000024420000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000",
      INIT_01 => X"00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000",
      INIT_02 => X"00000000000000101000000000040300000C1C18307040607070604020301000",
      INIT_03 => X"00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000",
      INIT_04 => X"0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_05 => X"0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000",
      INIT_06 => X"00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000",
      INIT_07 => X"0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100",
      INIT_08 => X"040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000",
      INIT_09 => X"000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101",
      INIT_0A => X"00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000",
      INIT_0B => X"050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02",
      INIT_0C => X"0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000",
      INIT_0D => X"020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000001030303030301000000000000000000000101010101010100000000",
      INIT_10 => X"001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_11 => X"000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F",
      INIT_12 => X"FE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00",
      INIT_13 => X"00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100",
      INIT_14 => X"00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01",
      INIT_15 => X"00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000",
      INIT_16 => X"0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000",
      INIT_17 => X"1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C",
      INIT_19 => X"FFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF",
      INIT_1A => X"000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000",
      INIT_1B => X"FEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC",
      INIT_1C => X"0002010000000000000000000408100000000000000000000000000000000000",
      INIT_1D => X"0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000400002100010000000008100000000406060606070706060606040000",
      INIT_1F => X"0000000000000000000000000000000000000210000201050323010000000008",
      INIT_20 => X"0000000000020008040140042040080200000004000000400805000024010008",
      INIT_21 => X"10000110000603010000010200004001200000050A0101032F10030604081080",
      INIT_22 => X"F7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000",
      INIT_25 => X"0001000205050005080A02010200000000000000000000000000000000000000",
      INIT_26 => X"00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F",
      INIT_27 => X"0000000000000000000000000000000000000103060706070301000000000000",
      INIT_28 => X"000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000",
      INIT_29 => X"00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000102050A0A0A0A05020100000000030408102020202020201008040300",
      INIT_31 => X"4020000000000060000000000000204000000000000102050502010000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000000000000000000001000000FF8080808080808080808080808080FF",
      INIT_3A => X"070F183020471EFEFE1E472030180F0700000000010202020202010000000000",
      INIT_3B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_3C => X"1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703",
      INIT_3D => X"00040F000007080808070007080808070000000C0C0C0C265688888888885020",
      INIT_3E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_3F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000",
      INIT_01 => X"0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E",
      INIT_02 => X"0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000",
      INIT_03 => X"0000000000000000000000000000000060E0E081010181C1C181010181E0E060",
      INIT_04 => X"C0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000",
      INIT_05 => X"C0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600",
      INIT_06 => X"C0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E",
      INIT_07 => X"C0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84",
      INIT_08 => X"0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000",
      INIT_09 => X"0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080",
      INIT_0A => X"0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040",
      INIT_0B => X"A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040",
      INIT_0C => X"000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000",
      INIT_0D => X"40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000",
      INIT_10 => X"03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_11 => X"1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933",
      INIT_12 => X"0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F",
      INIT_13 => X"2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0",
      INIT_14 => X"F0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0",
      INIT_15 => X"00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000",
      INIT_16 => X"00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8",
      INIT_18 => X"0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000",
      INIT_1B => X"000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800",
      INIT_1C => X"0000088009020080492A087E082A498000000000000000000000000000000000",
      INIT_1D => X"000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020",
      INIT_1F => X"0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000",
      INIT_20 => X"00100607430200077F380313070000000004130F21100E175E0925379F381800",
      INIT_21 => X"0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420",
      INIT_22 => X"FEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000",
      INIT_25 => X"E07070F07070F0707070F0707070706000000000000000000000000000000000",
      INIT_26 => X"000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000",
      INIT_27 => X"00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000",
      INIT_28 => X"0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000",
      INIT_29 => X"000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000008040A050505050A0408000000000C0201008040404040404081020C000",
      INIT_31 => X"828400000000009A000000000000848200000000008040A0A040800000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00040202121414141212121254840204FF0101010101010101010101010101FF",
      INIT_3A => X"800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000",
      INIT_3B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_3C => X"0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38",
      INIT_3D => X"0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000",
      INIT_3E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_3F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000",
      INIT_01 => X"00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000",
      INIT_02 => X"03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700",
      INIT_03 => X"00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000",
      INIT_04 => X"00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000",
      INIT_05 => X"00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000",
      INIT_06 => X"00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000",
      INIT_07 => X"00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000",
      INIT_08 => X"0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000",
      INIT_09 => X"10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101",
      INIT_0A => X"000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100",
      INIT_0B => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_0C => X"000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000",
      INIT_0D => X"07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000010000000000000000000000000000000000000200000000000000",
      INIT_10 => X"0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00",
      INIT_11 => X"0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00",
      INIT_12 => X"38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F",
      INIT_13 => X"00000000B4480000080402010000000000000000030404080808080000090000",
      INIT_14 => X"00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000",
      INIT_15 => X"060687E717000000000078C0000000000E060104040603010000000000000000",
      INIT_16 => X"0000000000000000000000000000060F40000000010100000000000000000000",
      INIT_17 => X"101010080909080404020100000000003F7FC787030301010000000000000080",
      INIT_18 => X"0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703",
      INIT_19 => X"0000804041320A0400000000000000000000000000000103070E3A6140C08000",
      INIT_1A => X"0000080E04080800000000000000000000000000000000000000800080A0F060",
      INIT_1B => X"0606060604040911210000804020180000000C18608000201008040606060C0C",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00000000215B0E03160F43050102440000000000000000010100000000000000",
      INIT_1F => X"0000000000000000000000000000000000000001030D1E32440C1E3387280000",
      INIT_20 => X"0000000002214000001043002000010000000000000210400200220001120000",
      INIT_21 => X"0043A6010009140201408609000080082000074A35060E9C502F04091A750A80",
      INIT_22 => X"0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000",
      INIT_25 => X"000001010202070207050D060103010000000000000000000000000000000000",
      INIT_26 => X"0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F",
      INIT_27 => X"000000000000000000000000000000000003060D090909090406030100010000",
      INIT_28 => X"0000000001030707070703010000000000000000010307070707030100000000",
      INIT_29 => X"0000000000000000000000000000000000000000010307070707030100000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000103060C0C0C0C0603010000000003070C18303030303030180C070300",
      INIT_31 => X"0020100804000038000000040810200000000000000103060603010000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000000000010101000001000000007F4040404040404040404040407F00",
      INIT_3A => X"070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000",
      INIT_3B => X"0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F",
      INIT_3C => X"1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100",
      INIT_3D => X"00040F000007080808070007080808070003070F0F0E0C060600000000000000",
      INIT_3E => X"0008090B0D080007080807000708080700040808090600070808070007080807",
      INIT_3F => X"00060909090600070808070007080807000E0A0A0A0900070808070007080807",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000",
      INIT_01 => X"000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E",
      INIT_02 => X"00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000",
      INIT_03 => X"0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000",
      INIT_04 => X"000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000",
      INIT_05 => X"00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600",
      INIT_06 => X"0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E",
      INIT_07 => X"000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04",
      INIT_08 => X"000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000",
      INIT_09 => X"0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000",
      INIT_0A => X"0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060",
      INIT_0B => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_0C => X"0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000",
      INIT_0D => X"E000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"02140A4202780000000000424448424000000000008080808F80008000000000",
      INIT_10 => X"FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_11 => X"E0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC",
      INIT_12 => X"0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0",
      INIT_13 => X"000000060305070303030507E30703010C1C1C140C0C08040404040000000000",
      INIT_14 => X"000000000080406030301000181D1A0EE0000000000000000000804000000000",
      INIT_15 => X"0018F8B070E040000000000000000000E003010000000080C0603C0300000000",
      INIT_16 => X"C6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000",
      INIT_17 => X"0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000",
      INIT_18 => X"0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000",
      INIT_19 => X"0000008000000000000000000000000000000000000000000000000080000000",
      INIT_1A => X"0000000000000020202060400000000000000000000000006000000000000000",
      INIT_1B => X"0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020",
      INIT_1F => X"000000000000000000000000000000000038FC86327B79F9F9710386FC788000",
      INIT_20 => X"0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000",
      INIT_21 => X"44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C",
      INIT_22 => X"0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010",
      INIT_23 => X"00000000000000000000000000000000000000FF4444444444444444FF000000",
      INIT_24 => X"01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000",
      INIT_25 => X"60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000",
      INIT_26 => X"00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000",
      INIT_27 => X"000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020",
      INIT_28 => X"0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000",
      INIT_29 => X"000000000000000000000000000000000000000080C0E0E0E0E0C08000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000",
      INIT_31 => X"008488902000001C0000002090888400000000000080C06060C0800000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00",
      INIT_3A => X"80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000",
      INIT_3B => X"00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000",
      INIT_3C => X"0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38",
      INIT_3D => X"0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E",
      INIT_3E => X"0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0",
      INIT_3F => X"00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000001010101010001010101010101010101000000000101000001010101",
      INIT_01 => X"0000010101010101010100000101010101010001010101010100010001010101",
      INIT_02 => X"0000010101010001000000000101010101010101010001010000010101010101",
      INIT_03 => X"0000000001000100010101010101010100000000010100000101010101010101",
      INIT_04 => X"0001000100000101000000000101010100000101010001000101010101010101",
      INIT_05 => X"0100010000000101010100000101010100010001000000000101000101010101",
      INIT_06 => X"0000010101000101010101010101010101010000000000000000000001010101",
      INIT_07 => X"0101010101010101010001010101010101010000010001000101010001010101",
      INIT_08 => X"0000000001010101010001010101010101010101000000000101000001010101",
      INIT_09 => X"0000000001000100000001010101010101010001010101010100010001010101",
      INIT_0A => X"0000000001000100000001010101010100000000010001000000010101010101",
      INIT_0B => X"0000000001000100010101010101010100000000010001000000010101010101",
      INIT_0C => X"0001000100000101000000000101010100000101010001000101010101010101",
      INIT_0D => X"0100010000000101010100000101010100010001000000000101000101010101",
      INIT_0E => X"0000010101000101010101010101010101010000000000000000000001010101",
      INIT_0F => X"0101010101010101010001010101010101010000010001000101010001010101",
      INIT_10 => X"0000000001010101010001010101010101010101000000000101000001010101",
      INIT_11 => X"0000000001010101010001000101010101010001010101010100010001010101",
      INIT_12 => X"0000000001010101010001000101010100000000010101010100010001010101",
      INIT_13 => X"0000000001000100010101010101010100000000010101010100010001010101",
      INIT_14 => X"0001000100000101000000000101010100000101010001000101010101010101",
      INIT_15 => X"0100010000000101010100000101010100010001000000000101000101010101",
      INIT_16 => X"0000010101000101010101010101010101010000000000000000000001010101",
      INIT_17 => X"0101010101010101010001010101010101010000010001000101010001010101",
      INIT_18 => X"0000000001010101010001010101010101010101000000000101000001010101",
      INIT_19 => X"0100010100000000010100000101010101010001010101010100010001010101",
      INIT_1A => X"0100010100000000010100000101010101000101000000000101000001010101",
      INIT_1B => X"0000000001000100010101010101010101000101000000000101000001010101",
      INIT_1C => X"0001000100000101000000000101010100000101010001000101010101010101",
      INIT_1D => X"0100010000000101010100000101010100010001000000000101000101010101",
      INIT_1E => X"0000010101000101010101010101010101010000000000000000000001010101",
      INIT_1F => X"0101010101010101010001010101010101010000010001000101010001010101",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => douta(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => douta(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => douta(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => douta(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000001000000000101010100000001010101000001010001010101",
      INIT_01 => X"0101010000000001010101010101010101010101000000010000000001010101",
      INIT_02 => X"0000000000000001000000000101010100000001000000000000000101010101",
      INIT_03 => X"0000000000000000000100010101010101010100010101010000000101010101",
      INIT_04 => X"0000000100000001000000000101010100000001000000000001000101010101",
      INIT_05 => X"0000000000000001010101010101010100000001000000000101010101010101",
      INIT_06 => X"0000000100000000000000010101010101010101010101000000000001010101",
      INIT_07 => X"0101010100000001000000000101010101010101000000000000010001010101",
      INIT_08 => X"0000000000000001000000000101010100000001010101000001010001010101",
      INIT_09 => X"0000000000000000000000010101010101010101000000010000000001010101",
      INIT_0A => X"0000000000000000000000010101010100000000000000000000000101010101",
      INIT_0B => X"0000000000000000000100010101010100000000000000000000000101010101",
      INIT_0C => X"0000000100000001000000000101010100000001000000000001000101010101",
      INIT_0D => X"0000000000000001010101010101010100000001000000000101010101010101",
      INIT_0E => X"0000000100000000000000010101010101010101010101000000000001010101",
      INIT_0F => X"0101010100000001000000000101010101010101000000000000010001010101",
      INIT_10 => X"0000000000000001000000000101010100000001010101000001010001010101",
      INIT_11 => X"0101010000010101000000010101010101010101000000010000000001010101",
      INIT_12 => X"0101010000010101000000010101010101010100000101010000000101010101",
      INIT_13 => X"0000000000000000000100010101010101010100000101010000000101010101",
      INIT_14 => X"0000000100000001000000000101010100000001000000000001000101010101",
      INIT_15 => X"0000000000000001010101010101010100000001000000000101010101010101",
      INIT_16 => X"0000000100000000000000010101010101010101010101000000000001010101",
      INIT_17 => X"0101010100000001000000000101010101010101000000000000010001010101",
      INIT_18 => X"0000000000000001000000000101010100000001010101000001010001010101",
      INIT_19 => X"0000000001010100010101010101010101010101000000010000000001010101",
      INIT_1A => X"0000000001010100010101010101010100000000010101000101010101010101",
      INIT_1B => X"0000000000000000000100010101010100000000010101000101010101010101",
      INIT_1C => X"0000000100000001000000000101010100000001000000000001000101010101",
      INIT_1D => X"0000000000000001010101010101010100000001000000000101010101010101",
      INIT_1E => X"0000000100000000000000010101010101010101010101000000000001010101",
      INIT_1F => X"0101010100000001000000000101010101010101000000000000010001010101",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => douta(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => douta(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => douta(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => douta(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455",
      INIT_01 => X"342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9",
      INIT_02 => X"808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481",
      INIT_03 => X"69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314",
      INIT_04 => X"86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8",
      INIT_05 => X"AB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A",
      INIT_06 => X"3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31",
      INIT_08 => X"E053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8",
      INIT_09 => X"FE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE",
      INIT_0A => X"03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F",
      INIT_0B => X"247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A",
      INIT_0C => X"BE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_11 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_12 => X"C540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500",
      INIT_17 => X"050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F",
      INIT_18 => X"9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00",
      INIT_19 => X"1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290",
      INIT_1A => X"89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8",
      INIT_1B => X"12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA",
      INIT_1C => X"88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8",
      INIT_1D => X"0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8",
      INIT_1E => X"AA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2",
      INIT_1F => X"8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720",
      INIT_20 => X"8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88",
      INIT_21 => X"E6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4",
      INIT_22 => X"80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2",
      INIT_23 => X"2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000",
      INIT_24 => X"0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2",
      INIT_25 => X"881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884",
      INIT_27 => X"FFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000",
      INIT_29 => X"601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A",
      INIT_2A => X"277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496",
      INIT_2B => X"044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE",
      INIT_2C => X"4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452",
      INIT_2D => X"E7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204",
      INIT_2E => X"E747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053",
      INIT_30 => X"FFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028",
      INIT_31 => X"D4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4",
      INIT_32 => X"0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227",
      INIT_33 => X"7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7",
      INIT_34 => X"81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5",
      INIT_36 => X"5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300",
      INIT_37 => X"0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60",
      INIT_38 => X"F4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402",
      INIT_39 => X"7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24",
      INIT_3A => X"62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B",
      INIT_3B => X"E481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4",
      INIT_3C => X"6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783",
      INIT_3D => X"FFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_01 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_02 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_03 => X"E1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0",
      INIT_04 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_05 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_06 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_07 => X"63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E",
      INIT_08 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_09 => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0A => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0B => X"334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E",
      INIT_0C => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0D => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0E => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_0F => X"3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4",
      INIT_10 => X"6655559599999959666666565565556666666666665655555500000000000000",
      INIT_11 => X"9995999999595695555566666666566659595696595959595959596666666665",
      INIT_12 => X"66934D9595965966969966666656595696A69999555666969959599999999999",
      INIT_13 => X"594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965",
      INIT_14 => X"26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59",
      INIT_15 => X"595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36",
      INIT_16 => X"5999995599D99499659A55536696995966565666666696599699995966999999",
      INIT_17 => X"D364564D9A55656659666695595996655699998D995999999565665599995599",
      INIT_18 => X"E42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600",
      INIT_19 => X"DCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46",
      INIT_1A => X"83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1",
      INIT_1B => X"E08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0",
      INIT_1C => X"07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78",
      INIT_1D => X"1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087",
      INIT_1E => X"F8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F",
      INIT_1F => X"8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C",
      INIT_20 => X"83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200",
      INIT_21 => X"033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0",
      INIT_22 => X"E0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3",
      INIT_23 => X"980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78",
      INIT_24 => X"0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971",
      INIT_25 => X"1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E",
      INIT_26 => X"38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771",
      INIT_27 => X"F8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF",
      INIT_28 => X"133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F",
      INIT_29 => X"CCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286",
      INIT_2A => X"1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927",
      INIT_2B => X"E61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88",
      INIT_2C => X"C6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907",
      INIT_2D => X"7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B",
      INIT_2E => X"64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E",
      INIT_2F => X"E02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359",
      INIT_30 => X"A4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000",
      INIT_31 => X"98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799",
      INIT_32 => X"32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4",
      INIT_33 => X"66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373",
      INIT_34 => X"F9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662",
      INIT_35 => X"89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C",
      INIT_36 => X"F8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E",
      INIT_37 => X"1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F",
      INIT_38 => X"2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F",
      INIT_39 => X"CC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333",
      INIT_3A => X"E3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67",
      INIT_3B => X"1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878",
      INIT_3C => X"E10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27",
      INIT_3D => X"94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98",
      INIT_3E => X"5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5",
      INIT_3F => X"30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_decoder is
  port (
    cnd_tf_s : out STD_LOGIC;
    timer_int_enable_q_reg : out STD_LOGIC;
    timer_overflow_q_reg : out STD_LOGIC;
    int_enable_q_reg : out STD_LOGIC;
    mb_q : out STD_LOGIC;
    branch_taken_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outreg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \opc_opcode_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mnemonic_q_reg[5]_0\ : out STD_LOGIC;
    int_pending_s : out STD_LOGIC;
    \mnemonic_q_reg[5]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_0\ : out STD_LOGIC;
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dmem_addr_q : out STD_LOGIC;
    \mnemonic_q_reg[0]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_1\ : out STD_LOGIC;
    take_branch_q_reg : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]\ : out STD_LOGIC;
    \mnemonic_q_reg[4]_1\ : out STD_LOGIC;
    \program_counter_q_reg[9]\ : out STD_LOGIC;
    \program_counter_q_reg[8]\ : out STD_LOGIC;
    \psw_q_reg[3]\ : out STD_LOGIC;
    \psw_q_reg[2]\ : out STD_LOGIC;
    \psw_q_reg[1]\ : out STD_LOGIC;
    \psw_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[2]\ : out STD_LOGIC;
    \sp_q_reg[0]\ : out STD_LOGIC;
    \sp_q_reg[0]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_2\ : out STD_LOGIC;
    \inc_sel_q_reg[1]\ : out STD_LOGIC;
    \inc_sel_q_reg[0]\ : out STD_LOGIC;
    tim_start_t_s : out STD_LOGIC;
    clk_multi_cycle_s : out STD_LOGIC;
    second_cycle_q_reg : out STD_LOGIC;
    \accumulator_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmem_addr_q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \program_counter_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_q_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \opc_opcode_q_reg[5]_0\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    take_branch_q_reg_0 : out STD_LOGIC;
    \mnemonic_q_reg[5]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[0]_3\ : out STD_LOGIC;
    \use_xtal_div.xtal_q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    branch_taken_q_reg_1 : out STD_LOGIC;
    \mnemonic_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mnemonic_q_reg[4]_2\ : out STD_LOGIC;
    dmem_we : out STD_LOGIC;
    \FSM_onehot_int_state_q_reg[1]\ : out STD_LOGIC;
    \opc_opcode_q_reg[1]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_4\ : out STD_LOGIC;
    \opc_opcode_q_reg[2]_0\ : out STD_LOGIC;
    \opc_opcode_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mnemonic_q_reg[2]_1\ : out STD_LOGIC;
    int_type_q_reg : out STD_LOGIC;
    int_type_q : out STD_LOGIC;
    \mnemonic_q_reg[5]_4\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_mstate_q_reg[4]\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_5\ : out STD_LOGIC;
    \mnemonic_q_reg[2]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_7\ : out STD_LOGIC;
    \mnemonic_q_reg[5]_8\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_0\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_1\ : out STD_LOGIC;
    branch_taken_s : out STD_LOGIC;
    \mnemonic_q_reg[0]_5\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_7\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_2\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_3\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_4\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_5\ : out STD_LOGIC;
    \mnemonic_q_reg[3]_1\ : out STD_LOGIC;
    \mnemonic_q_reg[1]_6\ : out STD_LOGIC;
    \mnemonic_q_reg[0]_8\ : out STD_LOGIC;
    ale : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    timer_flag_q_reg : in STD_LOGIC;
    timer_int_enable_q_reg_0 : in STD_LOGIC;
    timer_overflow_q_reg_0 : in STD_LOGIC;
    int_enable_q_reg_0 : in STD_LOGIC;
    mb_q_reg_0 : in STD_LOGIC;
    branch_taken_q_reg_2 : in STD_LOGIC;
    \bus_q[7]_i_4_0\ : in STD_LOGIC;
    \program_counter_q_reg[7]_0\ : in STD_LOGIC;
    \p2_q_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p2_q_reg[2]_0\ : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    \psw_q_reg[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    take_branch_q_i_7_0 : in STD_LOGIC;
    take_branch_q_i_3_0 : in STD_LOGIC;
    \outreg_reg[7]_0\ : in STD_LOGIC;
    \bus_q_reg[7]\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \psw_q_reg[2]_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cnd_take_branch_s : in STD_LOGIC;
    xtal_q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    program_counter_q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \program_counter_q_reg[9]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \program_counter_q_reg[8]_0\ : in STD_LOGIC;
    xtal3 : in STD_LOGIC;
    psw_carry_s : in STD_LOGIC;
    \psw_q_reg[2]_0\ : in STD_LOGIC;
    psw_aux_carry_s : in STD_LOGIC;
    psw_f0_s : in STD_LOGIC;
    psw_bs_s : in STD_LOGIC;
    \sp_q_reg[2]_0\ : in STD_LOGIC;
    \sp_q_reg[0]_1\ : in STD_LOGIC;
    \sp_q_reg[1]\ : in STD_LOGIC;
    \inc_sel_q_reg[1]_0\ : in STD_LOGIC;
    \inc_sel_q_reg[1]_1\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_0\ : in STD_LOGIC;
    clk_second_cycle_s : in STD_LOGIC;
    \accumulator_q_reg[3]\ : in STD_LOGIC;
    \accumulator_q_reg[7]_0\ : in STD_LOGIC;
    \accu_shadow_q_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \opc_opcode_q_reg[4]_0\ : in STD_LOGIC;
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_9\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[6]_0\ : in STD_LOGIC;
    \p2_q_reg[4]\ : in STD_LOGIC;
    \counter_q_reg[5]\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_1\ : in STD_LOGIC;
    \p2_q_reg[3]\ : in STD_LOGIC;
    \p2_q_reg[3]_0\ : in STD_LOGIC;
    \p2_q_reg[1]\ : in STD_LOGIC;
    \p2_q_reg[3]_1\ : in STD_LOGIC;
    \p2_q_reg[2]_1\ : in STD_LOGIC;
    \p1_q[2]_i_4\ : in STD_LOGIC;
    \p1_q[2]_i_4_0\ : in STD_LOGIC;
    \accu_shadow_q_reg[7]_i_3_0\ : in STD_LOGIC;
    \program_counter_q_reg[7]_1\ : in STD_LOGIC;
    \program_counter_q_reg[7]_2\ : in STD_LOGIC;
    \accumulator_q_reg[3]_0\ : in STD_LOGIC;
    \accumulator_q[3]_i_2_0\ : in STD_LOGIC;
    \dmem_addr_q_reg[4]\ : in STD_LOGIC;
    \dmem_addr_q_reg[5]_2\ : in STD_LOGIC;
    mem_reg_0_63_0_0_i_11_0 : in STD_LOGIC;
    \dmem_addr_q_reg[5]_3\ : in STD_LOGIC;
    mem_reg_0_63_0_0_i_11_1 : in STD_LOGIC;
    \p1_q[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p2_q_reg[0]\ : in STD_LOGIC;
    dac_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p1_q[1]_i_7_0\ : in STD_LOGIC;
    \p2_q_reg[3]_2\ : in STD_LOGIC;
    \p2_q_reg[3]_3\ : in STD_LOGIC;
    \p2_q_reg[3]_4\ : in STD_LOGIC;
    \p2_q_reg[4]_0\ : in STD_LOGIC;
    \p2_q_reg[5]\ : in STD_LOGIC;
    \p2_q_reg[6]\ : in STD_LOGIC;
    \p2_q_reg[7]\ : in STD_LOGIC;
    \p2_q_reg[2]_2\ : in STD_LOGIC;
    \p2_q_reg[1]_0\ : in STD_LOGIC;
    \p1_q[7]_i_24_0\ : in STD_LOGIC;
    \p2_q_reg[1]_1\ : in STD_LOGIC;
    \p1_q[2]_i_4_1\ : in STD_LOGIC;
    \p1_q[7]_i_46_0\ : in STD_LOGIC;
    \p1_q[7]_i_17_0\ : in STD_LOGIC;
    \p2_q_reg[1]_2\ : in STD_LOGIC;
    timer_overflow_q_reg_1 : in STD_LOGIC;
    \accumulator_q_reg[3]_1\ : in STD_LOGIC;
    \psw_q[3]_i_9_0\ : in STD_LOGIC;
    \inc_sel_q_reg[0]_1\ : in STD_LOGIC;
    \psw_q[3]_i_5_0\ : in STD_LOGIC;
    \p2_q_reg[4]_1\ : in STD_LOGIC;
    \psw_q[3]_i_2_0\ : in STD_LOGIC;
    \p2_q_reg[5]_0\ : in STD_LOGIC;
    \p2_q_reg[6]_0\ : in STD_LOGIC;
    \p1_q[7]_i_15_0\ : in STD_LOGIC;
    \sp_q_reg[2]_1\ : in STD_LOGIC;
    \p1_q[2]_i_13\ : in STD_LOGIC;
    \p1_q[7]_i_34_0\ : in STD_LOGIC;
    int_in_progress_q_reg : in STD_LOGIC;
    \p1_q[3]_i_5_0\ : in STD_LOGIC;
    \p1_q[6]_i_3\ : in STD_LOGIC;
    int_q_reg : in STD_LOGIC;
    \p1_q[7]_i_34_1\ : in STD_LOGIC;
    \p1_q[7]_i_34_2\ : in STD_LOGIC;
    \p1_q[7]_i_14_0\ : in STD_LOGIC;
    \p1_q[7]_i_14_1\ : in STD_LOGIC;
    \p1_q_reg[7]_i_8_0\ : in STD_LOGIC;
    \p1_q[7]_i_25_0\ : in STD_LOGIC;
    \p1_q[7]_i_35_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_opcode_q_reg_rep[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mnemonic_q_reg[5]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    f1_q_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_decoder is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \accu_shadow_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \accu_shadow_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \accu_shadow_q_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \accumulator_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \accumulator_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \accumulator_q_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \alu_b/data0\ : STD_LOGIC;
  signal branch_taken_q_i_4_n_0 : STD_LOGIC;
  signal branch_taken_q_i_5_n_0 : STD_LOGIC;
  signal branch_taken_q_i_6_n_0 : STD_LOGIC;
  signal \^branch_taken_q_reg_0\ : STD_LOGIC;
  signal \bus_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \bus_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \^clk_multi_cycle_s\ : STD_LOGIC;
  signal cnd_f1_s : STD_LOGIC;
  signal \cond_branch_b/take_branch_q\ : STD_LOGIC;
  signal \^dmem_addr_q\ : STD_LOGIC;
  signal \dmem_addr_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_10_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_11_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_12_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_15_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_16_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_17_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_18_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_19_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_20_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_22_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_23_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_4_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_7_n_0\ : STD_LOGIC;
  signal \dmem_addr_q[5]_i_8_n_0\ : STD_LOGIC;
  signal f1_q_i_1_n_0 : STD_LOGIC;
  signal f1_q_i_2_n_0 : STD_LOGIC;
  signal f1_q_i_3_n_0 : STD_LOGIC;
  signal f1_q_i_5_n_0 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g2_b0_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g3_b0_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal \inc_sel_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \inc_sel_q[1]_i_4_n_0\ : STD_LOGIC;
  signal int_b_n_46 : STD_LOGIC;
  signal int_b_n_47 : STD_LOGIC;
  signal int_b_n_76 : STD_LOGIC;
  signal int_b_n_77 : STD_LOGIC;
  signal int_b_n_78 : STD_LOGIC;
  signal int_b_n_79 : STD_LOGIC;
  signal \^mb_q\ : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_15_n_0 : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_16_n_0 : STD_LOGIC;
  signal \mem_reg_0_63_0_0_i_8__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_63_0_0_i_9_n_0 : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_1\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_3\ : STD_LOGIC;
  signal \^mnemonic_q_reg[0]_4\ : STD_LOGIC;
  signal \mnemonic_q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[1]_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mnemonic_q_reg[2]_1\ : STD_LOGIC;
  signal \^mnemonic_q_reg[2]_2\ : STD_LOGIC;
  signal \mnemonic_q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[4]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[4]_1\ : STD_LOGIC;
  signal \^mnemonic_q_reg[4]_2\ : STD_LOGIC;
  signal \mnemonic_q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_0\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_1\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_2\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_3\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_4\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_5\ : STD_LOGIC;
  signal \^mnemonic_q_reg[5]_6\ : STD_LOGIC;
  signal \mnemonic_q_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \mnemonic_q_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal mnemonic_v : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal multi_cycle_q_reg_i_3_n_0 : STD_LOGIC;
  signal multi_cycle_q_reg_i_4_n_0 : STD_LOGIC;
  signal \^opc_opcode_q_reg[1]_0\ : STD_LOGIC;
  signal \^opc_opcode_q_reg[2]_0\ : STD_LOGIC;
  signal \^opc_opcode_q_reg[5]_0\ : STD_LOGIC;
  signal \^opc_opcode_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \opc_opcode_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[6]\ : STD_LOGIC;
  signal \opc_opcode_q_reg_rep_n_0_[7]\ : STD_LOGIC;
  signal \p1_q[0]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_13_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[0]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[1]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_21_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_22_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_23_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[2]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_19_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_20_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_21_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[4]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_13_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[5]_i_9_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_7_n_0\ : STD_LOGIC;
  signal \p1_q[6]_i_8_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_101_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_102_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_12_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_14_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_15_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_18_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_19_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_22_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_23_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_24_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_25_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_26_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_28_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_31_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_32_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_33_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_35_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_36_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_37_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_38_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_39_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_40_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_42_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_43_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_44_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_45_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_46_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_47_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_49_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_50_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_51_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_52_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_53_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_54_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_56_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_57_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_58_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_59_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_62_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_63_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_64_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_66_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_68_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_69_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_70_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_71_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_73_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_74_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_75_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_77_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_79_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_80_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_81_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_82_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_83_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_84_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_88_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_89_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_90_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_91_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_92_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_93_n_0\ : STD_LOGIC;
  signal \p1_q[7]_i_99_n_0\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_1\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_4\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_5\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_6\ : STD_LOGIC;
  signal \p1_q_reg[3]_i_16_n_7\ : STD_LOGIC;
  signal \p1_q_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[10]_i_6_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[10]_i_7_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \pmem_addr_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_11_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_12_n_0\ : STD_LOGIC;
  signal \program_counter_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \psw_b/sp_q\ : STD_LOGIC;
  signal \psw_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_7_n_0\ : STD_LOGIC;
  signal \psw_q[2]_i_8_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_10_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_11_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_12_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_13_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_14_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_15_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_17_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_18_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_19_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_20_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_21_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_24_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_7_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_8_n_0\ : STD_LOGIC;
  signal \psw_q[3]_i_9_n_0\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \psw_q_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal rd_q_i_3_n_0 : STD_LOGIC;
  signal \sp_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \sp_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_5_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \sp_q[2]_i_7_n_0\ : STD_LOGIC;
  signal take_branch_q_i_10_n_0 : STD_LOGIC;
  signal take_branch_q_i_12_n_0 : STD_LOGIC;
  signal take_branch_q_i_13_n_0 : STD_LOGIC;
  signal take_branch_q_i_14_n_0 : STD_LOGIC;
  signal take_branch_q_i_15_n_0 : STD_LOGIC;
  signal take_branch_q_i_16_n_0 : STD_LOGIC;
  signal take_branch_q_i_17_n_0 : STD_LOGIC;
  signal take_branch_q_i_18_n_0 : STD_LOGIC;
  signal take_branch_q_i_19_n_0 : STD_LOGIC;
  signal take_branch_q_i_21_n_0 : STD_LOGIC;
  signal take_branch_q_i_22_n_0 : STD_LOGIC;
  signal take_branch_q_i_23_n_0 : STD_LOGIC;
  signal take_branch_q_i_24_n_0 : STD_LOGIC;
  signal take_branch_q_i_25_n_0 : STD_LOGIC;
  signal take_branch_q_i_26_n_0 : STD_LOGIC;
  signal take_branch_q_i_28_n_0 : STD_LOGIC;
  signal take_branch_q_i_29_n_0 : STD_LOGIC;
  signal take_branch_q_i_2_n_0 : STD_LOGIC;
  signal take_branch_q_i_30_n_0 : STD_LOGIC;
  signal take_branch_q_i_31_n_0 : STD_LOGIC;
  signal take_branch_q_i_32_n_0 : STD_LOGIC;
  signal take_branch_q_i_3_n_0 : STD_LOGIC;
  signal take_branch_q_i_4_n_0 : STD_LOGIC;
  signal take_branch_q_i_7_n_0 : STD_LOGIC;
  signal take_branch_q_i_8_n_0 : STD_LOGIC;
  signal take_branch_q_i_9_n_0 : STD_LOGIC;
  signal \^take_branch_q_reg_0\ : STD_LOGIC;
  signal take_branch_q_reg_i_11_n_0 : STD_LOGIC;
  signal \temp_req_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_req_q[6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_req_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \^tim_start_t_s\ : STD_LOGIC;
  signal \NLW_psw_q_reg[3]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_psw_q_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accu_shadow_q[7]_i_10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \accumulator_q[7]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of branch_taken_q_i_4 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of branch_taken_q_i_5 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_q[7]_i_5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \bus_q[7]_i_6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bus_q[7]_i_8\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dmem_addr_q[2]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dmem_addr_q[2]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dmem_addr_q[4]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dmem_addr_q[4]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dmem_addr_q[4]_i_7\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_10\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_12\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_15\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_16\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_22\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_23\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dmem_addr_q[5]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of f1_q_i_2 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of f1_q_i_3 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \inc_sel_q[0]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \inc_sel_q[1]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \inc_sel_q[1]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of mb_q_i_3 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_12 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_15 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of mem_reg_0_63_0_0_i_16 : label is "soft_lutpair241";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \opc_opcode_q_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[6]\ : label is "no";
  attribute equivalent_register_removal of \opc_opcode_q_reg_rep[7]\ : label is "no";
  attribute SOFT_HLUTNM of \p1_q[0]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p1_q[0]_i_7\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \p1_q[2]_i_18\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \p1_q[2]_i_21\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p1_q[3]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p1_q[3]_i_8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \p1_q[4]_i_5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p1_q[4]_i_6\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \p1_q[4]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p1_q[4]_i_8\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p1_q[5]_i_14\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \p1_q[5]_i_5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p1_q[5]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p1_q[5]_i_7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p1_q[6]_i_15\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p1_q[6]_i_24\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \p1_q[6]_i_6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p1_q[6]_i_7\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \p1_q[6]_i_8\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p1_q[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \p1_q[7]_i_10\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p1_q[7]_i_101\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p1_q[7]_i_102\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p1_q[7]_i_11\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p1_q[7]_i_12\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p1_q[7]_i_16\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p1_q[7]_i_18\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \p1_q[7]_i_27\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \p1_q[7]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p1_q[7]_i_49\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p1_q[7]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p1_q[7]_i_50\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p1_q[7]_i_52\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p1_q[7]_i_58\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p1_q[7]_i_59\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p1_q[7]_i_69\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p1_q[7]_i_70\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \p1_q[7]_i_71\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p1_q[7]_i_77\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p1_q[7]_i_79\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p1_q[7]_i_81\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \p1_q[7]_i_90\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \p1_q[7]_i_92\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p1_q[7]_i_93\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p1_q[7]_i_99\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \pmem_addr_q[10]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \pmem_addr_q[10]_i_7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pmem_addr_q[7]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \program_counter_q[7]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \psw_q[1]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \psw_q[3]_i_10\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \psw_q[3]_i_12\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \psw_q[3]_i_17\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \psw_q[3]_i_18\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \psw_q[3]_i_20\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \psw_q[3]_i_21\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \psw_q[3]_i_5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \psw_q[3]_i_9\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sp_q[2]_i_5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sp_q[2]_i_6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of take_branch_q_i_16 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of take_branch_q_i_17 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of take_branch_q_i_19 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of take_branch_q_i_21 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of take_branch_q_i_24 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of take_branch_q_i_28 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of take_branch_q_i_29 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of take_branch_q_i_8 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \temp_req_q[6]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \temp_req_q[7]_i_8\ : label is "soft_lutpair233";
begin
  O(0) <= \^o\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  branch_taken_q_reg_0 <= \^branch_taken_q_reg_0\;
  clk_multi_cycle_s <= \^clk_multi_cycle_s\;
  dmem_addr_q <= \^dmem_addr_q\;
  mb_q <= \^mb_q\;
  \mnemonic_q_reg[0]_0\ <= \^mnemonic_q_reg[0]_0\;
  \mnemonic_q_reg[0]_1\ <= \^mnemonic_q_reg[0]_1\;
  \mnemonic_q_reg[0]_2\ <= \^mnemonic_q_reg[0]_2\;
  \mnemonic_q_reg[0]_3\ <= \^mnemonic_q_reg[0]_3\;
  \mnemonic_q_reg[0]_4\ <= \^mnemonic_q_reg[0]_4\;
  \mnemonic_q_reg[1]_0\ <= \^mnemonic_q_reg[1]_0\;
  \mnemonic_q_reg[2]_0\(1 downto 0) <= \^mnemonic_q_reg[2]_0\(1 downto 0);
  \mnemonic_q_reg[2]_1\ <= \^mnemonic_q_reg[2]_1\;
  \mnemonic_q_reg[2]_2\ <= \^mnemonic_q_reg[2]_2\;
  \mnemonic_q_reg[4]_0\ <= \^mnemonic_q_reg[4]_0\;
  \mnemonic_q_reg[4]_1\ <= \^mnemonic_q_reg[4]_1\;
  \mnemonic_q_reg[4]_2\ <= \^mnemonic_q_reg[4]_2\;
  \mnemonic_q_reg[5]_0\ <= \^mnemonic_q_reg[5]_0\;
  \mnemonic_q_reg[5]_1\ <= \^mnemonic_q_reg[5]_1\;
  \mnemonic_q_reg[5]_2\ <= \^mnemonic_q_reg[5]_2\;
  \mnemonic_q_reg[5]_3\ <= \^mnemonic_q_reg[5]_3\;
  \mnemonic_q_reg[5]_4\ <= \^mnemonic_q_reg[5]_4\;
  \mnemonic_q_reg[5]_5\ <= \^mnemonic_q_reg[5]_5\;
  \mnemonic_q_reg[5]_6\ <= \^mnemonic_q_reg[5]_6\;
  \opc_opcode_q_reg[1]_0\ <= \^opc_opcode_q_reg[1]_0\;
  \opc_opcode_q_reg[2]_0\ <= \^opc_opcode_q_reg[2]_0\;
  \opc_opcode_q_reg[5]_0\ <= \^opc_opcode_q_reg[5]_0\;
  \opc_opcode_q_reg[7]_0\(5 downto 0) <= \^opc_opcode_q_reg[7]_0\(5 downto 0);
  take_branch_q_reg_0 <= \^take_branch_q_reg_0\;
  tim_start_t_s <= \^tim_start_t_s\;
\accu_shadow_q[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[2]\,
      I1 => \^opc_opcode_q_reg[7]_0\(1),
      O => \^opc_opcode_q_reg[2]_0\
    );
\accu_shadow_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000214000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \accu_shadow_q[7]_i_4_n_0\
    );
\accu_shadow_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBFAAAABBBF"
    )
        port map (
      I0 => \accu_shadow_q[7]_i_7_n_0\,
      I1 => \accumulator_q_reg[7]_0\,
      I2 => psw_aux_carry_s,
      I3 => \p1_q[7]_i_17_0\,
      I4 => \accu_shadow_q[7]_i_9_n_0\,
      I5 => \accu_shadow_q_reg[7]_i_3_0\,
      O => \accu_shadow_q[7]_i_5_n_0\
    );
\accu_shadow_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF4700CFFFCFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(4),
      I1 => \accu_shadow_q[7]_i_9_n_0\,
      I2 => \p2_q_reg[3]_0\,
      I3 => \accu_shadow_q[7]_i_7_n_0\,
      I4 => \^opc_opcode_q_reg[2]_0\,
      I5 => \accumulator_q_reg[7]_0\,
      O => \accu_shadow_q[7]_i_6_n_0\
    );
\accu_shadow_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFF7FF7FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \accu_shadow_q[7]_i_7_n_0\
    );
\accu_shadow_q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100140200000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \accu_shadow_q[7]_i_9_n_0\
    );
\accu_shadow_q_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accu_shadow_q[7]_i_5_n_0\,
      I1 => \accu_shadow_q[7]_i_6_n_0\,
      O => \accu_shadow_q_reg[7]_i_3_n_0\,
      S => \accu_shadow_q[7]_i_4_n_0\
    );
\accumulator_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202A2A2A202"
    )
        port map (
      I0 => xtal3,
      I1 => \accumulator_q[3]_i_2_n_0\,
      I2 => \accumulator_q[3]_i_3_n_0\,
      I3 => \accumulator_q_reg[3]_0\,
      I4 => \accumulator_q[3]_i_5_n_0\,
      I5 => \accumulator_q[3]_i_6_n_0\,
      O => \^mnemonic_q_reg[2]_0\(0)
    );
\accumulator_q[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"620D008604121818"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \^mnemonic_q_reg[4]_2\
    );
\accumulator_q[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD1"
    )
        port map (
      I0 => timer_overflow_q_reg_1,
      I1 => \^mnemonic_q_reg[4]_2\,
      I2 => \counter_q_reg[0]\,
      I3 => \^opc_opcode_q_reg[7]_0\(3),
      I4 => \accumulator_q[3]_i_8_n_0\,
      O => \accumulator_q[3]_i_11_n_0\
    );
\accumulator_q[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77747777"
    )
        port map (
      I0 => timer_overflow_q_reg_1,
      I1 => \^mnemonic_q_reg[4]_2\,
      I2 => \accumulator_q_reg[3]\,
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \opc_opcode_q_reg_n_0_[2]\,
      O => \accumulator_q[3]_i_13_n_0\
    );
\accumulator_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCAFCCAFCCAFCC"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \accumulator_q_reg[3]_i_7_n_0\,
      I2 => \accumulator_q[3]_i_8_n_0\,
      I3 => \accumulator_q[3]_i_9_n_0\,
      I4 => \bus_q_reg[7]\,
      I5 => \^mnemonic_q_reg[4]_2\,
      O => \accumulator_q[3]_i_2_n_0\
    );
\accumulator_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800082808000C"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \accumulator_q[3]_i_3_n_0\
    );
\accumulator_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F6FEFBEFFFFF7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \accumulator_q[3]_i_5_n_0\
    );
\accumulator_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888B88CBB8FB"
    )
        port map (
      I0 => \accumulator_q[3]_i_11_n_0\,
      I1 => \accumulator_q[3]_i_9_n_0\,
      I2 => \accumulator_q[3]_i_8_n_0\,
      I3 => \accumulator_q_reg[7]_0\,
      I4 => \accumulator_q_reg[3]_1\,
      I5 => \^mnemonic_q_reg[4]_2\,
      O => \accumulator_q[3]_i_6_n_0\
    );
\accumulator_q[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29110900E0002253"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \accumulator_q[3]_i_8_n_0\
    );
\accumulator_q[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF7AFFFFE77F693F"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \accumulator_q[3]_i_9_n_0\
    );
\accumulator_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^mnemonic_q_reg[2]_0\(0),
      I1 => \accumulator_q[7]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^opc_opcode_q_reg[7]_0\(2),
      I5 => \accumulator_q_reg[7]_0\,
      O => \^mnemonic_q_reg[2]_0\(1)
    );
\accumulator_q[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      O => \accumulator_q[7]_i_2_n_0\
    );
\accumulator_q_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \accumulator_q[3]_i_13_n_0\,
      I1 => \accumulator_q[3]_i_2_0\,
      O => \accumulator_q_reg[3]_i_7_n_0\,
      S => \accumulator_q[3]_i_8_n_0\
    );
branch_taken_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000FF0090009000"
    )
        port map (
      I0 => branch_taken_q_i_4_n_0,
      I1 => \^q\(1),
      I2 => branch_taken_q_i_5_n_0,
      I3 => \accumulator_q_reg[3]_0\,
      I4 => branch_taken_q_i_6_n_0,
      I5 => cnd_take_branch_s,
      O => branch_taken_s
    );
branch_taken_q_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => branch_taken_q_i_4_n_0
    );
branch_taken_q_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000090"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => branch_taken_q_i_5_n_0
    );
branch_taken_q_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC31AFFDF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => branch_taken_q_i_6_n_0
    );
branch_taken_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => branch_taken_q_reg_2,
      Q => \^branch_taken_q_reg_0\
    );
\bus_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => xtal3,
      I1 => \bus_q[7]_i_2_n_0\,
      I2 => \bus_q_reg[7]\,
      I3 => \^opc_opcode_q_reg[7]_0\(0),
      I4 => \opc_opcode_q_reg_n_0_[0]\,
      I5 => \bus_q[7]_i_4_n_0\,
      O => E(0)
    );
\bus_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \bus_q[7]_i_2_n_0\
    );
\bus_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \bus_q[7]_i_5_n_0\,
      I1 => \^q\(4),
      I2 => \p2_q_reg[3]_0\,
      I3 => \bus_q[7]_i_6_n_0\,
      I4 => \^opc_opcode_q_reg[7]_0\(2),
      I5 => \bus_q[7]_i_7_n_0\,
      O => \bus_q[7]_i_4_n_0\
    );
\bus_q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      O => \bus_q[7]_i_5_n_0\
    );
\bus_q[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \bus_q[7]_i_6_n_0\
    );
\bus_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9B9B9FDFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \bus_q[7]_i_8_n_0\,
      I3 => \bus_q[7]_i_4_0\,
      I4 => \program_counter_q_reg[7]_0\,
      I5 => \^q\(1),
      O => \bus_q[7]_i_7_n_0\
    );
\bus_q[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[0]\,
      I1 => \^opc_opcode_q_reg[7]_0\(0),
      I2 => \bus_q_reg[7]\,
      O => \bus_q[7]_i_8_n_0\
    );
\dmem_addr_q[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_8_n_0\,
      I1 => \dmem_addr_q[5]_i_7_n_0\,
      O => \dmem_addr_q[2]_i_2_n_0\
    );
\dmem_addr_q[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_8_n_0\,
      I1 => \dmem_addr_q[5]_i_7_n_0\,
      O => \dmem_addr_q[2]_i_3_n_0\
    );
\dmem_addr_q[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \dmem_addr_q[4]_i_2_n_0\,
      I1 => psw_bs_s,
      I2 => \dmem_addr_q[4]_i_3_n_0\,
      I3 => \dmem_addr_q_reg[5]_0\(3),
      O => \dmem_addr_q[3]_i_2_n_0\
    );
\dmem_addr_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEB"
    )
        port map (
      I0 => \dmem_addr_q[4]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => \dmem_addr_q[4]_i_5_n_0\,
      I3 => \^q\(0),
      I4 => \dmem_addr_q[5]_i_19_n_0\,
      I5 => \dmem_addr_q[4]_i_6_n_0\,
      O => \dmem_addr_q[4]_i_2_n_0\
    );
\dmem_addr_q[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \dmem_addr_q_reg[4]\,
      O => \dmem_addr_q[4]_i_3_n_0\
    );
\dmem_addr_q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76DC339976DC72D8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \dmem_addr_q_reg[5]_3\,
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \dmem_addr_q[4]_i_4_n_0\
    );
\dmem_addr_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \dmem_addr_q[4]_i_5_n_0\
    );
\dmem_addr_q[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEAAFAFFFFEAEA"
    )
        port map (
      I0 => \dmem_addr_q[4]_i_7_n_0\,
      I1 => \dmem_addr_q_reg[5]_3\,
      I2 => \^q\(3),
      I3 => \p2_q_reg[3]_0\,
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \dmem_addr_q[4]_i_6_n_0\
    );
\dmem_addr_q[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52205222"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \program_counter_q_reg[7]_0\,
      O => \dmem_addr_q[4]_i_7_n_0\
    );
\dmem_addr_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8AAAAAAA8A"
    )
        port map (
      I0 => xtal3,
      I1 => \dmem_addr_q_reg[5]_1\,
      I2 => \dmem_addr_q[5]_i_4_n_0\,
      I3 => \dmem_addr_q[5]_i_5_n_0\,
      I4 => \^q\(5),
      I5 => \dmem_addr_q[5]_i_6_n_0\,
      O => \^dmem_addr_q\
    );
\dmem_addr_q[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \dmem_addr_q[5]_i_10_n_0\
    );
\dmem_addr_q[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFFCBF"
    )
        port map (
      I0 => mem_reg_0_63_0_0_i_11_0,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \dmem_addr_q_reg[5]_3\,
      I5 => \dmem_addr_q[4]_i_5_n_0\,
      O => \dmem_addr_q[5]_i_11_n_0\
    );
\dmem_addr_q[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF4C"
    )
        port map (
      I0 => \program_counter_q_reg[7]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \counter_q_reg[0]\,
      O => \dmem_addr_q[5]_i_12_n_0\
    );
\dmem_addr_q[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003D0000"
    )
        port map (
      I0 => \program_counter_q_reg[7]_0\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => \dmem_addr_q[5]_i_15_n_0\
    );
\dmem_addr_q[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \counter_q_reg[0]\,
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      O => \dmem_addr_q[5]_i_16_n_0\
    );
\dmem_addr_q[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC50C845FFF0FAC5"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \dmem_addr_q[5]_i_17_n_0\
    );
\dmem_addr_q[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCF4C4C4C40"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \counter_q_reg[0]\,
      I4 => \^opc_opcode_q_reg[7]_0\(1),
      I5 => \^q\(4),
      O => \dmem_addr_q[5]_i_18_n_0\
    );
\dmem_addr_q[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_22_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(1),
      I2 => \program_counter_q_reg[7]_0\,
      I3 => \dmem_addr_q[5]_i_23_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \dmem_addr_q[5]_i_19_n_0\
    );
\dmem_addr_q[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC0008CCCCCC08"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_3\,
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \dmem_addr_q[5]_i_20_n_0\
    );
\dmem_addr_q[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \dmem_addr_q[5]_i_22_n_0\
    );
\dmem_addr_q[5]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \dmem_addr_q[5]_i_23_n_0\
    );
\dmem_addr_q[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFEFFFFFFFE"
    )
        port map (
      I0 => \dmem_addr_q_reg[5]_3\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \dmem_addr_q[5]_i_4_n_0\
    );
\dmem_addr_q[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_10_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \program_counter_q_reg[7]_0\,
      I5 => \outreg_reg[7]_0\,
      O => \dmem_addr_q[5]_i_5_n_0\
    );
\dmem_addr_q[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FAAFEFFFFAAFE"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_11_n_0\,
      I1 => \dmem_addr_q[5]_i_12_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \dmem_addr_q_reg[5]_2\,
      O => \dmem_addr_q[5]_i_6_n_0\
    );
\dmem_addr_q[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400400"
    )
        port map (
      I0 => \dmem_addr_q_reg[4]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \dmem_addr_q[5]_i_7_n_0\
    );
\dmem_addr_q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_15_n_0\,
      I1 => \dmem_addr_q[5]_i_16_n_0\,
      I2 => \dmem_addr_q[5]_i_17_n_0\,
      I3 => \dmem_addr_q[5]_i_18_n_0\,
      I4 => \dmem_addr_q[5]_i_19_n_0\,
      I5 => \dmem_addr_q[5]_i_20_n_0\,
      O => \dmem_addr_q[5]_i_8_n_0\
    );
f1_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF00007000"
    )
        port map (
      I0 => f1_q_i_2_n_0,
      I1 => f1_q_i_3_n_0,
      I2 => f1_q_reg_0,
      I3 => xtal3,
      I4 => f1_q_i_5_n_0,
      I5 => cnd_f1_s,
      O => f1_q_i_1_n_0
    );
f1_q_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => f1_q_i_2_n_0
    );
f1_q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(1),
      O => f1_q_i_3_n_0
    );
f1_q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => f1_q_i_5_n_0
    );
f1_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => f1_q_i_1_n_0,
      Q => cnd_f1_s
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F40060FF9FF08C"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000C487FE1003A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \^mnemonic_q_reg[0]_1\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0063FFEBFFA30620"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F637FFAB0074F1A4"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE8007C006008F7"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF5BFFC70710"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0BFF070000F847"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g0_b5_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00740020005CFFC3"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400020FF4B0048"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000400B400A4"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008005800C0FF5B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400B0006400F0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800EC0020FFAF"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g1_b5_n_0
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000F70703"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b0_n_0
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF63FF8B00AB074B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540008F7DFF00B"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800F4F868FFFC"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C001000440050"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF83FF4FF80BFF8F"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g2_b5_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B400A0FF97FFC0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b0_n_0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C8FF2300A0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D400C8FF17FFC0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800970048FFDF"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0064FF70FF2F00F0"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAB00AFFFEB002F"
    )
        port map (
      I0 => \opc_opcode_q_reg_rep_n_0_[0]\,
      I1 => \opc_opcode_q_reg_rep_n_0_[1]\,
      I2 => \opc_opcode_q_reg_rep_n_0_[2]\,
      I3 => \opc_opcode_q_reg_rep_n_0_[3]\,
      I4 => \opc_opcode_q_reg_rep_n_0_[4]\,
      I5 => \opc_opcode_q_reg_rep_n_0_[5]\,
      O => g3_b5_n_0
    );
\inc_sel_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tim_start_t_s\,
      I1 => \inc_sel_q[1]_i_3_n_0\,
      I2 => \inc_sel_q_reg[0]_0\,
      O => \inc_sel_q_reg[0]\
    );
\inc_sel_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \inc_sel_q_reg[0]_1\,
      I1 => \^q\(4),
      I2 => \inc_sel_q[0]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \^tim_start_t_s\
    );
\inc_sel_q[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      O => \inc_sel_q[0]_i_3_n_0\
    );
\inc_sel_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \inc_sel_q_reg[1]_0\,
      I1 => \inc_sel_q[1]_i_2_n_0\,
      I2 => \inc_sel_q[1]_i_3_n_0\,
      I3 => \inc_sel_q_reg[1]_1\,
      O => \inc_sel_q_reg[1]\
    );
\inc_sel_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \inc_sel_q[1]_i_2_n_0\
    );
\inc_sel_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404000400040"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \^q\(4),
      I2 => xtal3,
      I3 => \inc_sel_q[1]_i_2_n_0\,
      I4 => \inc_sel_q[1]_i_4_n_0\,
      I5 => \^q\(0),
      O => \inc_sel_q[1]_i_3_n_0\
    );
\inc_sel_q[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \inc_sel_q[1]_i_4_n_0\
    );
int_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_int
     port map (
      D(7 downto 0) => D(7 downto 0),
      \FSM_onehot_int_state_q[2]_i_2_0\ => \accumulator_q_reg[3]\,
      \FSM_onehot_int_state_q_reg[1]_0\ => int_pending_s,
      \FSM_onehot_int_state_q_reg[1]_1\ => \FSM_onehot_int_state_q_reg[1]\,
      Q(7 downto 3) => \^opc_opcode_q_reg[7]_0\(5 downto 1),
      Q(2) => \opc_opcode_q_reg_n_0_[2]\,
      Q(1) => \^opc_opcode_q_reg[7]_0\(0),
      Q(0) => \opc_opcode_q_reg_n_0_[0]\,
      SR(0) => SR(0),
      \accu_shadow_q_reg[2]\ => \accu_shadow_q_reg[7]_i_3_n_0\,
      \accu_shadow_q_reg[7]\(7 downto 0) => \accu_shadow_q_reg[7]\(7 downto 0),
      \accumulator_q_reg[7]\(7 downto 0) => \accumulator_q_reg[7]\(7 downto 0),
      ale => ale,
      branch_taken_q_reg => branch_taken_q_reg_1,
      clk_second_cycle_s => clk_second_cycle_s,
      cnd_take_branch_s => cnd_take_branch_s,
      cnd_tf_s => cnd_tf_s,
      \counter_q_reg[0]\ => \^opc_opcode_q_reg[5]_0\,
      \counter_q_reg[4]\ => \counter_q_reg[4]\,
      \counter_q_reg[5]\ => \counter_q_reg[5]\,
      \counter_q_reg[6]\(4 downto 0) => \counter_q_reg[6]\(4 downto 0),
      \counter_q_reg[6]_0\(4 downto 2) => \p1_q[7]_i_9\(5 downto 3),
      \counter_q_reg[6]_0\(1 downto 0) => \p1_q[7]_i_9\(1 downto 0),
      \counter_q_reg[6]_1\ => \counter_q_reg[6]_0\,
      dac_out(2 downto 1) => dac_out(6 downto 5),
      dac_out(0) => dac_out(3),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      \dmem_addr_q_reg[2]\ => \dmem_addr_q[2]_i_2_n_0\,
      \dmem_addr_q_reg[2]_0\ => \dmem_addr_q[2]_i_3_n_0\,
      \dmem_addr_q_reg[3]\ => \dmem_addr_q[5]_i_7_n_0\,
      \dmem_addr_q_reg[3]_0\ => \dmem_addr_q[5]_i_8_n_0\,
      \dmem_addr_q_reg[3]_1\ => \dmem_addr_q[3]_i_2_n_0\,
      \dmem_addr_q_reg[4]\ => \dmem_addr_q[4]_i_2_n_0\,
      \dmem_addr_q_reg[4]_0\ => \dmem_addr_q[4]_i_3_n_0\,
      \dmem_addr_q_reg[5]\(5 downto 0) => \dmem_addr_q_reg[5]\(5 downto 0),
      \dmem_addr_q_reg[5]_0\(5 downto 0) => \dmem_addr_q_reg[5]_0\(5 downto 0),
      int_enable_q_reg_0 => int_enable_q_reg,
      int_enable_q_reg_1 => int_enable_q_reg_0,
      int_enable_q_reg_2(5 downto 0) => \^q\(5 downto 0),
      int_in_progress_q_reg_0 => int_in_progress_q_reg,
      int_q_reg_0 => \^clk_multi_cycle_s\,
      int_q_reg_1 => int_q_reg,
      int_type_q => int_type_q,
      int_type_q_reg_0 => int_type_q_reg,
      mb_q => \^mb_q\,
      \mnemonic_q_reg[1]\ => \mnemonic_q_reg[1]_3\,
      \mnemonic_q_reg[1]_0\ => \mnemonic_q_reg[1]_6\,
      \mnemonic_q_reg[3]\ => \mnemonic_q_reg[3]_1\,
      \opc_opcode_q_reg[0]\ => int_b_n_76,
      \opc_opcode_q_reg[0]_0\ => int_b_n_77,
      \opc_opcode_q_reg[0]_1\ => int_b_n_78,
      \opc_opcode_q_reg[0]_2\ => int_b_n_79,
      \opc_opcode_q_reg[4]\ => \opc_opcode_q_reg[4]_0\,
      outreg(7 downto 0) => outreg(7 downto 0),
      \outreg_reg[0]\ => \outreg_reg[7]\(0),
      \outreg_reg[1]\ => \outreg_reg[7]\(1),
      \outreg_reg[2]\ => \outreg_reg[7]\(2),
      \outreg_reg[3]\ => \outreg_reg[7]\(3),
      \outreg_reg[4]\ => \outreg_reg[7]\(4),
      \outreg_reg[4]_0\(1) => int_b_n_46,
      \outreg_reg[4]_0\(0) => int_b_n_47,
      \outreg_reg[5]\ => \outreg_reg[7]\(5),
      \outreg_reg[6]\ => \outreg_reg[7]\(6),
      \outreg_reg[7]\ => \outreg_reg[7]\(7),
      \outreg_reg[7]_0\ => \^dmem_addr_q\,
      \p1_q[1]_i_4_0\ => \^mnemonic_q_reg[5]_0\,
      \p1_q[2]_i_4_0\ => \p1_q[2]_i_21_n_0\,
      \p1_q[5]_i_10\ => \^mnemonic_q_reg[0]_1\,
      \p1_q[5]_i_10_0\ => mem_reg_0_63_0_0_i_11_1,
      \p1_q[5]_i_10_1\ => \p1_q[7]_i_62_n_0\,
      \p1_q[7]_i_7_0\ => \accu_shadow_q_reg[7]_i_3_0\,
      \p1_q[7]_i_7_1\ => \p1_q[7]_i_49_n_0\,
      \p2_q_reg[0]\ => \p1_q[0]_i_2_n_0\,
      \p2_q_reg[0]_0\ => \p1_q[0]_i_11_n_0\,
      \p2_q_reg[0]_1\ => \p1_q[0]_i_12_n_0\,
      \p2_q_reg[0]_2\ => \p1_q[3]_i_8_n_0\,
      \p2_q_reg[0]_3\ => \p1_q[0]_i_8_n_0\,
      \p2_q_reg[0]_4\ => \p2_q_reg[0]\,
      \p2_q_reg[1]\ => \p1_q[1]_i_2_n_0\,
      \p2_q_reg[1]_0\ => \^mnemonic_q_reg[5]_3\,
      \p2_q_reg[1]_1\ => \p1_q[1]_i_7_n_0\,
      \p2_q_reg[1]_2\ => \p2_q_reg[1]_0\,
      \p2_q_reg[1]_3\ => \p2_q_reg[1]_1\,
      \p2_q_reg[1]_4\ => \p2_q_reg[1]_2\,
      \p2_q_reg[2]\(2 downto 0) => \p2_q_reg[2]\(3 downto 1),
      \p2_q_reg[2]_0\ => \p2_q_reg[2]_0\,
      \p2_q_reg[2]_1\ => \p1_q[2]_i_2_n_0\,
      \p2_q_reg[2]_2\ => \p1_q_reg[7]_i_8_n_0\,
      \p2_q_reg[2]_3\ => \p1_q[2]_i_9_n_0\,
      \p2_q_reg[2]_4\ => \p1_q[2]_i_10_n_0\,
      \p2_q_reg[2]_5\ => \p1_q[2]_i_7_n_0\,
      \p2_q_reg[2]_6\ => \p2_q_reg[2]_2\,
      \p2_q_reg[3]\ => \p1_q[3]_i_2_n_0\,
      \p2_q_reg[3]_0\ => \p1_q[7]_i_19_n_0\,
      \p2_q_reg[3]_1\ => \dmem_addr_q_reg[5]_1\,
      \p2_q_reg[3]_10\ => \p1_q[3]_i_15_n_0\,
      \p2_q_reg[3]_2\ => \p2_q_reg[3]\,
      \p2_q_reg[3]_3\ => \p1_q[7]_i_22_n_0\,
      \p2_q_reg[3]_4\(3 downto 0) => \p1_q[7]_i_9_0\(3 downto 0),
      \p2_q_reg[3]_5\ => \p2_q_reg[3]_2\,
      \p2_q_reg[3]_6\ => \p2_q_reg[3]_3\,
      \p2_q_reg[3]_7\ => \p2_q_reg[3]_4\,
      \p2_q_reg[3]_8\ => \p2_q_reg[3]_0\,
      \p2_q_reg[3]_9\ => \^mnemonic_q_reg[0]_3\,
      \p2_q_reg[4]\ => \p2_q_reg[4]\,
      \p2_q_reg[4]_0\ => \p1_q[4]_i_2_n_0\,
      \p2_q_reg[4]_1\ => \p1_q[4]_i_8_n_0\,
      \p2_q_reg[4]_2\ => \p1_q[4]_i_9_n_0\,
      \p2_q_reg[4]_3\ => \p2_q_reg[4]_0\,
      \p2_q_reg[5]\ => \p1_q[5]_i_2_n_0\,
      \p2_q_reg[5]_0\ => \p1_q[5]_i_3_n_0\,
      \p2_q_reg[6]\ => \p1_q[6]_i_2_n_0\,
      \p2_q_reg[6]_0\ => \p1_q[6]_i_15_n_0\,
      \p2_q_reg[6]_1\ => \p1_q[6]_i_16_n_0\,
      \p2_q_reg[6]_2\ => \p2_q_reg[6]\,
      \p2_q_reg[7]\ => \p1_q[7]_i_6_n_0\,
      \p2_q_reg[7]_0\ => \^opc_opcode_q_reg[1]_0\,
      \p2_q_reg[7]_1\ => \p1_q[7]_i_26_n_0\,
      \p2_q_reg[7]_2\ => \p1_q[7]_i_28_n_0\,
      \p2_q_reg[7]_3\ => \p2_q_reg[7]\,
      p_0_in(0) => p_0_in(0),
      p_1_in(0) => p_1_in(0),
      \pmem_addr_q_reg[2]\ => \pmem_addr_q[7]_i_2_n_0\,
      program_counter_q(10) => program_counter_q(11),
      program_counter_q(9 downto 0) => program_counter_q(9 downto 0),
      \program_counter_q_reg[7]\(7 downto 0) => \program_counter_q_reg[7]\(7 downto 0),
      \program_counter_q_reg[7]_0\ => \^mnemonic_q_reg[4]_1\,
      \program_counter_q_reg[7]_1\ => \^take_branch_q_reg_0\,
      \program_counter_q_reg[7]_2\ => \program_counter_q_reg[7]_1\,
      \program_counter_q_reg[7]_3\ => \^branch_taken_q_reg_0\,
      \program_counter_q_reg[7]_4\ => \program_counter_q_reg[7]_2\,
      \program_counter_q_reg[7]_5\ => \program_counter_q_reg[7]_0\,
      \program_counter_q_reg[8]\ => \program_counter_q_reg[8]\,
      \program_counter_q_reg[8]_0\ => \program_counter_q_reg[8]_0\,
      \program_counter_q_reg[9]\ => \program_counter_q_reg[9]\,
      \program_counter_q_reg[9]_0\ => \program_counter_q_reg[9]_0\,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q_reg[0]\ => \psw_q_reg[0]\,
      \psw_q_reg[0]_0\ => \psw_q[0]_i_2_n_0\,
      \psw_q_reg[1]\ => \psw_q_reg[1]\,
      \psw_q_reg[1]_0\ => \psw_q[1]_i_2_n_0\,
      \psw_q_reg[2]\ => \psw_q_reg[2]\,
      \psw_q_reg[2]_0\ => \psw_q_reg[2]_0\,
      \psw_q_reg[2]_1\ => \psw_q[2]_i_3_n_0\,
      \psw_q_reg[3]\ => \psw_q_reg[3]\,
      \psw_q_reg[3]_0\ => \psw_q[3]_i_2_n_0\,
      \psw_q_reg[3]_1\ => \psw_q[3]_i_3_n_0\,
      \psw_q_reg[3]_2\ => \psw_q[3]_i_4_n_0\,
      soundclk => soundclk,
      sp_q => \psw_b/sp_q\,
      \sp_q_reg[0]\ => \sp_q_reg[0]\,
      \sp_q_reg[0]_0\ => \sp_q_reg[0]_0\,
      \sp_q_reg[0]_1\ => \sp_q_reg[0]_1\,
      \sp_q_reg[0]_2\ => \^mnemonic_q_reg[0]_2\,
      \sp_q_reg[1]\ => \sp_q[1]_i_2_n_0\,
      \sp_q_reg[1]_0\ => \sp_q[1]_i_3_n_0\,
      \sp_q_reg[1]_1\ => \sp_q_reg[1]\,
      \sp_q_reg[2]\ => \sp_q_reg[2]\,
      \sp_q_reg[2]_0\ => \sp_q_reg[2]_0\,
      take_branch_q => \cond_branch_b/take_branch_q\,
      take_branch_q_reg => take_branch_q_reg,
      take_branch_q_reg_0 => take_branch_q_i_2_n_0,
      take_branch_q_reg_1 => take_branch_q_i_3_n_0,
      take_branch_q_reg_2 => take_branch_q_i_4_n_0,
      take_branch_q_reg_3 => take_branch_q_i_8_n_0,
      \temp_req_q_reg[2]\ => \temp_req_q[6]_i_3_n_0\,
      \temp_req_q_reg[3]\ => \^mnemonic_q_reg[5]_2\,
      \temp_req_q_reg[6]\ => \temp_req_q[6]_i_2_n_0\,
      timer_flag_q_reg_0 => timer_flag_q_reg,
      timer_int_enable_q_reg_0 => timer_int_enable_q_reg,
      timer_int_enable_q_reg_1 => timer_int_enable_q_reg_0,
      timer_overflow_q_reg_0 => timer_overflow_q_reg,
      timer_overflow_q_reg_1 => timer_overflow_q_reg_0,
      timer_overflow_q_reg_2 => \^mnemonic_q_reg[4]_0\,
      timer_overflow_q_reg_3 => timer_overflow_q_reg_1,
      \use_xtal_div.xtal_q_reg[0]\ => \use_xtal_div.xtal_q_reg[0]\,
      \use_xtal_div.xtal_q_reg[0]_0\(0) => \use_xtal_div.xtal_q_reg[0]_0\(0),
      xtal3 => xtal3,
      xtal_q(1 downto 0) => xtal_q(1 downto 0)
    );
mb_q_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(5),
      O => \mnemonic_q_reg[1]_1\
    );
mb_q_reg: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => '1',
      CLR => SR(0),
      D => mb_q_reg_0,
      Q => \^mb_q\
    );
mem_reg_0_63_0_0_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_reg_0_63_0_0_i_13_n_0,
      I1 => mem_reg_0_63_0_0_i_14_n_0,
      O => mem_reg_0_63_0_0_i_11_n_0,
      S => \^q\(1)
    );
mem_reg_0_63_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => mem_reg_0_63_0_0_i_12_n_0
    );
mem_reg_0_63_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEFEFEFE"
    )
        port map (
      I0 => mem_reg_0_63_0_0_i_15_n_0,
      I1 => mem_reg_0_63_0_0_i_11_0,
      I2 => \^q\(3),
      I3 => \p2_q_reg[2]\(2),
      I4 => \^opc_opcode_q_reg[7]_0\(4),
      I5 => mem_reg_0_63_0_0_i_11_1,
      O => mem_reg_0_63_0_0_i_13_n_0
    );
mem_reg_0_63_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFFABF"
    )
        port map (
      I0 => mem_reg_0_63_0_0_i_16_n_0,
      I1 => \accumulator_q_reg[3]_0\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \accumulator_q_reg[3]\,
      I5 => \^opc_opcode_q_reg[2]_0\,
      O => mem_reg_0_63_0_0_i_14_n_0
    );
mem_reg_0_63_0_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      O => mem_reg_0_63_0_0_i_15_n_0
    );
mem_reg_0_63_0_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => mem_reg_0_63_0_0_i_16_n_0
    );
\mem_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA888A888A"
    )
        port map (
      I0 => xtal3,
      I1 => \mem_reg_0_63_0_0_i_8__0_n_0\,
      I2 => mem_reg_0_63_0_0_i_9_n_0,
      I3 => \outreg_reg[7]_0\,
      I4 => mem_reg_0_63_0_0_i_11_n_0,
      I5 => \^q\(0),
      O => dmem_we
    );
\mem_reg_0_63_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000410000000000"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => mem_reg_0_63_0_0_i_12_n_0,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \mem_reg_0_63_0_0_i_8__0_n_0\
    );
mem_reg_0_63_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => mem_reg_0_63_0_0_i_9_n_0
    );
\mnemonic_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      CLR => SR(0),
      D => mnemonic_v(0),
      Q => \^q\(0)
    );
\mnemonic_q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[0]_i_2_n_0\,
      I1 => \mnemonic_q_reg[0]_i_3_n_0\,
      O => mnemonic_v(0),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_0,
      I1 => g1_b0_n_0,
      O => \mnemonic_q_reg[0]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_0,
      I1 => g3_b0_n_0,
      O => \mnemonic_q_reg[0]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      CLR => SR(0),
      D => mnemonic_v(1),
      Q => \^q\(1)
    );
\mnemonic_q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[1]_i_2_n_0\,
      I1 => \mnemonic_q_reg[1]_i_3_n_0\,
      O => mnemonic_v(1),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => \mnemonic_q_reg[1]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => g3_b1_n_0,
      O => \mnemonic_q_reg[1]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      CLR => SR(0),
      D => mnemonic_v(2),
      Q => \^q\(2)
    );
\mnemonic_q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[2]_i_2_n_0\,
      I1 => \mnemonic_q_reg[2]_i_3_n_0\,
      O => mnemonic_v(2),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => \mnemonic_q_reg[2]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => g3_b2_n_0,
      O => \mnemonic_q_reg[2]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      D => mnemonic_v(3),
      PRE => SR(0),
      Q => \^q\(3)
    );
\mnemonic_q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[3]_i_2_n_0\,
      I1 => \mnemonic_q_reg[3]_i_3_n_0\,
      O => mnemonic_v(3),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_0,
      I1 => g1_b3_n_0,
      O => \mnemonic_q_reg[3]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => g3_b3_n_0,
      O => \mnemonic_q_reg[3]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      CLR => SR(0),
      D => mnemonic_v(4),
      Q => \^q\(4)
    );
\mnemonic_q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[4]_i_2_n_0\,
      I1 => \mnemonic_q_reg[4]_i_3_n_0\,
      O => mnemonic_v(4),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_0,
      I1 => g1_b4_n_0,
      O => \mnemonic_q_reg[4]_i_2_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => g3_b4_n_0,
      O => \mnemonic_q_reg[4]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => soundclk,
      CE => \mnemonic_q_reg[5]_9\(0),
      D => mnemonic_v(5),
      PRE => SR(0),
      Q => \^q\(5)
    );
\mnemonic_q_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mnemonic_q_reg[5]_i_3_n_0\,
      I1 => \mnemonic_q_reg[5]_i_4_n_0\,
      O => mnemonic_v(5),
      S => \opc_opcode_q_reg_rep_n_0_[7]\
    );
\mnemonic_q_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_0,
      I1 => g1_b5_n_0,
      O => \mnemonic_q_reg[5]_i_3_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\mnemonic_q_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => g3_b5_n_0,
      O => \mnemonic_q_reg[5]_i_4_n_0\,
      S => \opc_opcode_q_reg_rep_n_0_[6]\
    );
multi_cycle_q_reg_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => multi_cycle_q_reg_i_3_n_0,
      I1 => multi_cycle_q_reg_i_4_n_0,
      O => \^clk_multi_cycle_s\,
      S => \^opc_opcode_q_reg[7]_0\(5)
    );
multi_cycle_q_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => int_b_n_76,
      I1 => int_b_n_77,
      O => multi_cycle_q_reg_i_3_n_0,
      S => \^opc_opcode_q_reg[7]_0\(4)
    );
multi_cycle_q_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => int_b_n_78,
      I1 => int_b_n_79,
      O => multi_cycle_q_reg_i_4_n_0,
      S => \^opc_opcode_q_reg[7]_0\(4)
    );
\opc_opcode_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(0),
      Q => \opc_opcode_q_reg_n_0_[0]\
    );
\opc_opcode_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(1),
      Q => \^opc_opcode_q_reg[7]_0\(0)
    );
\opc_opcode_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => int_b_n_47,
      Q => \opc_opcode_q_reg_n_0_[2]\
    );
\opc_opcode_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(2),
      Q => \^opc_opcode_q_reg[7]_0\(1)
    );
\opc_opcode_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => int_b_n_46,
      Q => \^opc_opcode_q_reg[7]_0\(2)
    );
\opc_opcode_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(3),
      Q => \^opc_opcode_q_reg[7]_0\(3)
    );
\opc_opcode_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(4),
      Q => \^opc_opcode_q_reg[7]_0\(4)
    );
\opc_opcode_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(5),
      Q => \^opc_opcode_q_reg[7]_0\(5)
    );
\opc_opcode_q_reg_rep[0]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(0),
      Q => \opc_opcode_q_reg_rep_n_0_[0]\
    );
\opc_opcode_q_reg_rep[1]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(1),
      Q => \opc_opcode_q_reg_rep_n_0_[1]\
    );
\opc_opcode_q_reg_rep[2]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => int_b_n_47,
      Q => \opc_opcode_q_reg_rep_n_0_[2]\
    );
\opc_opcode_q_reg_rep[3]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(2),
      Q => \opc_opcode_q_reg_rep_n_0_[3]\
    );
\opc_opcode_q_reg_rep[4]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => int_b_n_46,
      Q => \opc_opcode_q_reg_rep_n_0_[4]\
    );
\opc_opcode_q_reg_rep[5]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(3),
      Q => \opc_opcode_q_reg_rep_n_0_[5]\
    );
\opc_opcode_q_reg_rep[6]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(4),
      Q => \opc_opcode_q_reg_rep_n_0_[6]\
    );
\opc_opcode_q_reg_rep[7]\: unisim.vcomponents.FDCE
     port map (
      C => soundclk,
      CE => \opc_opcode_q_reg[0]_0\(0),
      CLR => SR(0),
      D => \opc_opcode_q_reg_rep[7]_0\(5),
      Q => \opc_opcode_q_reg_rep_n_0_[7]\
    );
overflow_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \^opc_opcode_q_reg[7]_0\(3),
      I2 => \^q\(0),
      I3 => \pmem_addr_q[10]_i_6_n_0\,
      I4 => \^q\(1),
      I5 => \dmem_addr_q[5]_i_10_n_0\,
      O => \^opc_opcode_q_reg[5]_0\
    );
\p1_q[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[0]\,
      I1 => \^mnemonic_q_reg[0]_3\,
      I2 => \^mnemonic_q_reg[5]_3\,
      I3 => \p2_q_reg[3]_0\,
      O => \p1_q[0]_i_11_n_0\
    );
\p1_q[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000028FFFFFFEF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \p1_q[2]_i_21_n_0\,
      I5 => \p2_q_reg[2]\(3),
      O => \p1_q[0]_i_12_n_0\
    );
\p1_q[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(7),
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => psw_carry_s,
      I3 => \^mnemonic_q_reg[5]_4\,
      O => \p1_q[0]_i_13_n_0\
    );
\p1_q[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111FFFFF111F"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_4\,
      I1 => \p1_q[7]_i_9\(0),
      I2 => program_counter_q(0),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \^mnemonic_q_reg[0]_2\,
      I5 => program_counter_q(8),
      O => \p1_q[0]_i_14_n_0\
    );
\p1_q[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5DDDDDD"
    )
        port map (
      I0 => \^q\(5),
      I1 => \p1_q[0]_i_16_n_0\,
      I2 => mem_reg_0_63_0_0_i_16_n_0,
      I3 => \p1_q[7]_i_70_n_0\,
      I4 => \inc_sel_q_reg[1]_0\,
      I5 => \p1_q[7]_i_84_n_0\,
      O => \^mnemonic_q_reg[5]_4\
    );
\p1_q[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \inc_sel_q_reg[0]_1\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \p1_q[0]_i_16_n_0\
    );
\p1_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[0]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[0]_i_6_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p1_q[0]_i_7_n_0\,
      O => \p1_q[0]_i_2_n_0\
    );
\p1_q[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54D51080"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \^mnemonic_q_reg[1]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(0),
      I3 => \^mnemonic_q_reg[5]_1\,
      I4 => \p1_q_reg[3]_i_16_n_7\,
      O => \p1_q[0]_i_5_n_0\
    );
\p1_q[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_0\(0),
      I3 => \psw_q_reg[2]_i_4_1\(0),
      O => \p1_q[0]_i_6_n_0\
    );
\p1_q[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p1_q[0]_i_13_n_0\,
      I1 => \^mnemonic_q_reg[1]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(4),
      I3 => \^mnemonic_q_reg[5]_1\,
      I4 => \psw_q_reg[2]_i_4_0\(1),
      O => \p1_q[0]_i_7_n_0\
    );
\p1_q[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \p1_q[2]_i_14_n_0\,
      I1 => \sp_q_reg[0]_1\,
      I2 => dac_out(0),
      I3 => \^opc_opcode_q_reg[1]_0\,
      I4 => \p1_q[0]_i_14_n_0\,
      O => \p1_q[0]_i_8_n_0\
    );
\p1_q[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111FFFFF111F"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_4\,
      I1 => \p1_q[7]_i_9\(1),
      I2 => program_counter_q(1),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \^mnemonic_q_reg[0]_2\,
      I5 => program_counter_q(9),
      O => \p1_q[1]_i_12_n_0\
    );
\p1_q[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[1]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p2_q_reg[1]\,
      O => \p1_q[1]_i_2_n_0\
    );
\p1_q[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54D51080"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \^mnemonic_q_reg[1]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(1),
      I3 => \^mnemonic_q_reg[5]_1\,
      I4 => \p1_q_reg[3]_i_16_n_6\,
      O => \p1_q[1]_i_5_n_0\
    );
\p1_q[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \p1_q[2]_i_14_n_0\,
      I1 => \sp_q_reg[1]\,
      I2 => dac_out(1),
      I3 => \^opc_opcode_q_reg[1]_0\,
      I4 => \p1_q[1]_i_12_n_0\,
      O => \p1_q[1]_i_7_n_0\
    );
\p1_q[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD000"
    )
        port map (
      I0 => \p1_q[2]_i_4\,
      I1 => \^mnemonic_q_reg[0]_3\,
      I2 => \opc_opcode_q_reg_n_0_[2]\,
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \p1_q[2]_i_4_0\,
      I5 => \^mnemonic_q_reg[5]_3\,
      O => \p1_q[2]_i_10_n_0\
    );
\p1_q[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAEFEAEFEAEF"
    )
        port map (
      I0 => \p1_q[7]_i_88_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => \^q\(4),
      I3 => \program_counter_q_reg[7]_0\,
      I4 => \p1_q[2]_i_22_n_0\,
      I5 => \p2_q_reg[3]_0\,
      O => \p1_q[2]_i_14_n_0\
    );
\p1_q[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111FFFFF111F"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_4\,
      I1 => \p1_q[7]_i_9\(2),
      I2 => program_counter_q(2),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \^mnemonic_q_reg[0]_2\,
      I5 => program_counter_q(10),
      O => \p1_q[2]_i_15_n_0\
    );
\p1_q[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABBA"
    )
        port map (
      I0 => \p1_q[2]_i_23_n_0\,
      I1 => \inc_sel_q_reg[0]_1\,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => \^opc_opcode_q_reg[7]_0\(3),
      I4 => \^opc_opcode_q_reg[7]_0\(4),
      I5 => clk_second_cycle_s,
      O => \p1_q[2]_i_16_n_0\
    );
\p1_q[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \opc_opcode_q_reg_n_0_[2]\,
      I1 => \^opc_opcode_q_reg[7]_0\(1),
      O => \p1_q[2]_i_18_n_0\
    );
\p1_q[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[2]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p2_q_reg[2]_1\,
      O => \p1_q[2]_i_2_n_0\
    );
\p1_q[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \p1_q[2]_i_21_n_0\
    );
\p1_q[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \p1_q[2]_i_22_n_0\
    );
\p1_q[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(1),
      I1 => \opc_opcode_q_reg_n_0_[2]\,
      I2 => \^opc_opcode_q_reg[7]_0\(4),
      I3 => \^opc_opcode_q_reg[7]_0\(5),
      I4 => \^opc_opcode_q_reg[7]_0\(3),
      I5 => \program_counter_q_reg[7]_0\,
      O => \p1_q[2]_i_23_n_0\
    );
\p1_q[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54D51080"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \^mnemonic_q_reg[1]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(2),
      I3 => \^mnemonic_q_reg[5]_1\,
      I4 => \p1_q_reg[3]_i_16_n_5\,
      O => \p1_q[2]_i_5_n_0\
    );
\p1_q[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \p1_q[2]_i_14_n_0\,
      I1 => \sp_q_reg[2]_0\,
      I2 => dac_out(2),
      I3 => \^opc_opcode_q_reg[1]_0\,
      I4 => \p1_q[2]_i_15_n_0\,
      O => \p1_q[2]_i_7_n_0\
    );
\p1_q[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB3F3F333F"
    )
        port map (
      I0 => \p1_q[2]_i_16_n_0\,
      I1 => \^mnemonic_q_reg[5]_3\,
      I2 => \program_counter_q_reg[7]_0\,
      I3 => \p1_q[2]_i_4_1\,
      I4 => \p1_q[2]_i_18_n_0\,
      I5 => \^q\(3),
      O => \p1_q[2]_i_9_n_0\
    );
\p1_q[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFF7F7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \^mnemonic_q_reg[0]_3\
    );
\p1_q[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \program_counter_q_reg[7]_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(3),
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => \^opc_opcode_q_reg[7]_0\(4),
      O => \p1_q[3]_i_15_n_0\
    );
\p1_q[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000180000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \^mnemonic_q_reg[5]_0\
    );
\p1_q[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_1\(0),
      O => \p1_q[3]_i_18_n_0\
    );
\p1_q[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(3),
      I4 => \psw_q_reg[2]_i_4_1\(3),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \p1_q[3]_i_19_n_0\
    );
\p1_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[3]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[3]_i_6_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p2_q_reg[3]_1\,
      O => \p1_q[3]_i_2_n_0\
    );
\p1_q[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(2),
      I4 => \psw_q_reg[2]_i_4_1\(2),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \p1_q[3]_i_20_n_0\
    );
\p1_q[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(1),
      I4 => \psw_q_reg[2]_i_4_1\(1),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \p1_q[3]_i_21_n_0\
    );
\p1_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440F4440400B000"
    )
        port map (
      I0 => \p1_q[7]_i_32_n_0\,
      I1 => \p1_q[7]_i_33_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(3),
      I4 => \^mnemonic_q_reg[5]_1\,
      I5 => \p1_q_reg[3]_i_16_n_4\,
      O => \p1_q[3]_i_5_n_0\
    );
\p1_q[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9D4"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_1\(3),
      I3 => \psw_q_reg[2]_i_4_0\(3),
      O => \p1_q[3]_i_6_n_0\
    );
\p1_q[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(0),
      I1 => \outreg_reg[7]_0\,
      I2 => \p1_q[7]_i_57_n_0\,
      O => \p1_q[3]_i_8_n_0\
    );
\p1_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p2_q_reg[4]_1\,
      I1 => \p1_q[4]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[4]_i_6_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p1_q[4]_i_7_n_0\,
      O => \p1_q[4]_i_2_n_0\
    );
\p1_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_0\(4),
      I3 => \psw_q_reg[2]_i_4_1\(4),
      O => \p1_q[4]_i_5_n_0\
    );
\p1_q[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_0\(4),
      I2 => \^mnemonic_q_reg[5]_1\,
      O => \p1_q[4]_i_6_n_0\
    );
\p1_q[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_1\(4),
      I2 => \^mnemonic_q_reg[5]_1\,
      I3 => \^o\(0),
      O => \p1_q[4]_i_7_n_0\
    );
\p1_q[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \p1_q[7]_i_56_n_0\,
      I1 => \p1_q[3]_i_8_n_0\,
      I2 => \p1_q[7]_i_9_0\(4),
      O => \p1_q[4]_i_8_n_0\
    );
\p1_q[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_59_n_0\,
      I1 => psw_bs_s,
      I2 => program_counter_q(4),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \p1_q[7]_i_9\(3),
      I5 => \^mnemonic_q_reg[0]_4\,
      O => \p1_q[4]_i_9_n_0\
    );
\p1_q[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000010FFFFFF"
    )
        port map (
      I0 => \pmem_addr_q[10]_i_6_n_0\,
      I1 => \p1_q[5]_i_14_n_0\,
      I2 => timer_overflow_q_reg_1,
      I3 => sfx_port(0),
      I4 => \p1_q[3]_i_8_n_0\,
      I5 => \p1_q[7]_i_9_0\(5),
      O => \p1_q[5]_i_11_n_0\
    );
\p1_q[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE7FFFFEFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \p1_q[5]_i_12_n_0\
    );
\p1_q[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(5),
      O => \p1_q[5]_i_13_n_0\
    );
\p1_q[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p1_q[5]_i_14_n_0\
    );
\p1_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p2_q_reg[5]_0\,
      I1 => \p1_q[5]_i_5_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[5]_i_6_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p1_q[5]_i_7_n_0\,
      O => \p1_q[5]_i_2_n_0\
    );
\p1_q[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAB"
    )
        port map (
      I0 => \p1_q[5]_i_8_n_0\,
      I1 => \^opc_opcode_q_reg[1]_0\,
      I2 => dac_out(4),
      I3 => \p1_q[5]_i_9_n_0\,
      I4 => \p2_q_reg[5]\,
      O => \p1_q[5]_i_3_n_0\
    );
\p1_q[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B994"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_0\(5),
      I2 => \^mnemonic_q_reg[5]_1\,
      I3 => \psw_q_reg[2]_i_4_1\(5),
      O => \p1_q[5]_i_5_n_0\
    );
\p1_q[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_0\(5),
      O => \p1_q[5]_i_6_n_0\
    );
\p1_q[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_1\(5),
      I2 => \^mnemonic_q_reg[5]_1\,
      I3 => \psw_q_reg[2]_i_4_n_6\,
      O => \p1_q[5]_i_7_n_0\
    );
\p1_q[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008080888800A0"
    )
        port map (
      I0 => \p1_q[5]_i_11_n_0\,
      I1 => timer_overflow_q_reg_1,
      I2 => \^opc_opcode_q_reg[7]_0\(0),
      I3 => \outreg_reg[7]_0\,
      I4 => \p1_q[5]_i_12_n_0\,
      I5 => \p1_q[5]_i_13_n_0\,
      O => \p1_q[5]_i_8_n_0\
    );
\p1_q[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_59_n_0\,
      I1 => psw_f0_s,
      I2 => program_counter_q(5),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \p1_q[7]_i_9\(4),
      I5 => \^mnemonic_q_reg[0]_4\,
      O => \p1_q[5]_i_9_n_0\
    );
\p1_q[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02025220918B411D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \^mnemonic_q_reg[5]_6\
    );
\p1_q[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFF563BFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \mnemonic_q_reg[0]_5\
    );
\p1_q[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00750F75"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \p1_q[6]_i_3\,
      I2 => \^mnemonic_q_reg[5]_5\,
      I3 => \^mnemonic_q_reg[2]_2\,
      I4 => \counter_q_reg[0]\,
      I5 => \^mnemonic_q_reg[5]_6\,
      O => \FSM_onehot_mstate_q_reg[4]\
    );
\p1_q[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \p1_q[7]_i_56_n_0\,
      I1 => \p1_q[3]_i_8_n_0\,
      I2 => \p1_q[7]_i_9_0\(6),
      O => \p1_q[6]_i_15_n_0\
    );
\p1_q[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_59_n_0\,
      I1 => psw_aux_carry_s,
      I2 => program_counter_q(6),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \p1_q[7]_i_9\(5),
      I5 => \^mnemonic_q_reg[0]_4\,
      O => \p1_q[6]_i_16_n_0\
    );
\p1_q[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F000826010988A1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \mnemonic_q_reg[0]_6\
    );
\p1_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p2_q_reg[6]_0\,
      I1 => \p1_q[6]_i_6_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[6]_i_7_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p1_q[6]_i_8_n_0\,
      O => \p1_q[6]_i_2_n_0\
    );
\p1_q[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF5FEFEFBBDFBF5"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \^mnemonic_q_reg[2]_2\
    );
\p1_q[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE4B647DFF7DFF0A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \^mnemonic_q_reg[5]_5\
    );
\p1_q[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \mnemonic_q_reg[1]_4\
    );
\p1_q[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B994"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_0\(6),
      I2 => \^mnemonic_q_reg[5]_1\,
      I3 => \psw_q_reg[2]_i_4_1\(6),
      O => \p1_q[6]_i_6_n_0\
    );
\p1_q[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_0\(6),
      O => \p1_q[6]_i_7_n_0\
    );
\p1_q[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \psw_q_reg[2]_i_4_1\(6),
      I2 => \^mnemonic_q_reg[5]_1\,
      I3 => \psw_q_reg[2]_i_4_n_5\,
      O => \p1_q[6]_i_8_n_0\
    );
\p1_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002222"
    )
        port map (
      I0 => \p1_q[7]_i_3_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(0),
      I2 => \opc_opcode_q_reg_n_0_[0]\,
      I3 => \p1_q[7]_i_4_n_0\,
      I4 => \p1_q[7]_i_5_n_0\,
      O => \opc_opcode_q_reg[1]_2\(0)
    );
\p1_q[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => \p1_q[7]_i_10_n_0\
    );
\p1_q[7]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      O => \p1_q[7]_i_101_n_0\
    );
\p1_q[7]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \p1_q[7]_i_102_n_0\
    );
\p1_q[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      O => \p1_q[7]_i_11_n_0\
    );
\p1_q[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \p1_q[7]_i_12_n_0\
    );
\p1_q[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A3030BA8A0000"
    )
        port map (
      I0 => \p1_q[7]_i_31_n_0\,
      I1 => \p1_q[7]_i_32_n_0\,
      I2 => \p1_q[7]_i_33_n_0\,
      I3 => \psw_q_reg[2]_i_4_n_4\,
      I4 => \^mnemonic_q_reg[1]_0\,
      I5 => \p1_q[7]_i_35_n_0\,
      O => \p1_q[7]_i_14_n_0\
    );
\p1_q[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011100010"
    )
        port map (
      I0 => \p1_q[7]_i_36_n_0\,
      I1 => \p1_q[7]_i_37_n_0\,
      I2 => \p1_q[7]_i_38_n_0\,
      I3 => \^q\(1),
      I4 => \p1_q[7]_i_39_n_0\,
      I5 => \p1_q[7]_i_40_n_0\,
      O => \p1_q[7]_i_15_n_0\
    );
\p1_q[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AD94"
    )
        port map (
      I0 => \^mnemonic_q_reg[1]_0\,
      I1 => \^mnemonic_q_reg[5]_1\,
      I2 => \psw_q_reg[2]_i_4_0\(7),
      I3 => \psw_q_reg[2]_i_4_1\(7),
      O => \p1_q[7]_i_16_n_0\
    );
\p1_q[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFCFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_42_n_0\,
      I1 => \p1_q[7]_i_43_n_0\,
      I2 => \p1_q[7]_i_44_n_0\,
      I3 => \p1_q[7]_i_45_n_0\,
      I4 => \p1_q[7]_i_46_n_0\,
      I5 => \^q\(0),
      O => \^mnemonic_q_reg[0]_0\
    );
\p1_q[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(6),
      I1 => \^mnemonic_q_reg[1]_0\,
      I2 => \psw_q_reg[2]_i_4_0\(3),
      I3 => \^mnemonic_q_reg[5]_1\,
      I4 => \p1_q[7]_i_47_n_0\,
      O => \p1_q[7]_i_18_n_0\
    );
\p1_q[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000200"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \p1_q[7]_i_19_n_0\
    );
\p1_q[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0B0F0F0B0FF"
    )
        port map (
      I0 => \p1_q[7]_i_50_n_0\,
      I1 => \bus_q[7]_i_6_n_0\,
      I2 => \p1_q[7]_i_51_n_0\,
      I3 => \p2_q_reg[2]\(0),
      I4 => \p2_q_reg[2]\(1),
      I5 => \p2_q_reg[2]\(3),
      O => \p1_q[7]_i_22_n_0\
    );
\p1_q[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      O => \p1_q[7]_i_23_n_0\
    );
\p1_q[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFF5DFF0000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \outreg_reg[7]_0\,
      I2 => \accumulator_q_reg[3]_0\,
      I3 => \p1_q[7]_i_52_n_0\,
      I4 => \^q\(3),
      I5 => \p1_q[7]_i_53_n_0\,
      O => \p1_q[7]_i_24_n_0\
    );
\p1_q[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEF0FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \p1_q[7]_i_54_n_0\,
      I2 => \p1_q_reg[7]_i_8_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \p1_q[7]_i_25_n_0\
    );
\p1_q[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \p1_q[7]_i_56_n_0\,
      I1 => \p1_q[3]_i_8_n_0\,
      I2 => \p1_q[7]_i_9_0\(7),
      O => \p1_q[7]_i_26_n_0\
    );
\p1_q[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \p1_q[7]_i_57_n_0\,
      I1 => \outreg_reg[7]_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(0),
      I3 => \opc_opcode_q_reg_n_0_[0]\,
      I4 => \p1_q[7]_i_58_n_0\,
      O => \^opc_opcode_q_reg[1]_0\
    );
\p1_q[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111FFFFF"
    )
        port map (
      I0 => \p1_q[7]_i_59_n_0\,
      I1 => psw_carry_s,
      I2 => program_counter_q(7),
      I3 => \p1_q[1]_i_7_0\,
      I4 => \p1_q[7]_i_9\(6),
      I5 => \^mnemonic_q_reg[0]_4\,
      O => \p1_q[7]_i_28_n_0\
    );
\p1_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA02AA0202"
    )
        port map (
      I0 => xtal3,
      I1 => \p1_q[7]_i_10_n_0\,
      I2 => \p1_q[7]_i_11_n_0\,
      I3 => \p1_q[7]_i_12_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \p1_q[7]_i_3_n_0\
    );
\p1_q[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200000200"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(7),
      I1 => \p1_q[7]_i_63_n_0\,
      I2 => \p1_q[7]_i_64_n_0\,
      I3 => \pmem_addr_q[10]_i_6_n_0\,
      I4 => \p1_q[7]_i_14_1\,
      I5 => \p1_q[7]_i_66_n_0\,
      O => \p1_q[7]_i_31_n_0\
    );
\p1_q[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \p1_q[3]_i_5_0\,
      I1 => \^q\(4),
      I2 => \p1_q[7]_i_44_n_0\,
      I3 => \p1_q[7]_i_43_n_0\,
      I4 => \^q\(0),
      I5 => \p1_q[7]_i_42_n_0\,
      O => \p1_q[7]_i_32_n_0\
    );
\p1_q[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \accumulator_q_reg[3]\,
      I3 => \p1_q[7]_i_17_0\,
      I4 => \p1_q[7]_i_68_n_0\,
      I5 => \p1_q[7]_i_69_n_0\,
      O => \p1_q[7]_i_33_n_0\
    );
\p1_q[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000055FD"
    )
        port map (
      I0 => \p1_q[7]_i_70_n_0\,
      I1 => \p1_q[7]_i_71_n_0\,
      I2 => \p1_q[2]_i_13\,
      I3 => \p1_q[7]_i_73_n_0\,
      I4 => \p1_q[7]_i_74_n_0\,
      I5 => \p1_q[7]_i_75_n_0\,
      O => \^mnemonic_q_reg[1]_0\
    );
\p1_q[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_1\(7),
      I1 => \p1_q[7]_i_66_n_0\,
      I2 => \p1_q[7]_i_14_0\,
      I3 => \p1_q[7]_i_64_n_0\,
      I4 => \p1_q[7]_i_63_n_0\,
      I5 => \psw_q_reg[2]_i_4_n_4\,
      O => \p1_q[7]_i_35_n_0\
    );
\p1_q[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440054"
    )
        port map (
      I0 => \p1_q[7]_i_77_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \bus_q_reg[7]\,
      I5 => \p1_q[7]_i_15_0\,
      O => \p1_q[7]_i_36_n_0\
    );
\p1_q[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4F000C4C4C4C0"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter_q_reg[0]\,
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \p1_q[7]_i_37_n_0\
    );
\p1_q[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FAF3F0F3FAF3"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \p1_q[7]_i_79_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \accumulator_q_reg[3]\,
      O => \p1_q[7]_i_38_n_0\
    );
\p1_q[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7D7FFDF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \bus_q_reg[7]\,
      I4 => \accumulator_q_reg[3]\,
      I5 => \p1_q[7]_i_80_n_0\,
      O => \p1_q[7]_i_39_n_0\
    );
\p1_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \^q\(2),
      I2 => \^q\(5),
      O => \p1_q[7]_i_4_n_0\
    );
\p1_q[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30F3C23F30F3CE"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \bus_q_reg[7]\,
      O => \p1_q[7]_i_40_n_0\
    );
\p1_q[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0150"
    )
        port map (
      I0 => \p1_q[7]_i_66_n_0\,
      I1 => \accumulator_q_reg[3]\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \p1_q[7]_i_64_n_0\,
      I5 => \p1_q[7]_i_63_n_0\,
      O => \^mnemonic_q_reg[5]_1\
    );
\p1_q[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBB08BB01110888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \accumulator_q_reg[3]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \bus_q_reg[7]\,
      O => \p1_q[7]_i_42_n_0\
    );
\p1_q[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220200002A0A2A0A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \p1_q[7]_i_43_n_0\
    );
\p1_q[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAF00FFEE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \counter_q_reg[0]\,
      I2 => \bus_q_reg[7]\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \p1_q[7]_i_44_n_0\
    );
\p1_q[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AA00A0AAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \bus_q_reg[7]\,
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => \p1_q[7]_i_81_n_0\,
      O => \p1_q[7]_i_45_n_0\
    );
\p1_q[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEE0A0A0A0A0"
    )
        port map (
      I0 => \p1_q[7]_i_82_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      I2 => \p1_q[7]_i_68_n_0\,
      I3 => \p1_q[7]_i_17_0\,
      I4 => \accumulator_q_reg[3]\,
      I5 => \^q\(2),
      O => \p1_q[7]_i_46_n_0\
    );
\p1_q[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \psw_q_reg[2]_i_4_0\(0),
      I1 => \^q\(5),
      I2 => \p1_q[7]_i_83_n_0\,
      I3 => \p1_q[7]_i_84_n_0\,
      I4 => psw_carry_s,
      O => \p1_q[7]_i_47_n_0\
    );
\p1_q[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \p1_q[7]_i_49_n_0\
    );
\p1_q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \p2_q_reg[3]_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(2),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \p1_q[7]_i_5_n_0\
    );
\p1_q[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \p1_q[7]_i_50_n_0\
    );
\p1_q[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \p1_q[7]_i_51_n_0\
    );
\p1_q[7]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \p1_q[7]_i_52_n_0\
    );
\p1_q[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEAEFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p1_q[7]_i_24_0\,
      I2 => \^q\(4),
      I3 => \p2_q_reg[3]_0\,
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \p1_q[7]_i_53_n_0\
    );
\p1_q[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFCCCFFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(4),
      I1 => \p1_q[7]_i_25_0\,
      I2 => \p1_q[7]_i_46_0\,
      I3 => \^opc_opcode_q_reg[7]_0\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \p1_q[7]_i_54_n_0\
    );
\p1_q[7]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA0C"
    )
        port map (
      I0 => timer_overflow_q_reg_1,
      I1 => \^opc_opcode_q_reg[7]_0\(0),
      I2 => \outreg_reg[7]_0\,
      I3 => \p1_q[5]_i_12_n_0\,
      I4 => \p1_q[5]_i_13_n_0\,
      O => \p1_q[7]_i_56_n_0\
    );
\p1_q[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \p1_q[7]_i_57_n_0\
    );
\p1_q[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFF35"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \p1_q[7]_i_58_n_0\
    );
\p1_q[7]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \p1_q[7]_i_88_n_0\,
      I1 => \outreg_reg[7]_0\,
      I2 => \^q\(4),
      I3 => \counter_q_reg[0]\,
      O => \p1_q[7]_i_59_n_0\
    );
\p1_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[7]_i_14_n_0\,
      I2 => \p1_q[7]_i_15_n_0\,
      I3 => \p1_q[7]_i_16_n_0\,
      I4 => \^mnemonic_q_reg[0]_0\,
      I5 => \p1_q[7]_i_18_n_0\,
      O => \p1_q[7]_i_6_n_0\
    );
\p1_q[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pmem_addr_q[10]_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \dmem_addr_q[5]_i_10_n_0\,
      I4 => \counter_q_reg[0]\,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => \^mnemonic_q_reg[0]_4\
    );
\p1_q[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB000100AB550100"
    )
        port map (
      I0 => \p1_q[7]_i_89_n_0\,
      I1 => \outreg_reg[7]_0\,
      I2 => \p1_q[7]_i_90_n_0\,
      I3 => \p1_q[7]_i_91_n_0\,
      I4 => timer_overflow_q_reg_1,
      I5 => \^opc_opcode_q_reg[7]_0\(2),
      O => \p1_q[7]_i_62_n_0\
    );
\p1_q[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000103000301"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \p1_q[7]_i_92_n_0\,
      I2 => \p1_q[7]_i_93_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \accumulator_q_reg[3]\,
      O => \p1_q[7]_i_63_n_0\
    );
\p1_q[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000300020000000"
    )
        port map (
      I0 => \p1_q[7]_i_35_0\,
      I1 => \p1_q[7]_i_93_n_0\,
      I2 => mem_reg_0_63_0_0_i_12_n_0,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \bus_q_reg[7]\,
      O => \p1_q[7]_i_64_n_0\
    );
\p1_q[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCD1FFFFFFFFFF"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \^q\(2),
      I2 => \counter_q_reg[0]\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => take_branch_q_i_28_n_0,
      O => \p1_q[7]_i_66_n_0\
    );
\p1_q[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAFFEABBEAFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \bus_q_reg[7]\,
      I3 => \^q\(3),
      I4 => \accumulator_q_reg[3]\,
      I5 => \^q\(2),
      O => \p1_q[7]_i_68_n_0\
    );
\p1_q[7]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBF3C3F"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(2),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(2),
      O => \p1_q[7]_i_69_n_0\
    );
\p1_q[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \p1_q[7]_i_70_n_0\
    );
\p1_q[7]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \p1_q[7]_i_71_n_0\
    );
\p1_q[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2303000320000000"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \p1_q[7]_i_34_0\,
      O => \p1_q[7]_i_73_n_0\
    );
\p1_q[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA80888088"
    )
        port map (
      I0 => \^q\(0),
      I1 => f1_q_i_3_n_0,
      I2 => \bus_q_reg[7]\,
      I3 => \p1_q[7]_i_34_1\,
      I4 => \p1_q[7]_i_99_n_0\,
      I5 => \p1_q[7]_i_34_2\,
      O => \p1_q[7]_i_74_n_0\
    );
\p1_q[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \p1_q[7]_i_35_0\,
      I3 => \dmem_addr_q[5]_i_10_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \p1_q[7]_i_75_n_0\
    );
\p1_q[7]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \p1_q[7]_i_77_n_0\
    );
\p1_q[7]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => \p1_q[7]_i_79_n_0\
    );
\p1_q[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0CFFAEAEAE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \counter_q_reg[0]\,
      I5 => \^q\(0),
      O => \p1_q[7]_i_80_n_0\
    );
\p1_q[7]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2627"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \accumulator_q_reg[3]\,
      I3 => clk_second_cycle_s,
      I4 => \^q\(2),
      O => \p1_q[7]_i_81_n_0\
    );
\p1_q[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFAEAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \p2_q_reg[2]\(2),
      I2 => \p2_q_reg[2]\(0),
      I3 => \p1_q[7]_i_46_0\,
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \p1_q[7]_i_82_n_0\
    );
\p1_q[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEF0EEFFEEFF"
    )
        port map (
      I0 => \p1_q[7]_i_101_n_0\,
      I1 => \inc_sel_q_reg[0]_1\,
      I2 => mem_reg_0_63_0_0_i_16_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \inc_sel_q_reg[1]_0\,
      O => \p1_q[7]_i_83_n_0\
    );
\p1_q[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1113111000000000"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \psw_q[3]_i_12_n_0\,
      I2 => \p1_q[7]_i_102_n_0\,
      I3 => take_branch_q_i_29_n_0,
      I4 => \bus_q_reg[7]\,
      I5 => \^opc_opcode_q_reg[7]_0\(2),
      O => \p1_q[7]_i_84_n_0\
    );
\p1_q[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \p1_q[7]_i_88_n_0\
    );
\p1_q[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \p1_q[7]_i_89_n_0\
    );
\p1_q[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(0),
      I1 => \opc_opcode_q_reg_n_0_[0]\,
      O => \p1_q[7]_i_90_n_0\
    );
\p1_q[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \p1_q[7]_i_91_n_0\
    );
\p1_q[7]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \p1_q[7]_i_92_n_0\
    );
\p1_q[7]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \p1_q[7]_i_93_n_0\
    );
\p1_q[7]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \p1_q[7]_i_99_n_0\
    );
\p1_q_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p1_q_reg[3]_i_16_n_0\,
      CO(2) => \p1_q_reg[3]_i_16_n_1\,
      CO(1) => \p1_q_reg[3]_i_16_n_2\,
      CO(0) => \p1_q_reg[3]_i_16_n_3\,
      CYINIT => \p1_q[3]_i_18_n_0\,
      DI(3 downto 0) => \psw_q_reg[2]_i_4_0\(3 downto 0),
      O(3) => \p1_q_reg[3]_i_16_n_4\,
      O(2) => \p1_q_reg[3]_i_16_n_5\,
      O(1) => \p1_q_reg[3]_i_16_n_6\,
      O(0) => \p1_q_reg[3]_i_16_n_7\,
      S(3) => \p1_q[3]_i_19_n_0\,
      S(2) => \p1_q[3]_i_20_n_0\,
      S(1) => \p1_q[3]_i_21_n_0\,
      S(0) => S(0)
    );
\p1_q_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p1_q[7]_i_24_n_0\,
      I1 => \p1_q[7]_i_25_n_0\,
      O => \p1_q_reg[7]_i_8_n_0\,
      S => \p1_q[7]_i_23_n_0\
    );
\p2_o[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \pmem_addr_q[10]_i_6_n_0\,
      I5 => clk_second_cycle_s,
      O => \mnemonic_q_reg[0]_8\
    );
\p2_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000280000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \^mnemonic_q_reg[5]_3\
    );
\p2_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888880808080808"
    )
        port map (
      I0 => \p1_q[7]_i_3_n_0\,
      I1 => \^opc_opcode_q_reg[7]_0\(0),
      I2 => \p1_q[7]_i_5_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \bus_q_reg[7]\,
      O => \opc_opcode_q_reg[1]_1\(0)
    );
\pmem_addr_q[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => xtal3,
      I4 => \^q\(0),
      I5 => \pmem_addr_q[10]_i_6_n_0\,
      O => \mnemonic_q_reg[1]_5\
    );
\pmem_addr_q[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \program_counter_q_reg[7]_0\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \pmem_addr_q[10]_i_7_n_0\,
      I4 => \p1_q[7]_i_10_n_0\,
      I5 => \^opc_opcode_q_reg[7]_0\(4),
      O => \^mnemonic_q_reg[2]_1\
    );
\pmem_addr_q[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \pmem_addr_q[10]_i_6_n_0\
    );
\pmem_addr_q[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      O => \pmem_addr_q[10]_i_7_n_0\
    );
\pmem_addr_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2AAA"
    )
        port map (
      I0 => \^mnemonic_q_reg[2]_1\,
      I1 => \program_counter_q_reg[7]_0\,
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \pmem_addr_q[7]_i_3_n_0\,
      I5 => \pmem_addr_q[7]_i_4_n_0\,
      O => \pmem_addr_q[7]_i_2_n_0\
    );
\pmem_addr_q[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      O => \pmem_addr_q[7]_i_3_n_0\
    );
\pmem_addr_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \p1_q[2]_i_4_1\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^opc_opcode_q_reg[7]_0\(4),
      I4 => \p1_q[7]_i_46_0\,
      I5 => \pmem_addr_q[7]_i_5_n_0\,
      O => \pmem_addr_q[7]_i_4_n_0\
    );
\pmem_addr_q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(3),
      O => \pmem_addr_q[7]_i_5_n_0\
    );
\program_counter_q[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040020000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => \program_counter_q[7]_i_10_n_0\
    );
\program_counter_q[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC21EBFFFFFDF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \program_counter_q[7]_i_11_n_0\
    );
\program_counter_q[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFFFFF7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \program_counter_q[7]_i_12_n_0\
    );
\program_counter_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000061402100"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => timer_overflow_q_reg_1,
      I4 => \accumulator_q_reg[3]_0\,
      I5 => \program_counter_q[7]_i_7_n_0\,
      O => \^mnemonic_q_reg[4]_1\
    );
\program_counter_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38FB38FB3BFB38FB"
    )
        port map (
      I0 => \outreg_reg[7]_0\,
      I1 => \program_counter_q[7]_i_10_n_0\,
      I2 => \program_counter_q[7]_i_11_n_0\,
      I3 => \accumulator_q_reg[3]_0\,
      I4 => \program_counter_q[7]_i_12_n_0\,
      I5 => cnd_take_branch_s,
      O => \^take_branch_q_reg_0\
    );
\program_counter_q[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFD3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \program_counter_q[7]_i_7_n_0\
    );
psen_q_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_1\,
      I1 => \^clk_multi_cycle_s\,
      I2 => clk_second_cycle_s,
      I3 => \accumulator_q_reg[7]_0\,
      O => second_cycle_q_reg
    );
\psw_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \p1_q[7]_i_10_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \counter_q_reg[0]\,
      O => \psw_q[0]_i_2_n_0\
    );
\psw_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => take_branch_q_i_8_n_0,
      I3 => \psw_q[1]_i_3_n_0\,
      I4 => \counter_q_reg[0]\,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => \psw_q[1]_i_2_n_0\
    );
\psw_q[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \psw_q[1]_i_3_n_0\
    );
\psw_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \p1_q[7]_i_11_n_0\,
      I3 => \accumulator_q_reg[3]\,
      I4 => \^q\(0),
      I5 => \bus_q_reg[7]\,
      O => \psw_q[2]_i_3_n_0\
    );
\psw_q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(7),
      I4 => \psw_q_reg[2]_i_4_1\(7),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \psw_q[2]_i_5_n_0\
    );
\psw_q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(6),
      I4 => \psw_q_reg[2]_i_4_1\(6),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \psw_q[2]_i_6_n_0\
    );
\psw_q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(5),
      I4 => \psw_q_reg[2]_i_4_1\(5),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \psw_q[2]_i_7_n_0\
    );
\psw_q[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF0000FFEF10"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \psw_q_reg[2]_i_4_0\(4),
      I4 => \psw_q_reg[2]_i_4_1\(4),
      I5 => \^mnemonic_q_reg[5]_1\,
      O => \psw_q[2]_i_8_n_0\
    );
\psw_q[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \psw_q[3]_i_10_n_0\
    );
\psw_q[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^opc_opcode_q_reg[7]_0\(2),
      I4 => \counter_q_reg[0]\,
      I5 => \p1_q[7]_i_52_n_0\,
      O => \psw_q[3]_i_11_n_0\
    );
\psw_q[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \psw_q[3]_i_12_n_0\
    );
\psw_q[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5DFFFFFF5D"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_23_n_0\,
      I1 => \psw_q[3]_i_20_n_0\,
      I2 => \psw_q[3]_i_21_n_0\,
      I3 => \^q\(5),
      I4 => \accumulator_q_reg[3]\,
      I5 => \inc_sel_q_reg[1]_0\,
      O => \psw_q[3]_i_13_n_0\
    );
\psw_q[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \counter_q_reg[0]\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \psw_q[3]_i_14_n_0\
    );
\psw_q[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEF0FFFFEE"
    )
        port map (
      I0 => psw_f0_s,
      I1 => \psw_q[3]_i_5_0\,
      I2 => \inc_sel_q_reg[0]_1\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \psw_q[3]_i_8_n_0\,
      O => \psw_q[3]_i_15_n_0\
    );
\psw_q[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mnemonic_q_reg[5]_1\,
      I1 => \psw_q_reg[2]_i_4_0\(0),
      O => \psw_q[3]_i_17_n_0\
    );
\psw_q[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mnemonic_q_reg[5]_1\,
      I1 => \alu_b/data0\,
      O => \psw_q[3]_i_18_n_0\
    );
\psw_q[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFFFACFFA"
    )
        port map (
      I0 => \accumulator_q_reg[3]\,
      I1 => \psw_q[3]_i_9_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \psw_q[3]_i_19_n_0\
    );
\psw_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00EF00AF00EFEF"
    )
        port map (
      I0 => \psw_q[3]_i_5_n_0\,
      I1 => \psw_q[3]_i_6_n_0\,
      I2 => \^q\(0),
      I3 => \psw_q[3]_i_7_n_0\,
      I4 => \psw_q[3]_i_8_n_0\,
      I5 => \psw_q[3]_i_9_n_0\,
      O => \psw_q[3]_i_2_n_0\
    );
\psw_q[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      O => \psw_q[3]_i_20_n_0\
    );
\psw_q[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      O => \psw_q[3]_i_21_n_0\
    );
\psw_q[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[1]_0\,
      I3 => \^mnemonic_q_reg[5]_1\,
      O => \psw_q[3]_i_24_n_0\
    );
\psw_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF5FFFFFFFC"
    )
        port map (
      I0 => int_in_progress_q_reg,
      I1 => \^q\(3),
      I2 => \pmem_addr_q[10]_i_6_n_0\,
      I3 => \psw_q[3]_i_10_n_0\,
      I4 => \counter_q_reg[0]\,
      I5 => \^q\(2),
      O => \psw_q[3]_i_3_n_0\
    );
\psw_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A008AFF8A00"
    )
        port map (
      I0 => \psw_q[3]_i_11_n_0\,
      I1 => \psw_q[3]_i_12_n_0\,
      I2 => \bus_q_reg[7]\,
      I3 => \^q\(0),
      I4 => \psw_q[3]_i_13_n_0\,
      I5 => \psw_q[3]_i_14_n_0\,
      O => \psw_q[3]_i_4_n_0\
    );
\psw_q[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \psw_q[3]_i_15_n_0\,
      O => \psw_q[3]_i_5_n_0\
    );
\psw_q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \bus_q_reg[7]\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \psw_q[3]_i_6_n_0\
    );
\psw_q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444F44"
    )
        port map (
      I0 => psw_carry_s,
      I1 => \psw_q[3]_i_14_n_0\,
      I2 => \inc_sel_q_reg[0]_1\,
      I3 => \^q\(4),
      I4 => \inc_sel_q[1]_i_4_n_0\,
      I5 => \^q\(0),
      O => \psw_q[3]_i_7_n_0\
    );
\psw_q[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF3FBFFCBF3C"
    )
        port map (
      I0 => \psw_q[3]_i_2_0\,
      I1 => \p1_q[7]_i_15_n_0\,
      I2 => \^mnemonic_q_reg[0]_0\,
      I3 => \^mnemonic_q_reg[1]_0\,
      I4 => \psw_q[3]_i_17_n_0\,
      I5 => \psw_q[3]_i_18_n_0\,
      O => \psw_q[3]_i_8_n_0\
    );
\psw_q[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7C"
    )
        port map (
      I0 => \p1_q[7]_i_17_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \psw_q[3]_i_19_n_0\,
      I4 => \^q\(1),
      O => \psw_q[3]_i_9_n_0\
    );
\psw_q_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p1_q_reg[3]_i_16_n_0\,
      CO(3) => \psw_q_reg[2]_i_4_n_0\,
      CO(2) => \psw_q_reg[2]_i_4_n_1\,
      CO(1) => \psw_q_reg[2]_i_4_n_2\,
      CO(0) => \psw_q_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \psw_q_reg[2]_i_4_0\(7 downto 4),
      O(3) => \psw_q_reg[2]_i_4_n_4\,
      O(2) => \psw_q_reg[2]_i_4_n_5\,
      O(1) => \psw_q_reg[2]_i_4_n_6\,
      O(0) => \^o\(0),
      S(3) => \psw_q[2]_i_5_n_0\,
      S(2) => \psw_q[2]_i_6_n_0\,
      S(1) => \psw_q[2]_i_7_n_0\,
      S(0) => \psw_q[2]_i_8_n_0\
    );
\psw_q_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \psw_q_reg[2]_i_4_n_0\,
      CO(3 downto 0) => \NLW_psw_q_reg[3]_i_23_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_psw_q_reg[3]_i_23_O_UNCONNECTED\(3 downto 1),
      O(0) => \alu_b/data0\,
      S(3 downto 1) => B"000",
      S(0) => \psw_q[3]_i_24_n_0\
    );
rd_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002E0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => rd_q_i_3_n_0,
      O => \mnemonic_q_reg[0]_7\
    );
rd_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0CFFAEFFFFFF"
    )
        port map (
      I0 => \^opc_opcode_q_reg[7]_0\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \p2_q_reg[2]\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => rd_q_i_3_n_0
    );
\sp_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \dmem_addr_q[5]_i_10_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \outreg_reg[7]_0\,
      O => \^mnemonic_q_reg[0]_2\
    );
\sp_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \dmem_addr_q[4]_i_5_n_0\,
      I4 => \outreg_reg[7]_0\,
      I5 => \^q\(2),
      O => \sp_q[1]_i_2_n_0\
    );
\sp_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \program_counter_q_reg[7]_0\,
      I2 => \^q\(0),
      I3 => \pmem_addr_q[10]_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \sp_q[1]_i_3_n_0\
    );
\sp_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => xtal3,
      I1 => \sp_q_reg[2]_1\,
      I2 => \sp_q[2]_i_5_n_0\,
      I3 => \^q\(4),
      I4 => \sp_q[2]_i_6_n_0\,
      I5 => \sp_q[2]_i_7_n_0\,
      O => \psw_b/sp_q\
    );
\sp_q[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => \sp_q[2]_i_5_n_0\
    );
\sp_q[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \sp_q[2]_i_6_n_0\
    );
\sp_q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555555555555"
    )
        port map (
      I0 => \^mnemonic_q_reg[0]_2\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \p1_q[7]_i_50_n_0\,
      I4 => \program_counter_q_reg[7]_0\,
      I5 => \^q\(1),
      O => \sp_q[2]_i_7_n_0\
    );
take_branch_q_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \p1_q[2]_i_2_n_0\,
      I1 => \p1_q[3]_i_2_n_0\,
      I2 => \^opc_opcode_q_reg[7]_0\(4),
      I3 => \p1_q[0]_i_2_n_0\,
      I4 => take_branch_q_i_15_n_0,
      I5 => \p1_q[1]_i_2_n_0\,
      O => take_branch_q_i_10_n_0
    );
take_branch_q_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => take_branch_q_i_16_n_0,
      I1 => take_branch_q_i_24_n_0,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => \program_counter_q_reg[7]_0\,
      I4 => take_branch_q_i_21_n_0,
      I5 => take_branch_q_i_25_n_0,
      O => take_branch_q_i_12_n_0
    );
take_branch_q_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555655555555"
    )
        port map (
      I0 => take_branch_q_i_15_n_0,
      I1 => \p1_q[1]_i_2_n_0\,
      I2 => \p1_q[2]_i_2_n_0\,
      I3 => \p1_q[0]_i_2_n_0\,
      I4 => \p1_q[7]_i_6_n_0\,
      I5 => take_branch_q_i_26_n_0,
      O => take_branch_q_i_13_n_0
    );
take_branch_q_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050545000000400"
    )
        port map (
      I0 => take_branch_q_i_19_n_0,
      I1 => take_branch_q_i_7_0,
      I2 => take_branch_q_i_21_n_0,
      I3 => take_branch_q_i_28_n_0,
      I4 => \^opc_opcode_q_reg[7]_0\(5),
      I5 => take_branch_q_i_29_n_0,
      O => take_branch_q_i_14_n_0
    );
take_branch_q_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880A880AAAFAAAF"
    )
        port map (
      I0 => take_branch_q_i_30_n_0,
      I1 => \program_counter_q_reg[7]_0\,
      I2 => take_branch_q_i_31_n_0,
      I3 => take_branch_q_i_32_n_0,
      I4 => \outreg_reg[7]_0\,
      I5 => \^opc_opcode_q_reg[7]_0\(3),
      O => take_branch_q_i_15_n_0
    );
take_branch_q_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \outreg_reg[7]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => take_branch_q_i_16_n_0
    );
take_branch_q_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A1FF5FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \program_counter_q_reg[7]_0\,
      I4 => \^q\(2),
      O => take_branch_q_i_17_n_0
    );
take_branch_q_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => take_branch_q_i_15_n_0,
      I1 => sfx_port(2),
      I2 => take_branch_q_i_12_n_0,
      I3 => sfx_port(1),
      O => take_branch_q_i_18_n_0
    );
take_branch_q_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => take_branch_q_i_19_n_0
    );
take_branch_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => take_branch_q_i_7_n_0,
      I1 => take_branch_q_i_8_n_0,
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => take_branch_q_i_2_n_0
    );
take_branch_q_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      O => take_branch_q_i_21_n_0
    );
take_branch_q_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0047"
    )
        port map (
      I0 => \p1_q[4]_i_2_n_0\,
      I1 => take_branch_q_i_15_n_0,
      I2 => \p1_q[5]_i_2_n_0\,
      I3 => \p2_q_reg[4]\,
      O => take_branch_q_i_22_n_0
    );
take_branch_q_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101F"
    )
        port map (
      I0 => \p2_q_reg[4]\,
      I1 => \p1_q[6]_i_2_n_0\,
      I2 => take_branch_q_i_15_n_0,
      I3 => \p1_q[7]_i_6_n_0\,
      O => take_branch_q_i_23_n_0
    );
take_branch_q_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => take_branch_q_i_24_n_0
    );
take_branch_q_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFBFAFAAAAAAAA"
    )
        port map (
      I0 => take_branch_q_i_19_n_0,
      I1 => \^opc_opcode_q_reg[7]_0\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => take_branch_q_i_21_n_0,
      O => take_branch_q_i_25_n_0
    );
take_branch_q_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \p1_q[5]_i_2_n_0\,
      I1 => \p1_q[6]_i_2_n_0\,
      I2 => \p1_q[3]_i_2_n_0\,
      I3 => \p2_q_reg[4]\,
      I4 => \p1_q[4]_i_2_n_0\,
      O => take_branch_q_i_26_n_0
    );
take_branch_q_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => take_branch_q_i_28_n_0
    );
take_branch_q_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => take_branch_q_i_29_n_0
    );
take_branch_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => take_branch_q_i_9_n_0,
      I1 => take_branch_q_i_10_n_0,
      I2 => \^opc_opcode_q_reg[7]_0\(5),
      I3 => take_branch_q_reg_i_11_n_0,
      I4 => take_branch_q_i_12_n_0,
      I5 => take_branch_q_i_13_n_0,
      O => take_branch_q_i_3_n_0
    );
take_branch_q_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFEEEEFFEF"
    )
        port map (
      I0 => clk_second_cycle_s,
      I1 => \counter_q_reg[0]\,
      I2 => \^opc_opcode_q_reg[7]_0\(4),
      I3 => take_branch_q_i_31_n_0,
      I4 => \^opc_opcode_q_reg[7]_0\(2),
      I5 => take_branch_q_i_32_n_0,
      O => take_branch_q_i_30_n_0
    );
take_branch_q_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200002000002"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => take_branch_q_i_31_n_0
    );
take_branch_q_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000002"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => take_branch_q_i_32_n_0
    );
take_branch_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBABBBAAA"
    )
        port map (
      I0 => take_branch_q_i_14_n_0,
      I1 => take_branch_q_i_9_n_0,
      I2 => psw_f0_s,
      I3 => take_branch_q_i_12_n_0,
      I4 => psw_carry_s,
      I5 => take_branch_q_i_15_n_0,
      O => take_branch_q_i_4_n_0
    );
take_branch_q_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020202020"
    )
        port map (
      I0 => xtal3,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => take_branch_q_i_16_n_0,
      I5 => take_branch_q_i_17_n_0,
      O => \cond_branch_b/take_branch_q\
    );
take_branch_q_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A808A8080808A8"
    )
        port map (
      I0 => take_branch_q_i_14_n_0,
      I1 => take_branch_q_i_18_n_0,
      I2 => take_branch_q_i_9_n_0,
      I3 => cnd_f1_s,
      I4 => take_branch_q_i_12_n_0,
      I5 => int_q_reg,
      O => take_branch_q_i_7_n_0
    );
take_branch_q_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => take_branch_q_i_8_n_0
    );
take_branch_q_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFFAEFFFFFF"
    )
        port map (
      I0 => take_branch_q_i_19_n_0,
      I1 => \^q\(0),
      I2 => take_branch_q_i_3_0,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => take_branch_q_i_21_n_0,
      O => take_branch_q_i_9_n_0
    );
take_branch_q_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => take_branch_q_i_22_n_0,
      I1 => take_branch_q_i_23_n_0,
      O => take_branch_q_reg_i_11_n_0,
      S => \^opc_opcode_q_reg[7]_0\(4)
    );
\temp_req_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \temp_req_q[6]_i_4_n_0\,
      I1 => \^q\(3),
      I2 => \counter_q_reg[0]\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(4),
      O => \temp_req_q[6]_i_2_n_0\
    );
\temp_req_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \accumulator_q_reg[7]_0\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \temp_req_q[6]_i_5_n_0\,
      I5 => \^q\(0),
      O => \temp_req_q[6]_i_3_n_0\
    );
\temp_req_q[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      O => \temp_req_q[6]_i_4_n_0\
    );
\temp_req_q[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \temp_req_q[6]_i_5_n_0\
    );
\temp_req_q[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202800011102"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \mnemonic_q_reg[5]_7\
    );
\temp_req_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => \temp_req_q[6]_i_3_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \counter_q_reg[0]\,
      I4 => \^q\(4),
      I5 => \temp_req_q[7]_i_8_n_0\,
      O => \^mnemonic_q_reg[5]_2\
    );
\temp_req_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \mnemonic_q_reg[5]_8\
    );
\temp_req_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220004C800010033"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \mnemonic_q_reg[1]_2\
    );
\temp_req_q[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \temp_req_q[7]_i_8_n_0\
    );
\temp_req_q[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF7FFF6FFFEFFEE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \mnemonic_q_reg[3]_0\
    );
timer_overflow_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \^mnemonic_q_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_core is
  port (
    BusAck_reg_0 : out STD_LOGIC;
    \mcycle_reg[0]_rep_0\ : out STD_LOGIC;
    BusAck_reg_rep_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    \A_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    BusAck_reg_1 : out STD_LOGIC;
    BusAck_reg_2 : out STD_LOGIC;
    BusAck_reg_3 : out STD_LOGIC;
    \m_obus_reg[addr][11]\ : out STD_LOGIC;
    BusAck_reg_4 : out STD_LOGIC;
    first_last_reg : out STD_LOGIC;
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_obus_reg[addr][2]\ : out STD_LOGIC;
    \m_obus_reg[addr][1]\ : out STD_LOGIC;
    first_last_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    first_last_reg_1 : out STD_LOGIC;
    first_last_reg_2 : out STD_LOGIC;
    \dma_addr_reg[0][4]\ : out STD_LOGIC;
    \dma_addr_reg[0][5]\ : out STD_LOGIC;
    \m_obus_reg[addr][0]\ : out STD_LOGIC;
    first_last_reg_3 : out STD_LOGIC;
    first_last_reg_4 : out STD_LOGIC;
    first_last_reg_5 : out STD_LOGIC;
    first_last_reg_6 : out STD_LOGIC;
    first_last_reg_7 : out STD_LOGIC;
    first_last_reg_8 : out STD_LOGIC;
    \dma_cnt_reg[0][4]\ : out STD_LOGIC;
    \dma_cnt_reg[0][5]\ : out STD_LOGIC;
    first_last_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    first_last_reg_10 : out STD_LOGIC;
    \m_obus_reg[addr][3]\ : out STD_LOGIC;
    \m_obus_reg[wrn]\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_obus_reg[addr][11]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tileram_ena : out STD_LOGIC;
    \m_obus_reg[rdn]\ : out STD_LOGIC;
    r_Tx_Active_reg : out STD_LOGIC;
    \cref_reg[0]\ : out STD_LOGIC;
    \cref_reg[1]\ : out STD_LOGIC;
    \sfx_port_reg[0]\ : out STD_LOGIC;
    \sfx_port_reg[1]\ : out STD_LOGIC;
    \sfx_port_reg[2]\ : out STD_LOGIC;
    \sfx_port_reg[3]\ : out STD_LOGIC;
    \sfx_port_reg[4]\ : out STD_LOGIC;
    \sfx_port_reg[5]\ : out STD_LOGIC;
    wr_n_reg_0 : out STD_LOGIC;
    \m_obus_reg[addr][8]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][9]\ : out STD_LOGIC;
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    \m_obus_reg[addr][6]\ : out STD_LOGIC;
    \m_obus_reg[addr][5]\ : out STD_LOGIC;
    \m_obus_reg[addr][10]\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    debug_ahi : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slave_shared_master_bus[rdn]\ : out STD_LOGIC;
    \m_obus_reg[addr][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][7]_0\ : out STD_LOGIC;
    outreg : out STD_LOGIC;
    \m_obus_reg[addr][7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tstate_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcycle_reg[0]_0\ : out STD_LOGIC;
    \tstate_reg[2]_1\ : out STD_LOGIC;
    \tstate_reg[1]_0\ : out STD_LOGIC;
    rst_n_0 : out STD_LOGIC;
    cpu_m1 : out STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_busy : in STD_LOGIC;
    wrn_d_reg : in STD_LOGIC;
    \dma_master_bus[wrn]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \debug_ahi[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \first_last__0\ : in STD_LOGIC;
    \dma_mode_reg[0][1]\ : in STD_LOGIC;
    r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_mode_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_obus_reg[dslave][0]\ : in STD_LOGIC;
    \s_obus_reg[dslave][0]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_obus_reg[dslave][5]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \s_obus_reg[dslave][1]\ : in STD_LOGIC;
    \s_obus_reg[dslave][1]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_1\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]_0\ : in STD_LOGIC;
    \dma_addr_reg[0][15]\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \s_obus_reg[dslave][3]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sfx_port_reg[5]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dma_addr_reg[1][15]\ : in STD_LOGIC;
    \s_obus_reg[dslave][6]\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_1\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dma_addr_reg[2][8]\ : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    wrn_d : in STD_LOGIC;
    \dma_master_bus[rdn]\ : in STD_LOGIC;
    rdn_d_reg : in STD_LOGIC;
    rdn_d : in STD_LOGIC;
    \di_reg_reg[7]\ : in STD_LOGIC;
    \oport_bus[dslave]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[6]\ : in STD_LOGIC;
    \di_reg_reg[5]\ : in STD_LOGIC;
    \di_reg_reg[4]\ : in STD_LOGIC;
    \di_reg_reg[3]\ : in STD_LOGIC;
    \di_reg_reg[2]\ : in STD_LOGIC;
    \di_reg_reg[1]\ : in STD_LOGIC;
    \di_reg_reg[0]\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    in_valid : in STD_LOGIC;
    out_valid_reg : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    walk_out : in STD_LOGIC;
    jump_out : in STD_LOGIC;
    crash_out : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \io_bus_reg[dslave][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpu_nmi : in STD_LOGIC;
    debug_cpu_sig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_core is
  signal A0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ACC[0]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[0]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[1]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[2]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[4]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[5]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_16_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_17_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_18_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_19_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_20_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_21_n_0\ : STD_LOGIC;
  signal \ACC[6]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_12_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_26_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_27_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_28_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_29_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_30_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_7_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_8_n_0\ : STD_LOGIC;
  signal \ACC_reg[6]_i_13_n_2\ : STD_LOGIC;
  signal \ACC_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \ACC_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \ACC_reg_n_0_[0]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[1]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[2]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[3]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[4]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[5]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[6]\ : STD_LOGIC;
  signal \ACC_reg_n_0_[7]\ : STD_LOGIC;
  signal ALU_Op_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ALU_Op_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \ALU_Op_r_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal ALU_Q : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \A[0]_i_5_n_0\ : STD_LOGIC;
  signal \A[10]_i_4_n_0\ : STD_LOGIC;
  signal \A[11]_i_4_n_0\ : STD_LOGIC;
  signal \A[12]_i_4_n_0\ : STD_LOGIC;
  signal \A[13]_i_4_n_0\ : STD_LOGIC;
  signal \A[14]_i_5_n_0\ : STD_LOGIC;
  signal \A[15]_i_10_n_0\ : STD_LOGIC;
  signal \A[15]_i_11_n_0\ : STD_LOGIC;
  signal \A[15]_i_12_n_0\ : STD_LOGIC;
  signal \A[15]_i_16_n_0\ : STD_LOGIC;
  signal \A[15]_i_17_n_0\ : STD_LOGIC;
  signal \A[15]_i_18_n_0\ : STD_LOGIC;
  signal \A[15]_i_19_n_0\ : STD_LOGIC;
  signal \A[15]_i_21_n_0\ : STD_LOGIC;
  signal \A[15]_i_22_n_0\ : STD_LOGIC;
  signal \A[15]_i_23_n_0\ : STD_LOGIC;
  signal \A[15]_i_24_n_0\ : STD_LOGIC;
  signal \A[15]_i_25_n_0\ : STD_LOGIC;
  signal \A[15]_i_4_n_0\ : STD_LOGIC;
  signal \A[15]_i_6_n_0\ : STD_LOGIC;
  signal \A[15]_i_8_n_0\ : STD_LOGIC;
  signal \A[1]_i_3_n_0\ : STD_LOGIC;
  signal \A[2]_i_4_n_0\ : STD_LOGIC;
  signal \A[3]_i_4_n_0\ : STD_LOGIC;
  signal \A[4]_i_4_n_0\ : STD_LOGIC;
  signal \A[5]_i_4_n_0\ : STD_LOGIC;
  signal \A[6]_i_4_n_0\ : STD_LOGIC;
  signal \A[6]_i_5_n_0\ : STD_LOGIC;
  signal \A[7]_i_4_n_0\ : STD_LOGIC;
  signal \A[8]_i_4_n_0\ : STD_LOGIC;
  signal \A[9]_i_5_n_0\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \^a_reg[15]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \A_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \A_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \A_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \A_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal AddrC : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Alternate_i_1_n_0 : STD_LOGIC;
  signal Alternate_i_2_n_0 : STD_LOGIC;
  signal Alternate_i_3_n_0 : STD_LOGIC;
  signal Alternate_reg_n_0 : STD_LOGIC;
  signal Ap : STD_LOGIC;
  signal \Ap[7]_i_3_n_0\ : STD_LOGIC;
  signal \Ap_reg_n_0_[0]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[1]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[2]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[3]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[4]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[5]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[6]\ : STD_LOGIC;
  signal \Ap_reg_n_0_[7]\ : STD_LOGIC;
  signal Arith16 : STD_LOGIC;
  signal Arith16_r : STD_LOGIC;
  signal Arith16_r_i_2_n_0 : STD_LOGIC;
  signal Auto_Wait_t1 : STD_LOGIC;
  signal Auto_Wait_t1_reg_n_0 : STD_LOGIC;
  signal Auto_Wait_t2 : STD_LOGIC;
  signal Auto_Wait_t20 : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal BTR_r : STD_LOGIC;
  signal BTR_r_i_1_n_0 : STD_LOGIC;
  signal BTR_r_i_2_n_0 : STD_LOGIC;
  signal BTR_r_i_4_n_0 : STD_LOGIC;
  signal BTR_r_reg_n_0 : STD_LOGIC;
  signal BusA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BusA[7]_i_2_n_0\ : STD_LOGIC;
  signal \BusA[7]_i_3_n_0\ : STD_LOGIC;
  signal \BusA_reg_n_0_[0]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[1]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[2]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[3]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[4]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[5]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[6]\ : STD_LOGIC;
  signal \BusA_reg_n_0_[7]\ : STD_LOGIC;
  signal BusAck_i_1_n_0 : STD_LOGIC;
  signal \^busack_reg_0\ : STD_LOGIC;
  signal \^busack_reg_1\ : STD_LOGIC;
  signal \^busack_reg_2\ : STD_LOGIC;
  signal \^busack_reg_3\ : STD_LOGIC;
  signal \^busack_reg_4\ : STD_LOGIC;
  signal \^busack_reg_rep_0\ : STD_LOGIC;
  signal BusAck_rep_i_1_n_0 : STD_LOGIC;
  signal BusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BusB[0]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[0]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[0]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[1]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[2]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[3]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[4]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[5]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[6]_i_4_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_10_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_11_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_12_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_13_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_14_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_15_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_16_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_17_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_18_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_21_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_22_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_23_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_24_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_25_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_26_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_27_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_28_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_29_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_2_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_30_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_31_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_32_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_33_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_34_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_35_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_36_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_37_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_3_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_5_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_6_n_0\ : STD_LOGIC;
  signal \BusB[7]_i_9_n_0\ : STD_LOGIC;
  signal \BusB_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \BusB_reg_n_0_[0]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[1]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[2]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[3]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[4]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[5]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[6]\ : STD_LOGIC;
  signal \BusB_reg_n_0_[7]\ : STD_LOGIC;
  signal BusReq_s : STD_LOGIC;
  signal Call : STD_LOGIC;
  signal ExchangeAF : STD_LOGIC;
  signal \F[0]_i_10_n_0\ : STD_LOGIC;
  signal \F[0]_i_11_n_0\ : STD_LOGIC;
  signal \F[0]_i_14_n_0\ : STD_LOGIC;
  signal \F[0]_i_1_n_0\ : STD_LOGIC;
  signal \F[0]_i_2_n_0\ : STD_LOGIC;
  signal \F[0]_i_3_n_0\ : STD_LOGIC;
  signal \F[0]_i_4_n_0\ : STD_LOGIC;
  signal \F[0]_i_6_n_0\ : STD_LOGIC;
  signal \F[0]_i_8_n_0\ : STD_LOGIC;
  signal \F[0]_i_9_n_0\ : STD_LOGIC;
  signal \F[1]_i_1_n_0\ : STD_LOGIC;
  signal \F[1]_i_2_n_0\ : STD_LOGIC;
  signal \F[1]_i_3_n_0\ : STD_LOGIC;
  signal \F[1]_i_4_n_0\ : STD_LOGIC;
  signal \F[2]_i_10_n_0\ : STD_LOGIC;
  signal \F[2]_i_11_n_0\ : STD_LOGIC;
  signal \F[2]_i_12_n_0\ : STD_LOGIC;
  signal \F[2]_i_13_n_0\ : STD_LOGIC;
  signal \F[2]_i_14_n_0\ : STD_LOGIC;
  signal \F[2]_i_15_n_0\ : STD_LOGIC;
  signal \F[2]_i_16_n_0\ : STD_LOGIC;
  signal \F[2]_i_17_n_0\ : STD_LOGIC;
  signal \F[2]_i_18_n_0\ : STD_LOGIC;
  signal \F[2]_i_1_n_0\ : STD_LOGIC;
  signal \F[2]_i_20_n_0\ : STD_LOGIC;
  signal \F[2]_i_21_n_0\ : STD_LOGIC;
  signal \F[2]_i_22_n_0\ : STD_LOGIC;
  signal \F[2]_i_23_n_0\ : STD_LOGIC;
  signal \F[2]_i_24_n_0\ : STD_LOGIC;
  signal \F[2]_i_25_n_0\ : STD_LOGIC;
  signal \F[2]_i_27_n_0\ : STD_LOGIC;
  signal \F[2]_i_28_n_0\ : STD_LOGIC;
  signal \F[2]_i_29_n_0\ : STD_LOGIC;
  signal \F[2]_i_2_n_0\ : STD_LOGIC;
  signal \F[2]_i_30_n_0\ : STD_LOGIC;
  signal \F[2]_i_31_n_0\ : STD_LOGIC;
  signal \F[2]_i_32_n_0\ : STD_LOGIC;
  signal \F[2]_i_3_n_0\ : STD_LOGIC;
  signal \F[2]_i_4_n_0\ : STD_LOGIC;
  signal \F[2]_i_5_n_0\ : STD_LOGIC;
  signal \F[2]_i_6_n_0\ : STD_LOGIC;
  signal \F[2]_i_7_n_0\ : STD_LOGIC;
  signal \F[2]_i_8_n_0\ : STD_LOGIC;
  signal \F[3]_i_1_n_0\ : STD_LOGIC;
  signal \F[3]_i_2_n_0\ : STD_LOGIC;
  signal \F[3]_i_3_n_0\ : STD_LOGIC;
  signal \F[3]_i_4_n_0\ : STD_LOGIC;
  signal \F[3]_i_6_n_0\ : STD_LOGIC;
  signal \F[3]_i_7_n_0\ : STD_LOGIC;
  signal \F[4]_i_1_n_0\ : STD_LOGIC;
  signal \F[4]_i_2_n_0\ : STD_LOGIC;
  signal \F[4]_i_3_n_0\ : STD_LOGIC;
  signal \F[4]_i_5_n_0\ : STD_LOGIC;
  signal \F[4]_i_6_n_0\ : STD_LOGIC;
  signal \F[4]_i_7_n_0\ : STD_LOGIC;
  signal \F[4]_i_8_n_0\ : STD_LOGIC;
  signal \F[5]_i_11_n_0\ : STD_LOGIC;
  signal \F[5]_i_12_n_0\ : STD_LOGIC;
  signal \F[5]_i_13_n_0\ : STD_LOGIC;
  signal \F[5]_i_1_n_0\ : STD_LOGIC;
  signal \F[5]_i_2_n_0\ : STD_LOGIC;
  signal \F[5]_i_3_n_0\ : STD_LOGIC;
  signal \F[5]_i_4_n_0\ : STD_LOGIC;
  signal \F[5]_i_5_n_0\ : STD_LOGIC;
  signal \F[5]_i_6_n_0\ : STD_LOGIC;
  signal \F[5]_i_7_n_0\ : STD_LOGIC;
  signal \F[5]_i_9_n_0\ : STD_LOGIC;
  signal \F[6]_i_1_n_0\ : STD_LOGIC;
  signal \F[6]_i_2_n_0\ : STD_LOGIC;
  signal \F[6]_i_3_n_0\ : STD_LOGIC;
  signal \F[6]_i_4_n_0\ : STD_LOGIC;
  signal \F[6]_i_6_n_0\ : STD_LOGIC;
  signal \F[6]_i_7_n_0\ : STD_LOGIC;
  signal \F[6]_i_8_n_0\ : STD_LOGIC;
  signal \F[6]_i_9_n_0\ : STD_LOGIC;
  signal \F[7]_i_11_n_0\ : STD_LOGIC;
  signal \F[7]_i_12_n_0\ : STD_LOGIC;
  signal \F[7]_i_1_n_0\ : STD_LOGIC;
  signal \F[7]_i_2_n_0\ : STD_LOGIC;
  signal \F[7]_i_3_n_0\ : STD_LOGIC;
  signal \F[7]_i_4_n_0\ : STD_LOGIC;
  signal \F[7]_i_5_n_0\ : STD_LOGIC;
  signal \F[7]_i_6_n_0\ : STD_LOGIC;
  signal \F[7]_i_7_n_0\ : STD_LOGIC;
  signal \F[7]_i_8_n_0\ : STD_LOGIC;
  signal \F[7]_i_9_n_0\ : STD_LOGIC;
  signal \F_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \F_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \F_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \F_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \F_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \F_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \F_reg_n_0_[0]\ : STD_LOGIC;
  signal \F_reg_n_0_[1]\ : STD_LOGIC;
  signal \F_reg_n_0_[2]\ : STD_LOGIC;
  signal \F_reg_n_0_[3]\ : STD_LOGIC;
  signal \F_reg_n_0_[4]\ : STD_LOGIC;
  signal \F_reg_n_0_[5]\ : STD_LOGIC;
  signal \F_reg_n_0_[6]\ : STD_LOGIC;
  signal \F_reg_n_0_[7]\ : STD_LOGIC;
  signal Fp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Halt : STD_LOGIC;
  signal Halt_FF : STD_LOGIC;
  signal Halt_FF_i_1_n_0 : STD_LOGIC;
  signal Halt_FF_i_4_n_0 : STD_LOGIC;
  signal Halt_FF_reg_n_0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal IR : STD_LOGIC;
  signal \IR[0]_i_1_n_0\ : STD_LOGIC;
  signal \IR[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \IR[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \IR[1]_i_1_n_0\ : STD_LOGIC;
  signal \IR[2]_i_1_n_0\ : STD_LOGIC;
  signal \IR[3]_i_1_n_0\ : STD_LOGIC;
  signal \IR[4]_i_1_n_0\ : STD_LOGIC;
  signal \IR[5]_i_1_n_0\ : STD_LOGIC;
  signal \IR[6]_i_1_n_0\ : STD_LOGIC;
  signal \IR[7]_i_2_n_0\ : STD_LOGIC;
  signal \IR[7]_i_3_n_0\ : STD_LOGIC;
  signal \IR[7]_i_4_n_0\ : STD_LOGIC;
  signal \IR_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \IR_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \IR_reg_n_0_[0]\ : STD_LOGIC;
  signal \IR_reg_n_0_[1]\ : STD_LOGIC;
  signal \IR_reg_n_0_[2]\ : STD_LOGIC;
  signal \IR_reg_n_0_[3]\ : STD_LOGIC;
  signal \IR_reg_n_0_[4]\ : STD_LOGIC;
  signal \IR_reg_n_0_[5]\ : STD_LOGIC;
  signal \IR_reg_n_0_[6]\ : STD_LOGIC;
  signal \IR_reg_n_0_[7]\ : STD_LOGIC;
  signal ISet : STD_LOGIC;
  signal \ISet[0]_i_1_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_1_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_5_n_0\ : STD_LOGIC;
  signal \ISet[1]_i_6_n_0\ : STD_LOGIC;
  signal \ISet_reg_n_0_[0]\ : STD_LOGIC;
  signal \ISet_reg_n_0_[1]\ : STD_LOGIC;
  signal \I[7]_i_2_n_0\ : STD_LOGIC;
  signal \I[7]_i_3_n_0\ : STD_LOGIC;
  signal \I[7]_i_4_n_0\ : STD_LOGIC;
  signal \I[7]_i_5_n_0\ : STD_LOGIC;
  signal \I[7]_i_6_n_0\ : STD_LOGIC;
  signal I_BT : STD_LOGIC;
  signal I_CPL : STD_LOGIC;
  signal I_INRC : STD_LOGIC;
  signal I_RLD : STD_LOGIC;
  signal I_RRD : STD_LOGIC;
  signal I_SCF : STD_LOGIC;
  signal \I_reg_n_0_[0]\ : STD_LOGIC;
  signal \I_reg_n_0_[1]\ : STD_LOGIC;
  signal \I_reg_n_0_[2]\ : STD_LOGIC;
  signal \I_reg_n_0_[3]\ : STD_LOGIC;
  signal \I_reg_n_0_[4]\ : STD_LOGIC;
  signal \I_reg_n_0_[5]\ : STD_LOGIC;
  signal \I_reg_n_0_[6]\ : STD_LOGIC;
  signal IncDecZ22_out : STD_LOGIC;
  signal IncDecZ_i_10_n_0 : STD_LOGIC;
  signal IncDecZ_i_11_n_0 : STD_LOGIC;
  signal IncDecZ_i_12_n_0 : STD_LOGIC;
  signal IncDecZ_i_13_n_0 : STD_LOGIC;
  signal IncDecZ_i_14_n_0 : STD_LOGIC;
  signal IncDecZ_i_16_n_0 : STD_LOGIC;
  signal IncDecZ_i_17_n_0 : STD_LOGIC;
  signal IncDecZ_i_18_n_0 : STD_LOGIC;
  signal IncDecZ_i_19_n_0 : STD_LOGIC;
  signal IncDecZ_i_20_n_0 : STD_LOGIC;
  signal IncDecZ_i_21_n_0 : STD_LOGIC;
  signal IncDecZ_i_22_n_0 : STD_LOGIC;
  signal IncDecZ_i_23_n_0 : STD_LOGIC;
  signal IncDecZ_i_24_n_0 : STD_LOGIC;
  signal IncDecZ_i_2_n_0 : STD_LOGIC;
  signal IncDecZ_i_3_n_0 : STD_LOGIC;
  signal IncDecZ_i_7_n_0 : STD_LOGIC;
  signal IncDecZ_i_8_n_0 : STD_LOGIC;
  signal IncDecZ_reg_i_6_n_0 : STD_LOGIC;
  signal IncDecZ_reg_n_0 : STD_LOGIC;
  signal Inc_WZ : STD_LOGIC;
  signal IntE_FF2_i_1_n_0 : STD_LOGIC;
  signal IntE_FF2_i_3_n_0 : STD_LOGIC;
  signal IntE_FF2_i_4_n_0 : STD_LOGIC;
  signal IntE_FF2_i_5_n_0 : STD_LOGIC;
  signal Jump : STD_LOGIC;
  signal JumpE : STD_LOGIC;
  signal JumpXY : STD_LOGIC;
  signal LDSPHL : STD_LOGIC;
  signal LDW : STD_LOGIC;
  signal NMICycle_i_1_n_0 : STD_LOGIC;
  signal NMICycle_i_2_n_0 : STD_LOGIC;
  signal NMICycle_reg_n_0 : STD_LOGIC;
  signal NMI_s_i_1_n_0 : STD_LOGIC;
  signal NMI_s_reg_n_0 : STD_LOGIC;
  signal No_BTR : STD_LOGIC;
  signal No_BTR0 : STD_LOGIC;
  signal Oldnmi_n : STD_LOGIC;
  signal PC : STD_LOGIC;
  signal PC16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PC[0]_i_15_n_0\ : STD_LOGIC;
  signal \PC[0]_i_19_n_0\ : STD_LOGIC;
  signal \PC[0]_i_20_n_0\ : STD_LOGIC;
  signal \PC[0]_i_23_n_0\ : STD_LOGIC;
  signal \PC[0]_i_25_n_0\ : STD_LOGIC;
  signal \PC[0]_i_26_n_0\ : STD_LOGIC;
  signal \PC[0]_i_27_n_0\ : STD_LOGIC;
  signal \PC[0]_i_28_n_0\ : STD_LOGIC;
  signal \PC[0]_i_30_n_0\ : STD_LOGIC;
  signal \PC[0]_i_33_n_0\ : STD_LOGIC;
  signal \PC[0]_i_34_n_0\ : STD_LOGIC;
  signal \PC[0]_i_36_n_0\ : STD_LOGIC;
  signal \PC[0]_i_37_n_0\ : STD_LOGIC;
  signal \PC[0]_i_38_n_0\ : STD_LOGIC;
  signal \PC[0]_i_39_n_0\ : STD_LOGIC;
  signal \PC[0]_i_3_n_0\ : STD_LOGIC;
  signal \PC[0]_i_40_n_0\ : STD_LOGIC;
  signal \PC[0]_i_41_n_0\ : STD_LOGIC;
  signal \PC[0]_i_42_n_0\ : STD_LOGIC;
  signal \PC[0]_i_43_n_0\ : STD_LOGIC;
  signal \PC[0]_i_44_n_0\ : STD_LOGIC;
  signal \PC[0]_i_45_n_0\ : STD_LOGIC;
  signal \PC[0]_i_46_n_0\ : STD_LOGIC;
  signal \PC[0]_i_4_n_0\ : STD_LOGIC;
  signal \PC[0]_i_5_n_0\ : STD_LOGIC;
  signal \PC[0]_i_6_n_0\ : STD_LOGIC;
  signal \PC[0]_i_7_n_0\ : STD_LOGIC;
  signal \PC[0]_i_8_n_0\ : STD_LOGIC;
  signal \PC[12]_i_10_n_0\ : STD_LOGIC;
  signal \PC[12]_i_11_n_0\ : STD_LOGIC;
  signal \PC[12]_i_12_n_0\ : STD_LOGIC;
  signal \PC[12]_i_13_n_0\ : STD_LOGIC;
  signal \PC[12]_i_14_n_0\ : STD_LOGIC;
  signal \PC[12]_i_15_n_0\ : STD_LOGIC;
  signal \PC[12]_i_16_n_0\ : STD_LOGIC;
  signal \PC[12]_i_17_n_0\ : STD_LOGIC;
  signal \PC[12]_i_18_n_0\ : STD_LOGIC;
  signal \PC[12]_i_19_n_0\ : STD_LOGIC;
  signal \PC[12]_i_20_n_0\ : STD_LOGIC;
  signal \PC[12]_i_21_n_0\ : STD_LOGIC;
  signal \PC[12]_i_6_n_0\ : STD_LOGIC;
  signal \PC[12]_i_7_n_0\ : STD_LOGIC;
  signal \PC[12]_i_9_n_0\ : STD_LOGIC;
  signal \PC[4]_i_15_n_0\ : STD_LOGIC;
  signal \PC[4]_i_18_n_0\ : STD_LOGIC;
  signal \PC[4]_i_20_n_0\ : STD_LOGIC;
  signal \PC[4]_i_21_n_0\ : STD_LOGIC;
  signal \PC[4]_i_22_n_0\ : STD_LOGIC;
  signal \PC[4]_i_23_n_0\ : STD_LOGIC;
  signal \PC[4]_i_2_n_0\ : STD_LOGIC;
  signal \PC[4]_i_3_n_0\ : STD_LOGIC;
  signal \PC[4]_i_4_n_0\ : STD_LOGIC;
  signal \PC[4]_i_5_n_0\ : STD_LOGIC;
  signal \PC[8]_i_10_n_0\ : STD_LOGIC;
  signal \PC[8]_i_11_n_0\ : STD_LOGIC;
  signal \PC[8]_i_12_n_0\ : STD_LOGIC;
  signal \PC[8]_i_13_n_0\ : STD_LOGIC;
  signal \PC[8]_i_14_n_0\ : STD_LOGIC;
  signal \PC[8]_i_15_n_0\ : STD_LOGIC;
  signal \PC[8]_i_16_n_0\ : STD_LOGIC;
  signal \PC[8]_i_17_n_0\ : STD_LOGIC;
  signal \PC[8]_i_19_n_0\ : STD_LOGIC;
  signal \PC[8]_i_20_n_0\ : STD_LOGIC;
  signal \PC[8]_i_21_n_0\ : STD_LOGIC;
  signal \PC[8]_i_22_n_0\ : STD_LOGIC;
  signal \PC[8]_i_6_n_0\ : STD_LOGIC;
  signal \PC[8]_i_7_n_0\ : STD_LOGIC;
  signal \PC[8]_i_8_n_0\ : STD_LOGIC;
  signal \PC[8]_i_9_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \PC_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \PC_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \PC_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \PC_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_1\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_2\ : STD_LOGIC;
  signal \PC_reg[8]_i_18_n_3\ : STD_LOGIC;
  signal \PC_reg_n_0_[0]\ : STD_LOGIC;
  signal \PC_reg_n_0_[1]\ : STD_LOGIC;
  signal \PC_reg_n_0_[2]\ : STD_LOGIC;
  signal \PC_reg_n_0_[3]\ : STD_LOGIC;
  signal \PC_reg_n_0_[4]\ : STD_LOGIC;
  signal \PC_reg_n_0_[5]\ : STD_LOGIC;
  signal \PC_reg_n_0_[6]\ : STD_LOGIC;
  signal \PC_reg_n_0_[7]\ : STD_LOGIC;
  signal Pre_XY_F_M : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \Pre_XY_F_M[0]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[0]_i_2_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_2_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_3_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[1]_i_4_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M[2]_i_1_n_0\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[0]\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[1]\ : STD_LOGIC;
  signal \Pre_XY_F_M_reg_n_0_[2]\ : STD_LOGIC;
  signal Prefix : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PreserveC : STD_LOGIC;
  signal PreserveC_r : STD_LOGIC;
  signal PreserveC_r_i_2_n_0 : STD_LOGIC;
  signal PreserveC_r_i_3_n_0 : STD_LOGIC;
  signal PreserveC_r_i_4_n_0 : STD_LOGIC;
  signal PreserveC_r_i_5_n_0 : STD_LOGIC;
  signal Read_To_Acc : STD_LOGIC;
  signal Read_To_Reg_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Read_To_Reg_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \Read_To_Reg_r_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal RegAddrA_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RegAddrA_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrA_r[2]_i_2_n_0\ : STD_LOGIC;
  signal RegAddrB_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RegAddrB_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_21_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_22_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_24_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_25_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_26_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_27_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_28_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_29_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_30_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_31_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_32_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_33_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_34_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_35_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_36_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_37_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_38_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_39_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_40_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrB_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \RegAddrB_r_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_11_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_18_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_19_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_20_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_21_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_22_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_23_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_24_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_25_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_26_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_27_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_28_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_29_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrC[0]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_10_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_12_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_13_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_14_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_15_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_16_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_17_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_5_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_6_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_7_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_8_n_0\ : STD_LOGIC;
  signal \RegAddrC[1]_i_9_n_0\ : STD_LOGIC;
  signal \RegAddrC[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegAddrC[2]_i_3_n_0\ : STD_LOGIC;
  signal \RegAddrC_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \RegAddrC_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal RegBusA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RegBusA_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RstP : STD_LOGIC;
  signal SP16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SP16_B : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \SP[15]_i_1_n_0\ : STD_LOGIC;
  signal \SP[15]_i_3_n_0\ : STD_LOGIC;
  signal \SP[15]_i_4_n_0\ : STD_LOGIC;
  signal \SP[15]_i_7_n_0\ : STD_LOGIC;
  signal \SP[15]_i_8_n_0\ : STD_LOGIC;
  signal \SP[7]_i_1_n_0\ : STD_LOGIC;
  signal \SP[7]_i_3_n_0\ : STD_LOGIC;
  signal \SP_reg_n_0_[0]\ : STD_LOGIC;
  signal \SP_reg_n_0_[1]\ : STD_LOGIC;
  signal \SP_reg_n_0_[2]\ : STD_LOGIC;
  signal \SP_reg_n_0_[3]\ : STD_LOGIC;
  signal \SP_reg_n_0_[4]\ : STD_LOGIC;
  signal \SP_reg_n_0_[5]\ : STD_LOGIC;
  signal \SP_reg_n_0_[6]\ : STD_LOGIC;
  signal \SP_reg_n_0_[7]\ : STD_LOGIC;
  signal Save_ALU_r : STD_LOGIC;
  signal Save_ALU_r_i_10_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_11_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_12_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_13_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_14_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_15_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_2_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_3_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_5_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_6_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_7_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_8_n_0 : STD_LOGIC;
  signal Save_ALU_r_i_9_n_0 : STD_LOGIC;
  signal Save_ALU_r_reg_i_4_n_0 : STD_LOGIC;
  signal Save_ALU_r_reg_n_0 : STD_LOGIC;
  signal SetEI : STD_LOGIC;
  signal Set_Addr_To : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Set_BusA_To : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Set_BusB_To : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \TmpAddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[13]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[14]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_10_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_11_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_12_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_4_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_5_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_6_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_8_n_0\ : STD_LOGIC;
  signal \TmpAddr[15]_i_9_n_0\ : STD_LOGIC;
  signal \TmpAddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_10_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_7_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_8_n_0\ : STD_LOGIC;
  signal \TmpAddr[7]_i_9_n_0\ : STD_LOGIC;
  signal \TmpAddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[15]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \TmpAddr_reg_n_0_[9]\ : STD_LOGIC;
  signal XY_Ind_i_1_n_0 : STD_LOGIC;
  signal XY_Ind_i_2_n_0 : STD_LOGIC;
  signal XY_Ind_reg_n_0 : STD_LOGIC;
  signal \XY_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \XY_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \XY_State_reg_n_0_[0]\ : STD_LOGIC;
  signal \XY_State_reg_n_0_[1]\ : STD_LOGIC;
  signal Z16_r : STD_LOGIC;
  signal Z16_r0 : STD_LOGIC;
  signal \^addrb\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bgm_port[3]_i_3_n_0\ : STD_LOGIC;
  signal \bgm_port[3]_i_4_n_0\ : STD_LOGIC;
  signal \bgm_port[3]_i_5_n_0\ : STD_LOGIC;
  signal \bgm_port[3]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_bus[addr]\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal cpu_busack : STD_LOGIC;
  signal \^cpu_m1\ : STD_LOGIC;
  signal \cref[1]_i_2_n_0\ : STD_LOGIC;
  signal \cref[1]_i_3_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^debug_ahi\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \debug_dslave[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_dslave[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \^debug_enables\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \debug_enables[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_enables[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \debug_enables[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \di_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \di_reg_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_7_n_0\ : STD_LOGIC;
  signal \dout[7]_i_8_n_0\ : STD_LOGIC;
  signal first_last_i_2_n_0 : STD_LOGIC;
  signal \^first_last_reg_1\ : STD_LOGIC;
  signal \^first_last_reg_2\ : STD_LOGIC;
  signal \^first_last_reg_3\ : STD_LOGIC;
  signal \^first_last_reg_4\ : STD_LOGIC;
  signal \^first_last_reg_5\ : STD_LOGIC;
  signal \^first_last_reg_6\ : STD_LOGIC;
  signal \^first_last_reg_7\ : STD_LOGIC;
  signal \^first_last_reg_8\ : STD_LOGIC;
  signal \i_alu/BitMask\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_alu/Carry_In\ : STD_LOGIC;
  signal \i_alu/DAA_Q\ : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \i_alu/DAA_Q0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \i_alu/DAA_Q0_in\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \i_alu/DAA_Q11_out\ : STD_LOGIC;
  signal \i_alu/DAA_Q13_out\ : STD_LOGIC;
  signal \i_alu/DAA_Q__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \i_alu/DAA_Q__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \i_alu/F_Out5_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_alu/Q_t\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_alu/p_0_in\ : STD_LOGIC;
  signal \i_alu/p_10_in\ : STD_LOGIC;
  signal \i_alu/p_3_in\ : STD_LOGIC;
  signal \i_alu/p_5_in\ : STD_LOGIC;
  signal \i_alu/p_9_in\ : STD_LOGIC;
  signal i_reg_n_113 : STD_LOGIC;
  signal i_reg_n_114 : STD_LOGIC;
  signal i_reg_n_115 : STD_LOGIC;
  signal i_reg_n_116 : STD_LOGIC;
  signal i_reg_n_117 : STD_LOGIC;
  signal i_reg_n_118 : STD_LOGIC;
  signal i_reg_n_119 : STD_LOGIC;
  signal i_reg_n_120 : STD_LOGIC;
  signal i_reg_n_121 : STD_LOGIC;
  signal i_reg_n_122 : STD_LOGIC;
  signal i_reg_n_123 : STD_LOGIC;
  signal i_reg_n_124 : STD_LOGIC;
  signal i_reg_n_125 : STD_LOGIC;
  signal i_reg_n_126 : STD_LOGIC;
  signal i_reg_n_127 : STD_LOGIC;
  signal i_reg_n_128 : STD_LOGIC;
  signal i_reg_n_145 : STD_LOGIC;
  signal i_reg_n_146 : STD_LOGIC;
  signal i_reg_n_147 : STD_LOGIC;
  signal i_reg_n_148 : STD_LOGIC;
  signal i_reg_n_149 : STD_LOGIC;
  signal i_reg_n_150 : STD_LOGIC;
  signal i_reg_n_151 : STD_LOGIC;
  signal i_reg_n_152 : STD_LOGIC;
  signal i_reg_n_153 : STD_LOGIC;
  signal i_reg_n_154 : STD_LOGIC;
  signal i_reg_n_155 : STD_LOGIC;
  signal i_reg_n_156 : STD_LOGIC;
  signal i_reg_n_157 : STD_LOGIC;
  signal i_reg_n_158 : STD_LOGIC;
  signal i_reg_n_159 : STD_LOGIC;
  signal i_reg_n_160 : STD_LOGIC;
  signal i_reg_n_18 : STD_LOGIC;
  signal i_reg_n_19 : STD_LOGIC;
  signal i_reg_n_20 : STD_LOGIC;
  signal i_reg_n_21 : STD_LOGIC;
  signal i_reg_n_22 : STD_LOGIC;
  signal i_reg_n_23 : STD_LOGIC;
  signal i_reg_n_24 : STD_LOGIC;
  signal i_reg_n_25 : STD_LOGIC;
  signal i_reg_n_26 : STD_LOGIC;
  signal i_reg_n_27 : STD_LOGIC;
  signal i_reg_n_28 : STD_LOGIC;
  signal i_reg_n_29 : STD_LOGIC;
  signal i_reg_n_30 : STD_LOGIC;
  signal i_reg_n_41 : STD_LOGIC;
  signal i_reg_n_43 : STD_LOGIC;
  signal i_reg_n_44 : STD_LOGIC;
  signal i_reg_n_51 : STD_LOGIC;
  signal i_reg_n_52 : STD_LOGIC;
  signal i_reg_n_53 : STD_LOGIC;
  signal i_reg_n_55 : STD_LOGIC;
  signal i_reg_n_56 : STD_LOGIC;
  signal i_reg_n_57 : STD_LOGIC;
  signal i_reg_n_58 : STD_LOGIC;
  signal i_reg_n_59 : STD_LOGIC;
  signal i_reg_n_60 : STD_LOGIC;
  signal i_reg_n_61 : STD_LOGIC;
  signal i_reg_n_62 : STD_LOGIC;
  signal i_reg_n_63 : STD_LOGIC;
  signal i_reg_n_64 : STD_LOGIC;
  signal i_reg_n_65 : STD_LOGIC;
  signal i_reg_n_66 : STD_LOGIC;
  signal i_reg_n_67 : STD_LOGIC;
  signal i_reg_n_68 : STD_LOGIC;
  signal i_reg_n_69 : STD_LOGIC;
  signal i_reg_n_70 : STD_LOGIC;
  signal i_reg_n_71 : STD_LOGIC;
  signal i_reg_n_72 : STD_LOGIC;
  signal i_reg_n_73 : STD_LOGIC;
  signal i_reg_n_74 : STD_LOGIC;
  signal i_reg_n_75 : STD_LOGIC;
  signal i_reg_n_76 : STD_LOGIC;
  signal i_reg_n_77 : STD_LOGIC;
  signal i_reg_n_78 : STD_LOGIC;
  signal i_reg_n_79 : STD_LOGIC;
  signal i_reg_n_80 : STD_LOGIC;
  signal i_reg_n_81 : STD_LOGIC;
  signal i_reg_n_82 : STD_LOGIC;
  signal i_reg_n_83 : STD_LOGIC;
  signal i_reg_n_84 : STD_LOGIC;
  signal i_reg_n_85 : STD_LOGIC;
  signal i_reg_n_86 : STD_LOGIC;
  signal i_reg_n_87 : STD_LOGIC;
  signal i_reg_n_88 : STD_LOGIC;
  signal i_reg_n_89 : STD_LOGIC;
  signal i_reg_n_90 : STD_LOGIC;
  signal i_reg_n_91 : STD_LOGIC;
  signal i_reg_n_92 : STD_LOGIC;
  signal i_reg_n_93 : STD_LOGIC;
  signal i_reg_n_94 : STD_LOGIC;
  signal i_reg_n_95 : STD_LOGIC;
  signal i_reg_n_96 : STD_LOGIC;
  signal \io_bus[dslave][7]_i_3_n_0\ : STD_LOGIC;
  signal \io_bus[dslave][7]_i_4_n_0\ : STD_LOGIC;
  signal iorq : STD_LOGIC;
  signal iorq_n_inv_i_5_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_6_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_7_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_8_n_0 : STD_LOGIC;
  signal iorq_n_inv_i_9_n_0 : STD_LOGIC;
  signal m1_n_i_1_n_0 : STD_LOGIC;
  signal \^m_obus_reg[addr][0]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][10]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][11]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][11]_0\ : STD_LOGIC;
  signal \^m_obus_reg[addr][1]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][2]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][3]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][5]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][6]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][7]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][8]\ : STD_LOGIC;
  signal \^m_obus_reg[addr][8]_0\ : STD_LOGIC;
  signal \^m_obus_reg[addr][9]\ : STD_LOGIC;
  signal \^m_obus_reg[wrn]\ : STD_LOGIC;
  signal \^master_out[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcycle : STD_LOGIC;
  signal \mcycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_10_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_11_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_12_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_13_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_14_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_15_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_16_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_17_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_18_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_19_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_20_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_21_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_23_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_5_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_6_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_8_n_0\ : STD_LOGIC;
  signal \mcycle[6]_i_9_n_0\ : STD_LOGIC;
  signal \mcycle_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \mcycle_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcycle_reg_n_0_[6]\ : STD_LOGIC;
  signal mcycles : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mcycles[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_5_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_8_n_0\ : STD_LOGIC;
  signal \mcycles[0]_i_9_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_10_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_11_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_13_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_15_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_16_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_5_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_8_n_0\ : STD_LOGIC;
  signal \mcycles[1]_i_9_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_6_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_7_n_0\ : STD_LOGIC;
  signal \mcycles[2]_i_8_n_0\ : STD_LOGIC;
  signal mcycles_d : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mcycles_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \mcycles_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \^mem_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mem_reg_i_12_n_0 : STD_LOGIC;
  signal mreq_n_inv_i_2_n_0 : STD_LOGIC;
  signal nmi_mask_i_3_n_0 : STD_LOGIC;
  signal no_read : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_3_in108_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rd_n10_out : STD_LOGIC;
  signal \^rst_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][0]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_3_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][1]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][2]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][3]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][5]_i_9_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_2_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][6]_i_5_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_10_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_4_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_6_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_7_n_0\ : STD_LOGIC;
  signal \s_obus[dslave][7]_i_9_n_0\ : STD_LOGIC;
  signal \sfx_port[0]_i_2_n_0\ : STD_LOGIC;
  signal \^slave_shared_master_bus[rdn]\ : STD_LOGIC;
  signal tstate : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \tstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[4]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[5]_i_1_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_11_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_12_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_13_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_14_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_15_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_16_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_17_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_18_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_19_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_20_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_21_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_22_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_23_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_24_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_25_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_26_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_27_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_28_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_29_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_2_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_30_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_31_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_32_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_33_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_34_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_35_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_36_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_37_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_38_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_39_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_3_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_40_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_41_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_42_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_43_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_44_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_45_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_46_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_47_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_48_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_49_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_4_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_50_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_51_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_53_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_54_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_55_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_56_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_57_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_58_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_59_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_5_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_60_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_6_n_0\ : STD_LOGIC;
  signal \tstate[6]_i_7_n_0\ : STD_LOGIC;
  signal tstate_0 : STD_LOGIC;
  signal \tstate_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \tstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[3]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[4]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[5]\ : STD_LOGIC;
  signal \tstate_reg_n_0_[6]\ : STD_LOGIC;
  signal tstates : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_n1 : STD_LOGIC;
  signal write : STD_LOGIC;
  signal \NLW_ACC_reg[6]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_ACC_reg[6]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ACC_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ACC_reg[7]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_A_reg[15]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_A_reg[15]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PC_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ACC[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ACC[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ACC[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ACC[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ACC[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ACC[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ACC[7]_i_12\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ACC[7]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ACC[7]_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ACC[7]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ALU_Op_r[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ALU_Op_r[1]_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ALU_Op_r[1]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ALU_Op_r[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ALU_Op_r[3]_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \A[0]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \A[15]_i_21\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \A[15]_i_22\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \A[15]_i_25\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \A[15]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \A[15]_i_6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \A[1]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \A[2]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \A[5]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \A[6]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \A[8]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of Alternate_i_3 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \BusA[7]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of BusAck_i_1 : label is "soft_lutpair139";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of BusAck_reg : label is "BusAck_reg";
  attribute ORIG_CELL_NAME of BusAck_reg_rep : label is "BusAck_reg";
  attribute SOFT_HLUTNM of \BusB[7]_i_22\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \BusB[7]_i_26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \BusB[7]_i_32\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \BusB[7]_i_34\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \BusB[7]_i_35\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \BusB[7]_i_36\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \BusB[7]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \BusB[7]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \F[0]_i_11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \F[0]_i_13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \F[1]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \F[2]_i_18\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \F[2]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \F[2]_i_20\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \F[2]_i_21\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \F[2]_i_25\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \F[2]_i_26\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \F[2]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \F[2]_i_32\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \F[4]_i_7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \F[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \F[6]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \F[6]_i_8\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \F[6]_i_9\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \F[7]_i_13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \F[7]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \F[7]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of Halt_FF_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of Halt_FF_i_3 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of Halt_FF_i_4 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \IR[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \IR[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \IR[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \IR[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \IR[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \IR[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \IR[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \IR[7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \IR[7]_i_4\ : label is "soft_lutpair126";
  attribute ORIG_CELL_NAME of \IR_reg[0]\ : label is "IR_reg[0]";
  attribute ORIG_CELL_NAME of \IR_reg[0]_rep\ : label is "IR_reg[0]";
  attribute ORIG_CELL_NAME of \IR_reg[0]_rep__0\ : label is "IR_reg[0]";
  attribute SOFT_HLUTNM of \ISet[1]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \I[7]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \I[7]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of IncDecZ_i_10 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of IncDecZ_i_14 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of IncDecZ_i_18 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of IncDecZ_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of IntE_FF2_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of IntE_FF2_i_4 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \PC[0]_i_14\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PC[0]_i_17\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PC[0]_i_19\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PC[0]_i_30\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \PC[0]_i_45\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PC[0]_i_46\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PC[12]_i_12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \PC[12]_i_15\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PC[12]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \PC[12]_i_9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PC[4]_i_10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PC[4]_i_13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PC[4]_i_16\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PC[8]_i_11\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \PC[8]_i_12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PC[8]_i_15\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \PC[8]_i_6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PC[8]_i_9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Pre_XY_F_M[1]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of PreserveC_r_i_4 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of PreserveC_r_i_5 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[0]_i_15\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_14\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[1]_i_15\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_13\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_14\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[2]_i_15\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[3]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_12\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Read_To_Reg_r[4]_i_9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \RegAddrA_r[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \RegAddrA_r[2]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \RegAddrB_r[0]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \RegAddrB_r[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_16\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_19\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_21\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_22\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_29\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_35\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RegAddrB_r[2]_i_36\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_14\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_20\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_21\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_22\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_25\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_26\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_28\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_29\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RegAddrC[0]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_15\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RegAddrC[1]_i_16\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SP[15]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \SP[15]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of Save_ALU_r_i_10 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of Save_ALU_r_i_14 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of Save_ALU_r_i_15 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of Save_ALU_r_i_5 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of Save_ALU_r_i_6 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of Save_ALU_r_i_7 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of Save_ALU_r_i_9 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \TmpAddr[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \TmpAddr[15]_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \TmpAddr[3]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \TmpAddr[4]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \TmpAddr[7]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \TmpAddr[7]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of XY_Ind_i_2 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bgm_port[3]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cref[1]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \debug_ahi[4]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \debug_ahi[5]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \debug_ahi[6]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \debug_ahi[7]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \debug_enables[1]_INST_0_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \debug_enables[6]_INST_0_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \di_reg[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_reg[7]_i_16\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di_reg[7]_i_22\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \di_reg[7]_i_29\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di_reg[7]_i_30\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \di_reg[7]_i_9\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dma_addr[2][15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dma_addr[2][7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dout[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout[0]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout[1]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dout[2]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout[3]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dout[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dout[5]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dout[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout[6]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout[7]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout[7]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of iorq_n_inv_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of iorq_n_inv_i_3 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of iorq_n_inv_i_4 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of iorq_n_inv_i_8 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mcycle[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mcycle[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mcycle[6]_i_10\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mcycle[6]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mcycle[6]_i_17\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mcycle[6]_i_23\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mcycle[6]_i_3\ : label is "soft_lutpair103";
  attribute ORIG_CELL_NAME of \mcycle_reg[0]\ : label is "mcycle_reg[0]";
  attribute ORIG_CELL_NAME of \mcycle_reg[0]_rep\ : label is "mcycle_reg[0]";
  attribute ORIG_CELL_NAME of \mcycle_reg[1]\ : label is "mcycle_reg[1]";
  attribute ORIG_CELL_NAME of \mcycle_reg[1]_rep\ : label is "mcycle_reg[1]";
  attribute SOFT_HLUTNM of \mcycles[0]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mcycles[0]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mcycles[1]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mcycles[1]_i_11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mcycles[1]_i_13\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mcycles[1]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of mreq_n_inv_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of nmi_mask_i_3 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of rd_n_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rdn_d_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tstate[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tstate[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tstate[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tstate[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tstate[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tstate[6]_i_14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tstate[6]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tstate[6]_i_37\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tstate[6]_i_49\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tstate[6]_i_50\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tstate[6]_i_55\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tstate[6]_i_6\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tstate[6]_i_7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of wr_n_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of wrn_d_i_1 : label is "soft_lutpair137";
begin
  \A_reg[15]_0\(13 downto 0) <= \^a_reg[15]_0\(13 downto 0);
  BusAck_reg_0 <= \^busack_reg_0\;
  BusAck_reg_1 <= \^busack_reg_1\;
  BusAck_reg_2 <= \^busack_reg_2\;
  BusAck_reg_3 <= \^busack_reg_3\;
  BusAck_reg_4 <= \^busack_reg_4\;
  BusAck_reg_rep_0 <= \^busack_reg_rep_0\;
  addrb(2 downto 0) <= \^addrb\(2 downto 0);
  cpu_m1 <= \^cpu_m1\;
  debug_ahi(1 downto 0) <= \^debug_ahi\(1 downto 0);
  debug_enables(3 downto 0) <= \^debug_enables\(3 downto 0);
  dout(7 downto 0) <= \^dout\(7 downto 0);
  first_last_reg_1 <= \^first_last_reg_1\;
  first_last_reg_2 <= \^first_last_reg_2\;
  first_last_reg_3 <= \^first_last_reg_3\;
  first_last_reg_4 <= \^first_last_reg_4\;
  first_last_reg_5 <= \^first_last_reg_5\;
  first_last_reg_6 <= \^first_last_reg_6\;
  first_last_reg_7 <= \^first_last_reg_7\;
  first_last_reg_8 <= \^first_last_reg_8\;
  \m_obus_reg[addr][0]\ <= \^m_obus_reg[addr][0]\;
  \m_obus_reg[addr][10]\ <= \^m_obus_reg[addr][10]\;
  \m_obus_reg[addr][11]\ <= \^m_obus_reg[addr][11]\;
  \m_obus_reg[addr][11]_0\ <= \^m_obus_reg[addr][11]_0\;
  \m_obus_reg[addr][1]\ <= \^m_obus_reg[addr][1]\;
  \m_obus_reg[addr][2]\ <= \^m_obus_reg[addr][2]\;
  \m_obus_reg[addr][3]\ <= \^m_obus_reg[addr][3]\;
  \m_obus_reg[addr][5]\ <= \^m_obus_reg[addr][5]\;
  \m_obus_reg[addr][6]\ <= \^m_obus_reg[addr][6]\;
  \m_obus_reg[addr][7]\ <= \^m_obus_reg[addr][7]\;
  \m_obus_reg[addr][8]\ <= \^m_obus_reg[addr][8]\;
  \m_obus_reg[addr][8]_0\ <= \^m_obus_reg[addr][8]_0\;
  \m_obus_reg[addr][9]\ <= \^m_obus_reg[addr][9]\;
  \m_obus_reg[wrn]\ <= \^m_obus_reg[wrn]\;
  \master_out[dmaster]\(7 downto 0) <= \^master_out[dmaster]\(7 downto 0);
  mem_reg(7 downto 0) <= \^mem_reg\(7 downto 0);
  rst_n_0 <= \^rst_n_0\;
  \slave_shared_master_bus[rdn]\ <= \^slave_shared_master_bus[rdn]\;
\ACC[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_78,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[0]_i_3_n_0\,
      O => \ACC[0]_i_1_n_0\
    );
\ACC[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[0]\,
      I3 => \Ap_reg_n_0_[0]\,
      I4 => \ACC_reg_n_0_[0]\,
      I5 => ExchangeAF,
      O => \ACC[0]_i_3_n_0\
    );
\ACC[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[1]_i_3_n_0\,
      O => \ACC[1]_i_1_n_0\
    );
\ACC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[1]\,
      I3 => \Ap_reg_n_0_[1]\,
      I4 => \ACC_reg_n_0_[1]\,
      I5 => ExchangeAF,
      O => \ACC[1]_i_3_n_0\
    );
\ACC[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[2]_i_3_n_0\,
      O => \ACC[2]_i_1_n_0\
    );
\ACC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[2]\,
      I3 => \Ap_reg_n_0_[2]\,
      I4 => \ACC_reg_n_0_[2]\,
      I5 => ExchangeAF,
      O => \ACC[2]_i_3_n_0\
    );
\ACC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[3]_i_3_n_0\,
      O => \ACC[3]_i_1_n_0\
    );
\ACC[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[3]\,
      I3 => \Ap_reg_n_0_[3]\,
      I4 => \ACC_reg_n_0_[3]\,
      I5 => ExchangeAF,
      O => \ACC[3]_i_3_n_0\
    );
\ACC[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[4]_i_3_n_0\,
      O => \ACC[4]_i_1_n_0\
    );
\ACC[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[4]\,
      I3 => \Ap_reg_n_0_[4]\,
      I4 => \ACC_reg_n_0_[4]\,
      I5 => ExchangeAF,
      O => \ACC[4]_i_3_n_0\
    );
\ACC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_72,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[5]_i_3_n_0\,
      O => \ACC[5]_i_1_n_0\
    );
\ACC[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[5]\,
      I3 => \Ap_reg_n_0_[5]\,
      I4 => \ACC_reg_n_0_[5]\,
      I5 => ExchangeAF,
      O => \ACC[5]_i_3_n_0\
    );
\ACC[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[6]_i_3_n_0\,
      O => \ACC[6]_i_1_n_0\
    );
\ACC[6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      O => \ACC[6]_i_16_n_0\
    );
\ACC[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[6]_i_17_n_0\
    );
\ACC[6]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      O => \ACC[6]_i_18_n_0\
    );
\ACC[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      I1 => \BusA_reg_n_0_[7]\,
      O => \ACC[6]_i_19_n_0\
    );
\ACC[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[6]\,
      O => \ACC[6]_i_20_n_0\
    );
\ACC[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[6]_i_21_n_0\
    );
\ACC[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7340734040407373"
    )
        port map (
      I0 => \I[7]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => \I_reg_n_0_[6]\,
      I3 => \Ap_reg_n_0_[6]\,
      I4 => \ACC_reg_n_0_[6]\,
      I5 => ExchangeAF,
      O => \ACC[6]_i_3_n_0\
    );
\ACC[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455555554"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \ACC[7]_i_3_n_0\,
      I2 => \ACC[7]_i_4_n_0\,
      I3 => \ACC[7]_i_5_n_0\,
      I4 => ExchangeAF,
      I5 => \IR[7]_i_3_n_0\,
      O => \ACC[7]_i_1_n_0\
    );
\ACC[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \ACC[7]_i_12_n_0\
    );
\ACC[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \ACC[7]_i_4_n_0\,
      I2 => \ACC[7]_i_7_n_0\,
      O => \ACC[7]_i_2_n_0\
    );
\ACC[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      O => \ACC[7]_i_26_n_0\
    );
\ACC[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[6]\,
      I1 => \BusA_reg_n_0_[7]\,
      O => \ACC[7]_i_27_n_0\
    );
\ACC[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[6]\,
      O => \ACC[7]_i_28_n_0\
    );
\ACC[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \BusA_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[5]\,
      O => \ACC[7]_i_29_n_0\
    );
\ACC[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \ISet_reg_n_0_[1]\,
      I1 => \ACC[7]_i_8_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => \IR[7]_i_3_n_0\,
      O => \ACC[7]_i_3_n_0\
    );
\ACC[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1115EEEA"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      I4 => \BusA_reg_n_0_[4]\,
      O => \ACC[7]_i_30_n_0\
    );
\ACC[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(3),
      I3 => Read_To_Reg_r(1),
      I4 => Read_To_Reg_r(2),
      O => \ACC[7]_i_4_n_0\
    );
\ACC[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \I[7]_i_5_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \I[7]_i_2_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \tstate_reg_n_0_[3]\,
      O => \ACC[7]_i_5_n_0\
    );
\ACC[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0F3AAAAC0F3"
    )
        port map (
      I0 => p_2_in(7),
      I1 => ExchangeAF,
      I2 => \Ap_reg_n_0_[7]\,
      I3 => \ACC_reg_n_0_[7]\,
      I4 => \ACC[7]_i_5_n_0\,
      I5 => \I[7]_i_4_n_0\,
      O => \ACC[7]_i_7_n_0\
    );
\ACC[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \ACC[7]_i_8_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[0]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[0]\
    );
\ACC_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[1]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[1]\
    );
\ACC_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[2]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[2]\
    );
\ACC_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[3]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[3]\
    );
\ACC_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[4]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[4]\
    );
\ACC_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[5]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[5]\
    );
\ACC_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[6]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[6]\
    );
\ACC_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_65,
      CO(3) => \i_alu/DAA_Q0\(8),
      CO(2) => \NLW_ACC_reg[6]_i_13_CO_UNCONNECTED\(2),
      CO(1) => \ACC_reg[6]_i_13_n_2\,
      CO(0) => \ACC_reg[6]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \BusA_reg_n_0_[6]\,
      DI(0) => \BusA_reg_n_0_[4]\,
      O(3) => \NLW_ACC_reg[6]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => \i_alu/DAA_Q0\(7 downto 5),
      S(3) => '1',
      S(2) => \BusA_reg_n_0_[7]\,
      S(1) => \ACC[6]_i_16_n_0\,
      S(0) => \ACC[6]_i_17_n_0\
    );
\ACC_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_64,
      CO(3) => \NLW_ACC_reg[6]_i_15_CO_UNCONNECTED\(3),
      CO(2) => \ACC_reg[6]_i_15_n_1\,
      CO(1) => \ACC_reg[6]_i_15_n_2\,
      CO(0) => \ACC_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \BusA_reg_n_0_[6]\,
      DI(1) => \BusA_reg_n_0_[5]\,
      DI(0) => \BusA_reg_n_0_[4]\,
      O(3 downto 0) => \i_alu/DAA_Q\(8 downto 5),
      S(3) => \ACC[6]_i_18_n_0\,
      S(2) => \ACC[6]_i_19_n_0\,
      S(1) => \ACC[6]_i_20_n_0\,
      S(0) => \ACC[6]_i_21_n_0\
    );
\ACC_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \ACC[7]_i_1_n_0\,
      D => \ACC[7]_i_2_n_0\,
      PRE => \^rst_n_0\,
      Q => \ACC_reg_n_0_[7]\
    );
\ACC_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => i_reg_n_66,
      CO(3) => \NLW_ACC_reg[7]_i_22_CO_UNCONNECTED\(3),
      CO(2) => \ACC_reg[7]_i_22_n_1\,
      CO(1) => \ACC_reg[7]_i_22_n_2\,
      CO(0) => \ACC_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \BusA_reg_n_0_[5]\,
      DI(1) => \BusA_reg_n_0_[4]\,
      DI(0) => \ACC[7]_i_26_n_0\,
      O(3 downto 0) => \i_alu/DAA_Q__1\(7 downto 4),
      S(3) => \ACC[7]_i_27_n_0\,
      S(2) => \ACC[7]_i_28_n_0\,
      S(1) => \ACC[7]_i_29_n_0\,
      S(0) => \ACC[7]_i_30_n_0\
    );
\ALU_Op_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_2_n_0\,
      I1 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[0]_i_1_n_0\
    );
\ALU_Op_r[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_14_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[0]_i_13_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[0]_i_12_n_0\,
      O => \ALU_Op_r[0]_i_10_n_0\
    );
\ALU_Op_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_11_n_0\
    );
\ALU_Op_r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFFFFF4000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_12_n_0\
    );
\ALU_Op_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_13_n_0\
    );
\ALU_Op_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75554555FFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[0]_i_14_n_0\
    );
\ALU_Op_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_5_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ALU_Op_r[0]_i_6_n_0\,
      O => \ALU_Op_r[0]_i_3_n_0\
    );
\ALU_Op_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBB03008888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ALU_Op_r[0]_i_8_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \IR_reg_n_0_[3]\,
      O => \ALU_Op_r[0]_i_4_n_0\
    );
\ALU_Op_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B3F3F300000000"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \IR_reg_n_0_[3]\,
      O => \ALU_Op_r[0]_i_6_n_0\
    );
\ALU_Op_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD11100000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[3]\,
      O => \ALU_Op_r[0]_i_7_n_0\
    );
\ALU_Op_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EFF5FFF04000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[3]\,
      O => \ALU_Op_r[0]_i_8_n_0\
    );
\ALU_Op_r[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[0]_i_11_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[0]_i_12_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[0]_i_13_n_0\,
      O => \ALU_Op_r[0]_i_9_n_0\
    );
\ALU_Op_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ALU_Op_r[1]_i_3_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \ALU_Op_r[1]_i_4_n_0\,
      I5 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[1]_i_1_n_0\
    );
\ALU_Op_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \ALU_Op_r[1]_i_14_n_0\,
      O => \ALU_Op_r[1]_i_10_n_0\
    );
\ALU_Op_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFA400A000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[4]\,
      O => \ALU_Op_r[1]_i_11_n_0\
    );
\ALU_Op_r[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000000"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[1]_i_12_n_0\
    );
\ALU_Op_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[4]\,
      O => \ALU_Op_r[1]_i_13_n_0\
    );
\ALU_Op_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF05040000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[4]\,
      O => \ALU_Op_r[1]_i_14_n_0\
    );
\ALU_Op_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \ALU_Op_r[1]_i_5_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \ALU_Op_r[1]_i_6_n_0\,
      O => \ALU_Op_r[1]_i_2_n_0\
    );
\ALU_Op_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_7_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \ALU_Op_r[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ALU_Op_r[1]_i_9_n_0\,
      O => \ALU_Op_r[1]_i_3_n_0\
    );
\ALU_Op_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBB03008888"
    )
        port map (
      I0 => \ALU_Op_r[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ALU_Op_r[1]_i_11_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \IR_reg_n_0_[4]\,
      O => \ALU_Op_r[1]_i_4_n_0\
    );
\ALU_Op_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FCFC0"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \ALU_Op_r[1]_i_12_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_5_n_0\
    );
\ALU_Op_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[4]\,
      O => \ALU_Op_r[1]_i_6_n_0\
    );
\ALU_Op_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAA8AAAFFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_7_n_0\
    );
\ALU_Op_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFFFFF4000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_8_n_0\
    );
\ALU_Op_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[1]_i_9_n_0\
    );
\ALU_Op_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ALU_Op_r_reg[2]_i_2_n_0\,
      I1 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[2]_i_1_n_0\
    );
\ALU_Op_r[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FF00"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[2]_i_10_n_0\
    );
\ALU_Op_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[2]_i_11_n_0\
    );
\ALU_Op_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAA00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[2]_i_12_n_0\
    );
\ALU_Op_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \ALU_Op_r_reg[2]_i_5_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ALU_Op_r_reg[2]_i_6_n_0\,
      O => \ALU_Op_r[2]_i_3_n_0\
    );
\ALU_Op_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ALU_Op_r[2]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \ALU_Op_r[2]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[2]_i_4_n_0\
    );
\ALU_Op_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFDDDD00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[2]_i_7_n_0\
    );
\ALU_Op_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFEBBFF00000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[0]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[2]_i_8_n_0\
    );
\ALU_Op_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000000BFFF0000"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[2]_i_9_n_0\
    );
\ALU_Op_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ALU_Op_r[3]_i_3_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \ALU_Op_r[3]_i_4_n_0\,
      I5 => Save_ALU_r_i_5_n_0,
      O => \ALU_Op_r[3]_i_1_n_0\
    );
\ALU_Op_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \ALU_Op_r[3]_i_5_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \ALU_Op_r[3]_i_2_n_0\
    );
\ALU_Op_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFFFF10000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \ALU_Op_r[3]_i_3_n_0\
    );
\ALU_Op_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \ALU_Op_r[3]_i_6_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[6]\,
      O => \ALU_Op_r[3]_i_4_n_0\
    );
\ALU_Op_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \ALU_Op_r[3]_i_5_n_0\
    );
\ALU_Op_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \ALU_Op_r[3]_i_6_n_0\
    );
\ALU_Op_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \ALU_Op_r[0]_i_1_n_0\,
      Q => ALU_Op_r(0)
    );
\ALU_Op_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[0]_i_3_n_0\,
      I1 => \ALU_Op_r[0]_i_4_n_0\,
      O => \ALU_Op_r_reg[0]_i_2_n_0\,
      S => \ISet_reg_n_0_[1]\
    );
\ALU_Op_r_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[0]_i_9_n_0\,
      I1 => \ALU_Op_r[0]_i_10_n_0\,
      O => \ALU_Op_r_reg[0]_i_5_n_0\,
      S => \IR_reg_n_0_[6]\
    );
\ALU_Op_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \ALU_Op_r[1]_i_1_n_0\,
      Q => ALU_Op_r(1)
    );
\ALU_Op_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \ALU_Op_r[2]_i_1_n_0\,
      Q => ALU_Op_r(2)
    );
\ALU_Op_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_3_n_0\,
      I1 => \ALU_Op_r[2]_i_4_n_0\,
      O => \ALU_Op_r_reg[2]_i_2_n_0\,
      S => \ISet_reg_n_0_[1]\
    );
\ALU_Op_r_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_9_n_0\,
      I1 => \ALU_Op_r[2]_i_10_n_0\,
      O => \ALU_Op_r_reg[2]_i_5_n_0\,
      S => \mcycle_reg_n_0_[6]\
    );
\ALU_Op_r_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ALU_Op_r[2]_i_11_n_0\,
      I1 => \ALU_Op_r[2]_i_12_n_0\,
      O => \ALU_Op_r_reg[2]_i_6_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\ALU_Op_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \ALU_Op_r[3]_i_1_n_0\,
      Q => ALU_Op_r(3)
    );
\A[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Inc_WZ,
      I1 => data0(0),
      I2 => \A[6]_i_5_n_0\,
      O => \A[0]_i_5_n_0\
    );
\A[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(2),
      I1 => Inc_WZ,
      I2 => A0(10),
      I3 => \A[6]_i_5_n_0\,
      O => \A[10]_i_4_n_0\
    );
\A[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(3),
      I1 => Inc_WZ,
      I2 => A0(11),
      I3 => \A[6]_i_5_n_0\,
      O => \A[11]_i_4_n_0\
    );
\A[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(4),
      I1 => Inc_WZ,
      I2 => A0(12),
      I3 => \A[6]_i_5_n_0\,
      O => \A[12]_i_4_n_0\
    );
\A[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(5),
      I1 => Inc_WZ,
      I2 => A0(13),
      I3 => \A[6]_i_5_n_0\,
      O => \A[13]_i_4_n_0\
    );
\A[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(6),
      I1 => Inc_WZ,
      I2 => A0(14),
      I3 => \A[6]_i_5_n_0\,
      O => \A[14]_i_5_n_0\
    );
\A[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222A"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => tstate(1),
      I4 => tstate(2),
      I5 => \^busack_reg_0\,
      O => BTR_r
    );
\A[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \A[15]_i_12_n_0\,
      I1 => \A[15]_i_11_n_0\,
      O => \A[15]_i_10_n_0\
    );
\A[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => JumpXY,
      I1 => Jump,
      O => \A[15]_i_11_n_0\
    );
\A[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RstP,
      I1 => Call,
      O => \A[15]_i_12_n_0\
    );
\A[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040FF4000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \A[15]_i_18_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \A[15]_i_19_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => Inc_WZ
    );
\A[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \A_reg[15]_i_20_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \A[15]_i_16_n_0\
    );
\A[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \A[15]_i_21_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \A[15]_i_17_n_0\
    );
\A[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[0]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \A[15]_i_18_n_0\
    );
\A[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \A[15]_i_22_n_0\,
      I3 => \IR_reg_n_0_[0]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \A[15]_i_19_n_0\
    );
\A[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_21_n_0\
    );
\A[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_22_n_0\
    );
\A[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B00"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_23_n_0\
    );
\A[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040004F004000"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \A[15]_i_25_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => i_reg_n_25,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \A[15]_i_24_n_0\
    );
\A[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      O => \A[15]_i_25_n_0\
    );
\A[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_11_n_0\,
      I3 => \A[15]_i_12_n_0\,
      O => \A[15]_i_4_n_0\
    );
\A[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Set_Addr_To(0),
      I1 => Set_Addr_To(1),
      O => \A[15]_i_6_n_0\
    );
\A[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(7),
      I1 => Inc_WZ,
      I2 => A0(15),
      I3 => \A[6]_i_5_n_0\,
      O => \A[15]_i_8_n_0\
    );
\A[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(1),
      I1 => Inc_WZ,
      I2 => data0(1),
      O => \A[1]_i_3_n_0\
    );
\A[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(2),
      I1 => Inc_WZ,
      I2 => data0(2),
      O => \A[2]_i_4_n_0\
    );
\A[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(3),
      I1 => Inc_WZ,
      I2 => A0(3),
      I3 => \A[6]_i_5_n_0\,
      O => \A[3]_i_4_n_0\
    );
\A[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(4),
      I1 => Inc_WZ,
      I2 => A0(4),
      I3 => \A[6]_i_5_n_0\,
      O => \A[4]_i_4_n_0\
    );
\A[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(5),
      I1 => Inc_WZ,
      I2 => data0(5),
      O => \A[5]_i_4_n_0\
    );
\A[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => A0(6),
      I1 => Inc_WZ,
      I2 => data0(6),
      O => \A[6]_i_4_n_0\
    );
\A[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => Set_Addr_To(1),
      I1 => Set_Addr_To(0),
      I2 => Set_Addr_To(2),
      O => \A[6]_i_5_n_0\
    );
\A[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data0(7),
      I1 => Inc_WZ,
      I2 => A0(7),
      I3 => \A[6]_i_5_n_0\,
      O => \A[7]_i_4_n_0\
    );
\A[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(0),
      I1 => Inc_WZ,
      I2 => A0(8),
      I3 => \A[6]_i_5_n_0\,
      O => \A[8]_i_4_n_0\
    );
\A[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(1),
      I1 => Inc_WZ,
      I2 => A0(9),
      I3 => \A[6]_i_5_n_0\,
      O => \A[9]_i_5_n_0\
    );
\A_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_96,
      Q => \^a_reg[15]_0\(0)
    );
\A_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_86,
      Q => \^a_reg[15]_0\(8)
    );
\A_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_85,
      Q => \^a_reg[15]_0\(9)
    );
\A_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_84,
      Q => \^a_reg[15]_0\(10)
    );
\A_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[8]_i_7_n_0\,
      CO(3) => \A_reg[12]_i_7_n_0\,
      CO(2) => \A_reg[12]_i_7_n_1\,
      CO(1) => \A_reg[12]_i_7_n_2\,
      CO(0) => \A_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(12 downto 9),
      S(3) => \TmpAddr_reg_n_0_[12]\,
      S(2) => \TmpAddr_reg_n_0_[11]\,
      S(1) => \TmpAddr_reg_n_0_[10]\,
      S(0) => \TmpAddr_reg_n_0_[9]\
    );
\A_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_83,
      Q => \^a_reg[15]_0\(11)
    );
\A_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_82,
      Q => \^a_reg[15]_0\(12)
    );
\A_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_81,
      Q => \^a_reg[15]_0\(13)
    );
\A_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[12]_i_7_n_0\,
      CO(3 downto 2) => \NLW_A_reg[15]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \A_reg[15]_i_15_n_2\,
      CO(0) => \A_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_A_reg[15]_i_15_O_UNCONNECTED\(3),
      O(2 downto 0) => A0(15 downto 13),
      S(3) => '0',
      S(2) => \TmpAddr_reg_n_0_[15]\,
      S(1) => \TmpAddr_reg_n_0_[14]\,
      S(0) => \TmpAddr_reg_n_0_[13]\
    );
\A_reg[15]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A[15]_i_23_n_0\,
      I1 => \A[15]_i_24_n_0\,
      O => \A_reg[15]_i_20_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\A_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \A[15]_i_16_n_0\,
      I1 => \A[15]_i_17_n_0\,
      O => Jump,
      S => \ISet_reg_n_0_[1]\
    );
\A_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_95,
      Q => \^a_reg[15]_0\(1)
    );
\A_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_94,
      Q => \^a_reg[15]_0\(2)
    );
\A_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_93,
      Q => \^a_reg[15]_0\(3)
    );
\A_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_92,
      Q => \^a_reg[15]_0\(4)
    );
\A_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_reg[4]_i_7_n_0\,
      CO(2) => \A_reg[4]_i_7_n_1\,
      CO(1) => \A_reg[4]_i_7_n_2\,
      CO(0) => \A_reg[4]_i_7_n_3\,
      CYINIT => data0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(4 downto 1),
      S(3 downto 0) => data0(4 downto 1)
    );
\A_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_91,
      Q => \^a_reg[15]_0\(5)
    );
\A_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_90,
      Q => \^a_reg[15]_0\(6)
    );
\A_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_89,
      Q => \cpu_bus[addr]\(7)
    );
\A_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_88,
      Q => \cpu_bus[addr]\(8)
    );
\A_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_reg[4]_i_7_n_0\,
      CO(3) => \A_reg[8]_i_7_n_0\,
      CO(2) => \A_reg[8]_i_7_n_1\,
      CO(1) => \A_reg[8]_i_7_n_2\,
      CO(0) => \A_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A0(8 downto 5),
      S(3) => \TmpAddr_reg_n_0_[8]\,
      S(2 downto 0) => data0(7 downto 5)
    );
\A_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => BTR_r,
      CLR => \^rst_n_0\,
      D => i_reg_n_87,
      Q => \^a_reg[15]_0\(7)
    );
Alternate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000100"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => Alternate_i_2_n_0,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => Alternate_reg_n_0,
      O => Alternate_i_1_n_0
    );
Alternate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => Alternate_i_3_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => Alternate_i_2_n_0
    );
Alternate_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => Alternate_i_3_n_0
    );
Alternate_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => Alternate_i_1_n_0,
      Q => Alternate_reg_n_0
    );
\Ap[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222A"
    )
        port map (
      I0 => ExchangeAF,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => tstate(1),
      I4 => tstate(2),
      I5 => \^busack_reg_0\,
      O => Ap
    );
\Ap[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \Ap[7]_i_3_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => ExchangeAF
    );
\Ap[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Ap[7]_i_3_n_0\
    );
\Ap_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[0]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[0]\
    );
\Ap_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[1]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[1]\
    );
\Ap_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[2]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[2]\
    );
\Ap_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[3]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[3]\
    );
\Ap_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[4]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[4]\
    );
\Ap_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[5]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[5]\
    );
\Ap_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[6]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[6]\
    );
\Ap_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \ACC_reg_n_0_[7]\,
      PRE => \^rst_n_0\,
      Q => \Ap_reg_n_0_[7]\
    );
Arith16_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => Arith16_r_i_2_n_0,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Arith16
    );
Arith16_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => Arith16_r_i_2_n_0
    );
Arith16_r_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => Arith16,
      Q => Arith16_r
    );
Auto_Wait_t1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088F8"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => iorq,
      I3 => Auto_Wait_t2,
      I4 => \tstate[6]_i_4_n_0\,
      O => Auto_Wait_t1
    );
Auto_Wait_t1_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => Auto_Wait_t1,
      Q => Auto_Wait_t1_reg_n_0
    );
Auto_Wait_t2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Auto_Wait_t1_reg_n_0,
      I1 => \tstate[6]_i_4_n_0\,
      O => Auto_Wait_t20
    );
Auto_Wait_t2_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => Auto_Wait_t20,
      Q => Auto_Wait_t2
    );
BTR_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => BTR_r_i_2_n_0,
      I1 => I_BT,
      I2 => No_BTR,
      I3 => BTR_r,
      I4 => BTR_r_reg_n_0,
      O => BTR_r_i_1_n_0
    );
BTR_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0FFFDFFF"
    )
        port map (
      I0 => \F[2]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ISet_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => BTR_r_i_4_n_0,
      I5 => \IR_reg_n_0_[6]\,
      O => BTR_r_i_2_n_0
    );
BTR_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => i_reg_n_22,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_BT
    );
BTR_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => BTR_r_i_4_n_0
    );
BTR_r_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => BTR_r_i_1_n_0,
      Q => BTR_r_reg_n_0
    );
\BusA[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => Set_BusA_To(0),
      I1 => Set_BusA_To(1),
      I2 => Set_BusA_To(2),
      O => \BusA[7]_i_2_n_0\
    );
\BusA[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Set_BusA_To(1),
      I1 => Set_BusA_To(2),
      O => \BusA[7]_i_3_n_0\
    );
\BusA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(0),
      Q => \BusA_reg_n_0_[0]\,
      R => '0'
    );
\BusA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(1),
      Q => \BusA_reg_n_0_[1]\,
      R => '0'
    );
\BusA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(2),
      Q => \BusA_reg_n_0_[2]\,
      R => '0'
    );
\BusA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(3),
      Q => \BusA_reg_n_0_[3]\,
      R => '0'
    );
\BusA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(4),
      Q => \BusA_reg_n_0_[4]\,
      R => '0'
    );
\BusA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(5),
      Q => \BusA_reg_n_0_[5]\,
      R => '0'
    );
\BusA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(6),
      Q => \BusA_reg_n_0_[6]\,
      R => '0'
    );
\BusA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusA(7),
      Q => \BusA_reg_n_0_[7]\,
      R => '0'
    );
BusAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => BusReq_s,
      I2 => \mcycle[6]_i_3_n_0\,
      O => BusAck_i_1_n_0
    );
BusAck_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => BusAck_i_1_n_0,
      Q => \^busack_reg_0\
    );
BusAck_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => BusAck_rep_i_1_n_0,
      Q => \^busack_reg_rep_0\
    );
BusAck_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => BusReq_s,
      I2 => \mcycle[6]_i_3_n_0\,
      O => BusAck_rep_i_1_n_0
    );
\BusB[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAC0FAC"
    )
        port map (
      I0 => data4(0),
      I1 => \SP_reg_n_0_[0]\,
      I2 => Set_BusB_To(0),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[0]\,
      I5 => Set_BusB_To(2),
      O => \BusB[0]_i_2_n_0\
    );
\BusB[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(0),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[0]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[0]_i_3_n_0\
    );
\BusB[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(0),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[0]\,
      O => \BusB[0]_i_4_n_0\
    );
\BusB[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[1]\,
      I1 => Set_BusB_To(0),
      I2 => data4(1),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[1]\,
      I5 => Set_BusB_To(2),
      O => \BusB[1]_i_2_n_0\
    );
\BusB[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(1),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[1]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[1]_i_3_n_0\
    );
\BusB[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(1),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[1]\,
      O => \BusB[1]_i_4_n_0\
    );
\BusB[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[2]\,
      I1 => Set_BusB_To(0),
      I2 => data4(2),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[2]\,
      I5 => Set_BusB_To(2),
      O => \BusB[2]_i_2_n_0\
    );
\BusB[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(2),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[2]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[2]_i_3_n_0\
    );
\BusB[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(2),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[2]\,
      O => \BusB[2]_i_4_n_0\
    );
\BusB[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[3]\,
      I1 => Set_BusB_To(0),
      I2 => data4(3),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[3]\,
      I5 => Set_BusB_To(2),
      O => \BusB[3]_i_2_n_0\
    );
\BusB[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(3),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[3]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[3]_i_3_n_0\
    );
\BusB[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(3),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[3]\,
      O => \BusB[3]_i_4_n_0\
    );
\BusB[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[4]\,
      I1 => Set_BusB_To(0),
      I2 => data4(4),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[4]\,
      I5 => Set_BusB_To(2),
      O => \BusB[4]_i_2_n_0\
    );
\BusB[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(4),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[4]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[4]_i_3_n_0\
    );
\BusB[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(4),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[4]\,
      O => \BusB[4]_i_4_n_0\
    );
\BusB[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[5]\,
      I1 => Set_BusB_To(0),
      I2 => data4(5),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[5]\,
      I5 => Set_BusB_To(2),
      O => \BusB[5]_i_2_n_0\
    );
\BusB[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(5),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[5]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[5]_i_3_n_0\
    );
\BusB[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(5),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[5]\,
      O => \BusB[5]_i_4_n_0\
    );
\BusB[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[6]\,
      I1 => Set_BusB_To(0),
      I2 => data4(6),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[6]\,
      I5 => Set_BusB_To(2),
      O => \BusB[6]_i_2_n_0\
    );
\BusB[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(6),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[6]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[6]_i_3_n_0\
    );
\BusB[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(6),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[6]\,
      O => \BusB[6]_i_4_n_0\
    );
\BusB[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \BusB[7]_i_15_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \Read_To_Reg_r[4]_i_9_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \BusB[7]_i_10_n_0\
    );
\BusB[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \BusB[7]_i_16_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \BusB[7]_i_17_n_0\,
      O => \BusB[7]_i_11_n_0\
    );
\BusB[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \BusB[7]_i_18_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \BusB[7]_i_12_n_0\
    );
\BusB[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEFFAE00"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_12_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \BusB_reg[7]_i_19_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \BusB[7]_i_13_n_0\
    );
\BusB[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => i_reg_n_24,
      I1 => \IR_reg_n_0_[0]\,
      I2 => \BusB[7]_i_21_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_22_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_14_n_0\
    );
\BusB[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800080"
    )
        port map (
      I0 => \IR_reg_n_0_[0]\,
      I1 => \mcycles[1]_i_10_n_0\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_23_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_15_n_0\
    );
\BusB[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \BusB[7]_i_24_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \BusB[7]_i_25_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \BusB[7]_i_26_n_0\,
      O => \BusB[7]_i_16_n_0\
    );
\BusB[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \BusB[7]_i_27_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \BusB[7]_i_28_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \BusB[7]_i_17_n_0\
    );
\BusB[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454040404A4A4A4A"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \BusB[7]_i_29_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_18_n_0\
    );
\BusB[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \SP_reg_n_0_[7]\,
      I1 => Set_BusB_To(0),
      I2 => data4(7),
      I3 => Set_BusB_To(1),
      I4 => \F_reg_n_0_[7]\,
      I5 => Set_BusB_To(2),
      O => \BusB[7]_i_2_n_0\
    );
\BusB[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F20202F202020"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \BusB[7]_i_21_n_0\
    );
\BusB[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_22_n_0\
    );
\BusB[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FCF00800F80"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \mcycles[1]_i_10_n_0\,
      I2 => \IR_reg_n_0_[0]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \BusB[7]_i_32_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_23_n_0\
    );
\BusB[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \BusB[7]_i_33_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \BusB[7]_i_34_n_0\,
      O => \BusB[7]_i_24_n_0\
    );
\BusB[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A2000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_25_n_0\
    );
\BusB[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_26_n_0\
    );
\BusB[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \BusB[7]_i_35_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \BusB[7]_i_36_n_0\,
      O => \BusB[7]_i_27_n_0\
    );
\BusB[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002023202"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \BusB[7]_i_28_n_0\
    );
\BusB[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B888B8B8B8"
    )
        port map (
      I0 => \BusB[7]_i_37_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_29_n_0\
    );
\BusB[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => data7(7),
      I1 => Set_BusB_To(0),
      I2 => \PC_reg_n_0_[7]\,
      I3 => Set_BusB_To(2),
      I4 => Set_BusB_To(1),
      O => \BusB[7]_i_3_n_0\
    );
\BusB[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003000020000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => NMICycle_reg_n_0,
      I5 => mcycle,
      O => \BusB[7]_i_30_n_0\
    );
\BusB[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      O => \BusB[7]_i_31_n_0\
    );
\BusB[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      O => \BusB[7]_i_32_n_0\
    );
\BusB[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0000004AAAA"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \BusB[7]_i_33_n_0\
    );
\BusB[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => i_reg_n_25,
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_34_n_0\
    );
\BusB[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      O => \BusB[7]_i_35_n_0\
    );
\BusB[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \BusB[7]_i_36_n_0\
    );
\BusB[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003332000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \BusB[7]_i_37_n_0\
    );
\BusB[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF7000"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(0),
      I2 => Q(7),
      I3 => Set_BusB_To(2),
      I4 => \ACC_reg_n_0_[7]\,
      O => \BusB[7]_i_5_n_0\
    );
\BusB[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      O => \BusB[7]_i_6_n_0\
    );
\BusB[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050040004"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \BusB[7]_i_13_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \BusB[7]_i_14_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \BusB[7]_i_9_n_0\
    );
\BusB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(0),
      Q => \BusB_reg_n_0_[0]\,
      R => '0'
    );
\BusB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(1),
      Q => \BusB_reg_n_0_[1]\,
      R => '0'
    );
\BusB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(2),
      Q => \BusB_reg_n_0_[2]\,
      R => '0'
    );
\BusB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(3),
      Q => \BusB_reg_n_0_[3]\,
      R => '0'
    );
\BusB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(4),
      Q => \BusB_reg_n_0_[4]\,
      R => '0'
    );
\BusB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(5),
      Q => \BusB_reg_n_0_[5]\,
      R => '0'
    );
\BusB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(6),
      Q => \BusB_reg_n_0_[6]\,
      R => '0'
    );
\BusB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => BusB(7),
      Q => \BusB_reg_n_0_[7]\,
      R => '0'
    );
\BusB_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_30_n_0\,
      I1 => \BusB[7]_i_31_n_0\,
      O => \BusB_reg[7]_i_19_n_0\,
      S => \IR_reg_n_0_[0]\
    );
\BusB_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_9_n_0\,
      I1 => \BusB[7]_i_10_n_0\,
      O => Set_BusB_To(3),
      S => \ISet_reg_n_0_[1]\
    );
\BusB_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \BusB[7]_i_11_n_0\,
      I1 => \BusB[7]_i_12_n_0\,
      O => Set_BusB_To(0),
      S => \ISet_reg_n_0_[1]\
    );
BusReq_s_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => debug_cpu_sig(0),
      Q => BusReq_s
    );
\F[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEE20202022"
    )
        port map (
      I0 => \F[0]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[0]_i_3_n_0\,
      I3 => Save_ALU_r_i_5_n_0,
      I4 => \F[0]_i_4_n_0\,
      I5 => \F_reg_n_0_[0]\,
      O => \F[0]_i_1_n_0\
    );
\F[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF23FF00FC20"
    )
        port map (
      I0 => \i_alu/p_3_in\,
      I1 => ALU_Op_r(1),
      I2 => ALU_Op_r(2),
      I3 => \F_reg_n_0_[0]\,
      I4 => ALU_Op_r(0),
      I5 => \i_alu/F_Out5_out\(0),
      O => \F[0]_i_10_n_0\
    );
\F[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[1]\,
      O => \F[0]_i_11_n_0\
    );
\F[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \i_alu/DAA_Q13_out\,
      I1 => \i_alu/DAA_Q__1\(7),
      I2 => \i_alu/DAA_Q__1\(5),
      I3 => \i_alu/DAA_Q__1\(6),
      I4 => \F_reg_n_0_[1]\,
      I5 => \F[0]_i_14_n_0\,
      O => \i_alu/p_3_in\
    );
\F[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \BusA_reg_n_0_[0]\,
      I2 => \BusA_reg_n_0_[7]\,
      O => \i_alu/F_Out5_out\(0)
    );
\F[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8880"
    )
        port map (
      I0 => \i_alu/DAA_Q0\(8),
      I1 => \i_alu/DAA_Q\(7),
      I2 => \i_alu/DAA_Q\(6),
      I3 => \i_alu/DAA_Q\(5),
      I4 => \i_alu/DAA_Q\(8),
      I5 => \F_reg_n_0_[0]\,
      O => \F[0]_i_14_n_0\
    );
\F[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => i_reg_n_78,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F_reg[0]_i_5_n_0\,
      I3 => PreserveC_r,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[0]_i_6_n_0\,
      O => \F[0]_i_2_n_0\
    );
\F[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABFFAB"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => PreserveC_r,
      I2 => \F[5]_i_4_n_0\,
      I3 => ExchangeAF,
      I4 => \IR[7]_i_3_n_0\,
      O => \F[0]_i_3_n_0\
    );
\F[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => I_SCF,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \F[0]_i_8_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \F[0]_i_4_n_0\
    );
\F[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => \F_reg_n_0_[0]\,
      I1 => I_SCF,
      I2 => Fp(0),
      I3 => ExchangeAF,
      O => \F[0]_i_6_n_0\
    );
\F[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \F[0]_i_11_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_SCF
    );
\F[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \F[0]_i_8_n_0\
    );
\F[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05058F008F008A8A"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(2),
      I3 => \BusB_reg_n_0_[7]\,
      I4 => \i_alu/Carry_In\,
      I5 => \BusA_reg_n_0_[7]\,
      O => \F[0]_i_9_n_0\
    );
\F[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[1]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[4]_i_3_n_0\,
      I4 => \F[7]_i_4_n_0\,
      I5 => \F_reg_n_0_[1]\,
      O => \F[1]_i_1_n_0\
    );
\F[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA3FAA00AA00"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => I_INRC,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[5]_i_6_n_0\,
      I5 => \F[1]_i_3_n_0\,
      O => \F[1]_i_2_n_0\
    );
\F[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5140FFFF51400000"
    )
        port map (
      I0 => \ACC[7]_i_5_n_0\,
      I1 => ExchangeAF,
      I2 => Fp(1),
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[1]_i_4_n_0\,
      O => \F[1]_i_3_n_0\
    );
\F[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B0080"
    )
        port map (
      I0 => \F_reg_n_0_[1]\,
      I1 => ALU_Op_r(3),
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      O => \F[1]_i_4_n_0\
    );
\F[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => \F[2]_i_2_n_0\,
      I1 => \F[2]_i_3_n_0\,
      I2 => \F[2]_i_4_n_0\,
      I3 => \F[2]_i_5_n_0\,
      I4 => \F[2]_i_6_n_0\,
      I5 => \F_reg_n_0_[2]\,
      O => \F[2]_i_1_n_0\
    );
\F[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \F[2]_i_10_n_0\
    );
\F[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      O => \F[2]_i_11_n_0\
    );
\F[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \F_reg_n_0_[2]\,
      I1 => Arith16_r,
      I2 => \F[2]_i_14_n_0\,
      I3 => \F[2]_i_15_n_0\,
      O => \F[2]_i_12_n_0\
    );
\F[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \F[2]_i_16_n_0\,
      I1 => \F_reg_n_0_[2]\,
      I2 => IncDecZ_i_11_n_0,
      I3 => \F[2]_i_17_n_0\,
      I4 => \F[2]_i_18_n_0\,
      I5 => \i_alu/F_Out5_out\(2),
      O => \F[2]_i_13_n_0\
    );
\F[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020000042244224"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => \i_alu/Carry_In\,
      I2 => ALU_Op_r(1),
      I3 => \BusB_reg_n_0_[7]\,
      I4 => ALU_Op_r(0),
      I5 => ALU_Op_r(2),
      O => \F[2]_i_14_n_0\
    );
\F[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => \F[2]_i_20_n_0\,
      I1 => \i_alu/Q_t\(6),
      I2 => \i_alu/Q_t\(7),
      I3 => \i_alu/Q_t\(4),
      I4 => \i_alu/Q_t\(5),
      I5 => \F[2]_i_21_n_0\,
      O => \F[2]_i_15_n_0\
    );
\F[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8F3B8C0B8C0B8F3"
    )
        port map (
      I0 => \F_reg_n_0_[2]\,
      I1 => ALU_Op_r(1),
      I2 => \F[2]_i_22_n_0\,
      I3 => ALU_Op_r(0),
      I4 => \i_alu/p_3_in\,
      I5 => \F[2]_i_23_n_0\,
      O => \F[2]_i_16_n_0\
    );
\F[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110111"
    )
        port map (
      I0 => \F[2]_i_24_n_0\,
      I1 => \F[2]_i_25_n_0\,
      I2 => \i_alu/BitMask\(3),
      I3 => \BusB_reg_n_0_[3]\,
      I4 => i_reg_n_62,
      I5 => \BusB_reg_n_0_[2]\,
      O => \F[2]_i_17_n_0\
    );
\F[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ALU_Op_r(2),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(1),
      O => \F[2]_i_18_n_0\
    );
\F[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999F9990"
    )
        port map (
      I0 => \F[2]_i_27_n_0\,
      I1 => \F[2]_i_28_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \F_reg_n_0_[2]\,
      O => \i_alu/F_Out5_out\(2)
    );
\F[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \F[6]_i_2_n_0\,
      O => \F[2]_i_2_n_0\
    );
\F[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i_alu/Q_t\(2),
      I1 => \i_alu/Q_t\(3),
      I2 => \i_alu/Q_t\(0),
      I3 => \i_alu/Q_t\(1),
      O => \F[2]_i_20_n_0\
    );
\F[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(2),
      I2 => ALU_Op_r(0),
      O => \F[2]_i_21_n_0\
    );
\F[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => \BusA_reg_n_0_[7]\,
      I3 => \BusA_reg_n_0_[6]\,
      I4 => \F[2]_i_29_n_0\,
      O => \F[2]_i_22_n_0\
    );
\F[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \i_alu/p_10_in\,
      I1 => i_reg_n_58,
      I2 => \F[2]_i_30_n_0\,
      I3 => \F[2]_i_31_n_0\,
      I4 => \i_alu/p_9_in\,
      I5 => i_reg_n_57,
      O => \F[2]_i_23_n_0\
    );
\F[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0008000"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \BusB_reg_n_0_[6]\,
      I5 => \F[2]_i_32_n_0\,
      O => \F[2]_i_24_n_0\
    );
\F[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00230020"
    )
        port map (
      I0 => \BusB_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \BusB_reg_n_0_[0]\,
      O => \F[2]_i_25_n_0\
    );
\F[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \i_alu/BitMask\(3)
    );
\F[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"693C69C396C3963C"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => i_reg_n_53,
      I2 => \BusA_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \BusA_reg_n_0_[3]\,
      I5 => i_reg_n_51,
      O => \F[2]_i_27_n_0\
    );
\F[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69965AA56996A55A"
    )
        port map (
      I0 => i_reg_n_63,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => i_reg_n_61,
      I3 => \BusA_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \BusA_reg_n_0_[0]\,
      O => \F[2]_i_28_n_0\
    );
\F[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => ALU_Op_r(0),
      I2 => \BusB_reg_n_0_[2]\,
      I3 => i_reg_n_41,
      I4 => i_reg_n_59,
      I5 => i_reg_n_44,
      O => \F[2]_i_29_n_0\
    );
\F[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => \F[2]_i_5_n_0\,
      I2 => IncDecZ_reg_n_0,
      O => \F[2]_i_3_n_0\
    );
\F[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC5A335A335ACC5A"
    )
        port map (
      I0 => i_reg_n_55,
      I1 => \i_alu/DAA_Q0_in\(7),
      I2 => IncDecZ_i_24_n_0,
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(6),
      I5 => i_reg_n_56,
      O => \F[2]_i_30_n_0\
    );
\F[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \i_alu/DAA_Q__0\(1),
      I1 => \i_alu/DAA_Q11_out\,
      I2 => \i_alu/DAA_Q0\(1),
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(1),
      I5 => i_reg_n_60,
      O => \F[2]_i_31_n_0\
    );
\F[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \BusB_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \BusB_reg_n_0_[4]\,
      O => \F[2]_i_32_n_0\
    );
\F[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF808080BF80BFBF"
    )
        port map (
      I0 => \F[2]_i_7_n_0\,
      I1 => I_INRC,
      I2 => \tstate[6]_i_4_n_0\,
      I3 => \F[2]_i_8_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F_reg[2]_i_9_n_0\,
      O => \F[2]_i_4_n_0\
    );
\F[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \F[2]_i_10_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => I_BT,
      O => \F[2]_i_5_n_0\
    );
\F[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8FFFFF"
    )
        port map (
      I0 => I_INRC,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => \F[4]_i_3_n_0\,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[2]_i_5_n_0\,
      I5 => \^busack_reg_0\,
      O => \F[2]_i_6_n_0\
    );
\F[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \F[2]_i_11_n_0\,
      O => \F[2]_i_7_n_0\
    );
\F[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_5_in(1),
      I1 => \ACC[7]_i_5_n_0\,
      I2 => Fp(2),
      O => \F[2]_i_8_n_0\
    );
\F[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[3]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => \F[5]_i_5_n_0\,
      I5 => \F_reg_n_0_[3]\,
      O => \F[3]_i_1_n_0\
    );
\F[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \F[6]_i_2_n_0\,
      I2 => ALU_Q(3),
      I3 => \F[5]_i_6_n_0\,
      I4 => \F[3]_i_3_n_0\,
      O => \F[3]_i_2_n_0\
    );
\F[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => Fp(3),
      I1 => ExchangeAF,
      I2 => \ACC_reg_n_0_[3]\,
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[3]_i_4_n_0\,
      O => \F[3]_i_3_n_0\
    );
\F[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[3]_i_5_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \BusB_reg_n_0_[3]\,
      I3 => \F[5]_i_11_n_0\,
      I4 => \i_alu/Q_t\(3),
      O => \F[3]_i_4_n_0\
    );
\F[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \BusB_reg_n_0_[3]\,
      I4 => \F[2]_i_18_n_0\,
      I5 => i_reg_n_43,
      O => \F[3]_i_6_n_0\
    );
\F[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => i_reg_n_41,
      I1 => \i_alu/p_9_in\,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[3]\,
      O => \F[3]_i_7_n_0\
    );
\F[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[4]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[4]_i_3_n_0\,
      I4 => \F[7]_i_4_n_0\,
      I5 => \F_reg_n_0_[4]\,
      O => \F[4]_i_1_n_0\
    );
\F[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA3FAA00AA00"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \tstate[6]_i_4_n_0\,
      I2 => I_INRC,
      I3 => \F[6]_i_2_n_0\,
      I4 => \F[5]_i_6_n_0\,
      I5 => \F_reg[4]_i_4_n_0\,
      O => \F[4]_i_2_n_0\
    );
\F[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => \F[5]_i_4_n_0\,
      I1 => \ACC[7]_i_5_n_0\,
      I2 => ExchangeAF,
      I3 => \IR[7]_i_3_n_0\,
      O => \F[4]_i_3_n_0\
    );
\F[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8BB88BB8B8"
    )
        port map (
      I0 => \F[4]_i_7_n_0\,
      I1 => ALU_Op_r(3),
      I2 => ALU_Op_r(1),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(2),
      I5 => \i_alu/p_0_in\,
      O => \F[4]_i_5_n_0\
    );
\F[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF400F4"
    )
        port map (
      I0 => I_SCF,
      I1 => \F_reg_n_0_[0]\,
      I2 => \F[0]_i_4_n_0\,
      I3 => ExchangeAF,
      I4 => Fp(4),
      I5 => \ACC[7]_i_5_n_0\,
      O => \F[4]_i_6_n_0\
    );
\F[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACF0AC0"
    )
        port map (
      I0 => \F[4]_i_8_n_0\,
      I1 => \F_reg_n_0_[4]\,
      I2 => ALU_Op_r(1),
      I3 => ALU_Op_r(2),
      I4 => ALU_Op_r(0),
      O => \F[4]_i_7_n_0\
    );
\F[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000222CCC0"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      I4 => \F_reg_n_0_[1]\,
      I5 => ALU_Op_r(0),
      O => \F[4]_i_8_n_0\
    );
\F[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE22222022"
    )
        port map (
      I0 => \F[5]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \F[5]_i_3_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => \F[5]_i_5_n_0\,
      I5 => \F_reg_n_0_[5]\,
      O => \F[5]_i_1_n_0\
    );
\F[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(0),
      I2 => ALU_Op_r(2),
      O => \F[5]_i_11_n_0\
    );
\F[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \BusB_reg_n_0_[5]\,
      I4 => \F[2]_i_18_n_0\,
      I5 => i_reg_n_51,
      O => \F[5]_i_12_n_0\
    );
\F[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \i_alu/p_10_in\,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[5]\,
      O => \F[5]_i_13_n_0\
    );
\F[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => i_reg_n_72,
      I1 => \F[6]_i_2_n_0\,
      I2 => ALU_Q(1),
      I3 => \F[5]_i_6_n_0\,
      I4 => \F[5]_i_7_n_0\,
      O => \F[5]_i_2_n_0\
    );
\F[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFFEEEEEEEE"
    )
        port map (
      I0 => \F[5]_i_6_n_0\,
      I1 => \F[6]_i_2_n_0\,
      I2 => I_CPL,
      I3 => \F[0]_i_4_n_0\,
      I4 => \IR[7]_i_3_n_0\,
      I5 => \tstate[6]_i_4_n_0\,
      O => \F[5]_i_3_n_0\
    );
\F[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB0BBBBBB"
    )
        port map (
      I0 => \mcycle[6]_i_9_n_0\,
      I1 => Save_ALU_r_reg_n_0,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(3),
      I5 => ALU_Op_r(1),
      O => \F[5]_i_4_n_0\
    );
\F[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => ExchangeAF,
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \F[5]_i_5_n_0\
    );
\F[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => I_BT,
      I1 => tstate(1),
      O => \F[5]_i_6_n_0\
    );
\F[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => Fp(5),
      I1 => ExchangeAF,
      I2 => \ACC_reg_n_0_[5]\,
      I3 => \F[0]_i_4_n_0\,
      I4 => \F[5]_i_4_n_0\,
      I5 => \F[5]_i_9_n_0\,
      O => \F[5]_i_7_n_0\
    );
\F[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => i_reg_n_23,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => I_CPL
    );
\F[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[5]_i_10_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \BusB_reg_n_0_[5]\,
      I3 => \F[5]_i_11_n_0\,
      I4 => \i_alu/Q_t\(5),
      O => \F[5]_i_9_n_0\
    );
\F[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F[6]_i_3_n_0\,
      I3 => \F[7]_i_5_n_0\,
      I4 => \F_reg_n_0_[6]\,
      O => \F[6]_i_1_n_0\
    );
\F[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(2),
      I3 => Read_To_Reg_r(3),
      I4 => Read_To_Reg_r(1),
      O => \F[6]_i_2_n_0\
    );
\F[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080BFBFBF80"
    )
        port map (
      I0 => \F[6]_i_4_n_0\,
      I1 => I_INRC,
      I2 => \tstate[6]_i_4_n_0\,
      I3 => \F[5]_i_4_n_0\,
      I4 => IncDecZ_i_3_n_0,
      I5 => \F[6]_i_6_n_0\,
      O => \F[6]_i_3_n_0\
    );
\F[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \F[6]_i_7_n_0\,
      O => \F[6]_i_4_n_0\
    );
\F[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \F[7]_i_6_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => I_INRC
    );
\F[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EF0000"
    )
        port map (
      I0 => \F[6]_i_8_n_0\,
      I1 => p_2_in(7),
      I2 => \ACC[7]_i_5_n_0\,
      I3 => Fp(6),
      I4 => \F[5]_i_4_n_0\,
      O => \F[6]_i_6_n_0\
    );
\F[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      O => \F[6]_i_7_n_0\
    );
\F[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \I_reg_n_0_[2]\,
      I1 => \I_reg_n_0_[1]\,
      I2 => \I_reg_n_0_[3]\,
      I3 => \F[6]_i_9_n_0\,
      O => \F[6]_i_8_n_0\
    );
\F[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \I_reg_n_0_[5]\,
      I1 => \I_reg_n_0_[6]\,
      I2 => \I_reg_n_0_[0]\,
      I3 => \I_reg_n_0_[4]\,
      O => \F[6]_i_9_n_0\
    );
\F[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \F[7]_i_2_n_0\,
      I1 => \F[7]_i_3_n_0\,
      I2 => Q(7),
      I3 => \F[7]_i_4_n_0\,
      I4 => \F[7]_i_5_n_0\,
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_1_n_0\
    );
\F[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i_alu/p_5_in\,
      I1 => \F[2]_i_18_n_0\,
      I2 => i_reg_n_53,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_11_n_0\
    );
\F[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => \BusA_reg_n_0_[7]\,
      I1 => i_reg_n_52,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[7]\,
      O => \F[7]_i_12_n_0\
    );
\F[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      O => \i_alu/p_5_in\
    );
\F[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \F[6]_i_2_n_0\,
      O => \F[7]_i_2_n_0\
    );
\F[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \F[6]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \F[7]_i_6_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_4_n_0\,
      I5 => \F[7]_i_7_n_0\,
      O => \F[7]_i_3_n_0\
    );
\F[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ISet_reg_n_0_[1]\,
      I1 => \F[7]_i_6_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \tstate[6]_i_4_n_0\,
      O => \F[7]_i_4_n_0\
    );
\F[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545454545454545"
    )
        port map (
      I0 => \^busack_reg_rep_0\,
      I1 => \F[6]_i_2_n_0\,
      I2 => \F[4]_i_3_n_0\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => \F[7]_i_8_n_0\,
      I5 => \ISet_reg_n_0_[1]\,
      O => \F[7]_i_5_n_0\
    );
\F[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \F[7]_i_6_n_0\
    );
\F[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => \F[7]_i_9_n_0\,
      I1 => p_2_in(7),
      I2 => \ACC[7]_i_5_n_0\,
      I3 => Fp(7),
      I4 => \F[5]_i_4_n_0\,
      O => \F[7]_i_7_n_0\
    );
\F[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => iorq_n_inv_i_8_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \F[7]_i_8_n_0\
    );
\F[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \F_reg[7]_i_10_n_0\,
      I1 => ALU_Op_r(3),
      I2 => \F_reg_n_0_[7]\,
      I3 => Arith16_r,
      I4 => \i_alu/Q_t\(7),
      O => \F[7]_i_9_n_0\
    );
\F_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[0]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[0]\
    );
\F_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[0]_i_9_n_0\,
      I1 => \F[0]_i_10_n_0\,
      O => \F_reg[0]_i_5_n_0\,
      S => ALU_Op_r(3)
    );
\F_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[1]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[1]\
    );
\F_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[2]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[2]\
    );
\F_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[2]_i_12_n_0\,
      I1 => \F[2]_i_13_n_0\,
      O => \F_reg[2]_i_9_n_0\,
      S => ALU_Op_r(3)
    );
\F_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[3]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[3]\
    );
\F_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[3]_i_6_n_0\,
      I1 => \F[3]_i_7_n_0\,
      O => \F_reg[3]_i_5_n_0\,
      S => IncDecZ_i_11_n_0
    );
\F_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[4]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[4]\
    );
\F_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[4]_i_5_n_0\,
      I1 => \F[4]_i_6_n_0\,
      O => \F_reg[4]_i_4_n_0\,
      S => \F[5]_i_4_n_0\
    );
\F_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[5]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[5]\
    );
\F_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[5]_i_12_n_0\,
      I1 => \F[5]_i_13_n_0\,
      O => \F_reg[5]_i_10_n_0\,
      S => IncDecZ_i_11_n_0
    );
\F_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[6]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[6]\
    );
\F_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \F[7]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \F_reg_n_0_[7]\
    );
\F_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \F[7]_i_11_n_0\,
      I1 => \F[7]_i_12_n_0\,
      O => \F_reg[7]_i_10_n_0\,
      S => IncDecZ_i_11_n_0
    );
\Fp_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[0]\,
      PRE => \^rst_n_0\,
      Q => Fp(0)
    );
\Fp_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[1]\,
      PRE => \^rst_n_0\,
      Q => Fp(1)
    );
\Fp_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[2]\,
      PRE => \^rst_n_0\,
      Q => Fp(2)
    );
\Fp_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[3]\,
      PRE => \^rst_n_0\,
      Q => Fp(3)
    );
\Fp_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[4]\,
      PRE => \^rst_n_0\,
      Q => Fp(4)
    );
\Fp_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[5]\,
      PRE => \^rst_n_0\,
      Q => Fp(5)
    );
\Fp_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[6]\,
      PRE => \^rst_n_0\,
      Q => Fp(6)
    );
\Fp_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => Ap,
      D => \F_reg_n_0_[7]\,
      PRE => \^rst_n_0\,
      Q => Fp(7)
    );
Halt_FF_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => Halt_FF,
      I2 => Halt_FF_reg_n_0,
      O => Halt_FF_i_1_n_0
    );
Halt_FF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A2A00000000"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => BusReq_s,
      I2 => \^busack_reg_rep_0\,
      I3 => cpu_wait,
      I4 => tstate(2),
      I5 => Halt,
      O => Halt_FF
    );
Halt_FF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => Halt_FF_i_4_n_0,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \ISet_reg_n_0_[1]\,
      O => Halt
    );
Halt_FF_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => Halt_FF_i_4_n_0
    );
Halt_FF_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => Halt_FF_i_1_n_0,
      Q => Halt_FF_reg_n_0
    );
\IR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_i_1_n_0\
    );
\IR[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_rep_i_1_n_0\
    );
\IR[0]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(0),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[0]_rep_i_1__0_n_0\
    );
\IR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(1),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[1]_i_1_n_0\
    );
\IR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(2),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[2]_i_1_n_0\
    );
\IR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(3),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[3]_i_1_n_0\
    );
\IR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(4),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[4]_i_1_n_0\
    );
\IR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(5),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[5]_i_1_n_0\
    );
\IR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(6),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[6]_i_1_n_0\
    );
\IR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \ISet_reg_n_0_[1]\,
      I3 => \IR[7]_i_3_n_0\,
      I4 => \IR[7]_i_4_n_0\,
      I5 => \^busack_reg_0\,
      O => IR
    );
\IR[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^mem_reg\(7),
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => \IR[7]_i_3_n_0\,
      O => \IR[7]_i_2_n_0\
    );
\IR[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \tstate_reg_n_0_[3]\,
      I2 => tstate(1),
      I3 => tstate(2),
      O => \IR[7]_i_3_n_0\
    );
\IR[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cpu_wait,
      I1 => tstate(2),
      O => \IR[7]_i_4_n_0\
    );
\IR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[0]_i_1_n_0\,
      Q => \IR_reg_n_0_[0]\
    );
\IR_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[0]_rep_i_1_n_0\,
      Q => \IR_reg[0]_rep_n_0\
    );
\IR_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[0]_rep_i_1__0_n_0\,
      Q => \IR_reg[0]_rep__0_n_0\
    );
\IR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[1]_i_1_n_0\,
      Q => \IR_reg_n_0_[1]\
    );
\IR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[2]_i_1_n_0\,
      Q => \IR_reg_n_0_[2]\
    );
\IR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[3]_i_1_n_0\,
      Q => \IR_reg_n_0_[3]\
    );
\IR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[4]_i_1_n_0\,
      Q => \IR_reg_n_0_[4]\
    );
\IR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[5]_i_1_n_0\,
      Q => \IR_reg_n_0_[5]\
    );
\IR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[6]_i_1_n_0\,
      Q => \IR_reg_n_0_[6]\
    );
\IR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => IR,
      CLR => \^rst_n_0\,
      D => \IR[7]_i_2_n_0\,
      Q => \IR_reg_n_0_[7]\
    );
\ISet[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7000"
    )
        port map (
      I0 => Prefix(1),
      I1 => \IR[7]_i_3_n_0\,
      I2 => Prefix(0),
      I3 => ISet,
      I4 => \ISet_reg_n_0_[0]\,
      O => \ISet[0]_i_1_n_0\
    );
\ISet[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => Prefix(1),
      I1 => \IR[7]_i_3_n_0\,
      I2 => Prefix(0),
      I3 => ISet,
      I4 => \ISet_reg_n_0_[1]\,
      O => \ISet[1]_i_1_n_0\
    );
\ISet[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \ISet[1]_i_5_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Prefix(1)
    );
\ISet[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \ISet[1]_i_6_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Prefix(0)
    );
\ISet[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000F200F0"
    )
        port map (
      I0 => Prefix(0),
      I1 => Prefix(1),
      I2 => XY_Ind_i_2_n_0,
      I3 => \^busack_reg_0\,
      I4 => \mcycle_reg_n_0_[5]\,
      I5 => \IR[7]_i_3_n_0\,
      O => ISet
    );
\ISet[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \ISet[1]_i_5_n_0\
    );
\ISet[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040080008000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \ISet[1]_i_6_n_0\
    );
\ISet_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \ISet[0]_i_1_n_0\,
      Q => \ISet_reg_n_0_[0]\
    );
\ISet_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \ISet[1]_i_1_n_0\,
      Q => \ISet_reg_n_0_[1]\
    );
\I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \I[7]_i_2_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \^busack_reg_0\,
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \I[7]_i_3_n_0\,
      I5 => \I[7]_i_4_n_0\,
      O => I
    );
\I[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \I[7]_i_2_n_0\
    );
\I[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \I[7]_i_5_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => \I[7]_i_3_n_0\
    );
\I[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \I[7]_i_6_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => \I[7]_i_4_n_0\
    );
\I[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \I[7]_i_5_n_0\
    );
\I[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \I[7]_i_6_n_0\
    );
\I_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[0]\,
      Q => \I_reg_n_0_[0]\
    );
\I_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[1]\,
      Q => \I_reg_n_0_[1]\
    );
\I_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[2]\,
      Q => \I_reg_n_0_[2]\
    );
\I_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[3]\,
      Q => \I_reg_n_0_[3]\
    );
\I_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[4]\,
      Q => \I_reg_n_0_[4]\
    );
\I_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[5]\,
      Q => \I_reg_n_0_[5]\
    );
\I_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[6]\,
      Q => \I_reg_n_0_[6]\
    );
\I_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => I,
      CLR => \^rst_n_0\,
      D => \ACC_reg_n_0_[7]\,
      Q => p_2_in(7)
    );
IncDecZ_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \tstate_reg_n_0_[3]\,
      O => IncDecZ_i_10_n_0
    );
IncDecZ_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ALU_Op_r(1),
      I1 => ALU_Op_r(2),
      O => IncDecZ_i_11_n_0
    );
IncDecZ_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \F[2]_i_17_n_0\,
      I1 => \F[2]_i_18_n_0\,
      I2 => IncDecZ_i_16_n_0,
      I3 => IncDecZ_i_17_n_0,
      I4 => IncDecZ_i_18_n_0,
      I5 => \F_reg_n_0_[6]\,
      O => IncDecZ_i_12_n_0
    );
IncDecZ_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFAACF00A0AAC0"
    )
        port map (
      I0 => IncDecZ_i_19_n_0,
      I1 => IncDecZ_i_20_n_0,
      I2 => ALU_Op_r(2),
      I3 => ALU_Op_r(0),
      I4 => ALU_Op_r(1),
      I5 => \F_reg_n_0_[6]\,
      O => IncDecZ_i_13_n_0
    );
IncDecZ_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_alu/Q_t\(3),
      I1 => \i_alu/Q_t\(4),
      I2 => \i_alu/Q_t\(1),
      I3 => \i_alu/Q_t\(2),
      O => IncDecZ_i_14_n_0
    );
IncDecZ_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFA"
    )
        port map (
      I0 => i_reg_n_53,
      I1 => \BusA_reg_n_0_[7]\,
      I2 => \BusA_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \BusA_reg_n_0_[3]\,
      I5 => i_reg_n_51,
      O => IncDecZ_i_16_n_0
    );
IncDecZ_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFA"
    )
        port map (
      I0 => i_reg_n_63,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => i_reg_n_61,
      I3 => \BusA_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \BusA_reg_n_0_[0]\,
      O => IncDecZ_i_17_n_0
    );
IncDecZ_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \ISet_reg_n_0_[1]\,
      O => IncDecZ_i_18_n_0
    );
IncDecZ_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \BusA_reg_n_0_[5]\,
      I1 => \BusA_reg_n_0_[4]\,
      I2 => \BusA_reg_n_0_[6]\,
      I3 => \BusA_reg_n_0_[7]\,
      I4 => IncDecZ_i_21_n_0,
      O => IncDecZ_i_19_n_0
    );
IncDecZ_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => Save_ALU_r_reg_n_0,
      I2 => \mcycle[6]_i_9_n_0\,
      O => IncDecZ_i_2_n_0
    );
IncDecZ_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i_alu/p_10_in\,
      I1 => i_reg_n_58,
      I2 => IncDecZ_i_22_n_0,
      I3 => IncDecZ_i_23_n_0,
      I4 => \i_alu/p_9_in\,
      I5 => i_reg_n_57,
      O => IncDecZ_i_20_n_0
    );
IncDecZ_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => ALU_Op_r(0),
      I2 => \BusB_reg_n_0_[2]\,
      I3 => i_reg_n_41,
      I4 => i_reg_n_59,
      I5 => i_reg_n_44,
      O => IncDecZ_i_21_n_0
    );
IncDecZ_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAA3C3CFFAA"
    )
        port map (
      I0 => IncDecZ_i_24_n_0,
      I1 => \i_alu/DAA_Q__1\(6),
      I2 => i_reg_n_56,
      I3 => i_reg_n_55,
      I4 => \F_reg_n_0_[1]\,
      I5 => \i_alu/DAA_Q0_in\(7),
      O => IncDecZ_i_22_n_0
    );
IncDecZ_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \i_alu/DAA_Q__0\(1),
      I1 => \i_alu/DAA_Q11_out\,
      I2 => \i_alu/DAA_Q0\(1),
      I3 => \F_reg_n_0_[1]\,
      I4 => \i_alu/DAA_Q__1\(1),
      I5 => i_reg_n_60,
      O => IncDecZ_i_23_n_0
    );
IncDecZ_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAB8B0"
    )
        port map (
      I0 => \i_alu/DAA_Q0\(6),
      I1 => \i_alu/DAA_Q\(7),
      I2 => \i_alu/DAA_Q\(6),
      I3 => \i_alu/DAA_Q\(5),
      I4 => \i_alu/DAA_Q\(8),
      I5 => \F_reg_n_0_[0]\,
      O => IncDecZ_i_24_n_0
    );
IncDecZ_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \i_alu/DAA_Q__1\(5),
      I1 => \i_alu/DAA_Q__1\(6),
      I2 => \i_alu/DAA_Q13_out\,
      I3 => \i_alu/DAA_Q__1\(7),
      O => \i_alu/DAA_Q0_in\(7)
    );
IncDecZ_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11EA"
    )
        port map (
      I0 => \F_reg_n_0_[4]\,
      I1 => \BusA_reg_n_0_[3]\,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => \BusA_reg_n_0_[1]\,
      O => \i_alu/DAA_Q__0\(1)
    );
IncDecZ_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB888BB8B88888"
    )
        port map (
      I0 => IncDecZ_reg_i_6_n_0,
      I1 => ALU_Op_r(3),
      I2 => Arith16_r,
      I3 => Z16_r,
      I4 => \F_reg_n_0_[6]\,
      I5 => IncDecZ_i_7_n_0,
      O => IncDecZ_i_3_n_0
    );
IncDecZ_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => IncDecZ_i_10_n_0,
      I1 => tstate(2),
      I2 => i_reg_n_20,
      I3 => p_3_in108_in,
      I4 => \^busack_reg_0\,
      I5 => i_reg_n_19,
      O => IncDecZ22_out
    );
IncDecZ_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \i_alu/Q_t\(6),
      I1 => \i_alu/Q_t\(5),
      I2 => \i_alu/Q_t\(7),
      I3 => \i_alu/Q_t\(0),
      I4 => IncDecZ_i_14_n_0,
      O => IncDecZ_i_7_n_0
    );
IncDecZ_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_reg_n_69,
      I1 => i_reg_n_73,
      I2 => i_reg_n_79,
      I3 => i_reg_n_80,
      O => IncDecZ_i_8_n_0
    );
IncDecZ_reg: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => i_reg_n_68,
      Q => IncDecZ_reg_n_0,
      R => '0'
    );
IncDecZ_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => IncDecZ_i_12_n_0,
      I1 => IncDecZ_i_13_n_0,
      O => IncDecZ_reg_i_6_n_0,
      S => IncDecZ_i_11_n_0
    );
IntE_FF2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => SetEI,
      I1 => tstate(2),
      I2 => IntE_FF2_i_3_n_0,
      I3 => p_5_in(1),
      O => IntE_FF2_i_1_n_0
    );
IntE_FF2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => IntE_FF2_i_4_n_0,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \ISet_reg_n_0_[1]\,
      O => SetEI
    );
IntE_FF2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => IntE_FF2_i_5_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => IntE_FF2_i_3_n_0
    );
IntE_FF2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[1]\,
      O => IntE_FF2_i_4_n_0
    );
IntE_FF2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => IntE_FF2_i_5_n_0
    );
IntE_FF2_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => IntE_FF2_i_1_n_0,
      Q => p_5_in(1)
    );
NMICycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FF00000200"
    )
        port map (
      I0 => NMI_s_reg_n_0,
      I1 => Prefix(1),
      I2 => Prefix(0),
      I3 => NMICycle_i_2_n_0,
      I4 => mreq_n_inv_i_2_n_0,
      I5 => NMICycle_reg_n_0,
      O => NMICycle_i_1_n_0
    );
NMICycle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \tstate[6]_i_4_n_0\,
      I4 => BusReq_s,
      O => NMICycle_i_2_n_0
    );
NMICycle_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => NMICycle_i_1_n_0,
      Q => NMICycle_reg_n_0
    );
NMI_s_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5510"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => cpu_nmi,
      I2 => Oldnmi_n,
      I3 => NMI_s_reg_n_0,
      O => NMI_s_i_1_n_0
    );
NMI_s_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => NMI_s_i_1_n_0,
      Q => NMI_s_reg_n_0
    );
No_BTR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222FFFFF333F"
    )
        port map (
      I0 => I_BT,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \F_reg_n_0_[2]\,
      I3 => \F[2]_i_5_n_0\,
      I4 => \F_reg_n_0_[6]\,
      I5 => BTR_r_i_2_n_0,
      O => No_BTR0
    );
No_BTR_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => No_BTR0,
      Q => No_BTR
    );
Oldnmi_n_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => cpu_nmi,
      Q => Oldnmi_n
    );
\PC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007500750075"
    )
        port map (
      I0 => \PC[0]_i_3_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \PC[0]_i_4_n_0\,
      I3 => \^busack_reg_0\,
      I4 => \A[15]_i_4_n_0\,
      I5 => BTR_r,
      O => PC
    );
\PC[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PC[0]_i_25_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      O => Call
    );
\PC[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \PC[0]_i_26_n_0\,
      I2 => \ISet_reg_n_0_[1]\,
      O => JumpE
    );
\PC[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \PC[0]_i_27_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => Halt_FF_i_4_n_0,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \PC[0]_i_28_n_0\,
      O => \PC[0]_i_15_n_0\
    );
\PC[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(2)
    );
\PC[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_12_n_0\,
      I3 => \A[15]_i_11_n_0\,
      O => \PC[0]_i_19_n_0\
    );
\PC[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(2),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[0]_i_20_n_0\
    );
\PC[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(1)
    );
\PC[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(1),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[0]_i_23_n_0\
    );
\PC[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \PC[0]_i_33_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \PC[0]_i_25_n_0\
    );
\PC[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \PC[0]_i_34_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \PC[0]_i_26_n_0\
    );
\PC[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \PC[0]_i_27_n_0\
    );
\PC[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \PC_reg[0]_i_35_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \PC[0]_i_36_n_0\,
      O => \PC[0]_i_28_n_0\
    );
\PC[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Call,
      I1 => Halt,
      I2 => Jump,
      I3 => NMICycle_reg_n_0,
      I4 => Halt_FF_reg_n_0,
      I5 => XY_Ind_i_2_n_0,
      O => \PC[0]_i_3_n_0\
    );
\PC[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \mcycle[6]_i_8_n_0\,
      I2 => \A[15]_i_12_n_0\,
      O => \PC[0]_i_30_n_0\
    );
\PC[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B00"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_33_n_0\
    );
\PC[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8A00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_34_n_0\
    );
\PC[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBF088F0"
    )
        port map (
      I0 => \PC[0]_i_43_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \PC[0]_i_44_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => Save_ALU_r_i_6_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => \PC[0]_i_36_n_0\
    );
\PC[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[3]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(3),
      O => \PC[0]_i_37_n_0\
    );
\PC[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[2]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(2),
      O => \PC[0]_i_38_n_0\
    );
\PC[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[1]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(1),
      O => \PC[0]_i_39_n_0\
    );
\PC[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      I4 => \PC[0]_i_15_n_0\,
      I5 => \mcycle_reg_n_0_[5]\,
      O => \PC[0]_i_4_n_0\
    );
\PC[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A65"
    )
        port map (
      I0 => \PC_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      O => \PC[0]_i_40_n_0\
    );
\PC[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAE4E0E00000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \TmpAddr[7]_i_10_n_0\,
      I4 => \mcycles[1]_i_13_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \PC[0]_i_41_n_0\
    );
\PC[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4500"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \TmpAddr[15]_i_12_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_42_n_0\
    );
\PC[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \PC[0]_i_43_n_0\
    );
\PC[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8FFFF00C80000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \PC[0]_i_45_n_0\,
      O => \PC[0]_i_44_n_0\
    );
\PC[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F302020"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \PC[0]_i_46_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \PC[0]_i_45_n_0\
    );
\PC[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      O => \PC[0]_i_46_n_0\
    );
\PC[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(3),
      O => \PC[0]_i_5_n_0\
    );
\PC[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(2),
      O => \PC[0]_i_6_n_0\
    );
\PC[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(1),
      O => \PC[0]_i_7_n_0\
    );
\PC[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"808A"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => Q(0),
      I2 => JumpE,
      I3 => BTR_r_reg_n_0,
      O => \PC[0]_i_8_n_0\
    );
\PC[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(14),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_10_n_0\
    );
\PC[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(6),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_11_n_0\
    );
\PC[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[5]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_12_n_0\
    );
\PC[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(13),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_13_n_0\
    );
\PC[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(5),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_14_n_0\
    );
\PC[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[4]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_15_n_0\
    );
\PC[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(12),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[12]_i_16_n_0\
    );
\PC[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(4),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[12]_i_17_n_0\
    );
\PC[12]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(7),
      I1 => B(15),
      O => \PC[12]_i_18_n_0\
    );
\PC[12]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(6),
      I1 => B(15),
      O => \PC[12]_i_19_n_0\
    );
\PC[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(5),
      I1 => B(15),
      O => \PC[12]_i_20_n_0\
    );
\PC[12]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(4),
      I1 => B(15),
      O => \PC[12]_i_21_n_0\
    );
\PC[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(7),
      I1 => B(15),
      O => \PC[12]_i_6_n_0\
    );
\PC[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_7_n_0\
    );
\PC[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[6]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[12]_i_9_n_0\
    );
\PC[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(15)
    );
\PC[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(6)
    );
\PC[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(6),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[4]_i_15_n_0\
    );
\PC[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => JumpE,
      I2 => BTR_r_reg_n_0,
      O => B(5)
    );
\PC[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(5),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[4]_i_18_n_0\
    );
\PC[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => B(15),
      O => \PC[4]_i_2_n_0\
    );
\PC[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PC_reg_n_0_[7]\,
      I1 => B(15),
      O => \PC[4]_i_20_n_0\
    );
\PC[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[6]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(6),
      O => \PC[4]_i_21_n_0\
    );
\PC[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[5]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(5),
      O => \PC[4]_i_22_n_0\
    );
\PC[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \PC_reg_n_0_[4]\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(4),
      O => \PC[4]_i_23_n_0\
    );
\PC[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(6),
      O => \PC[4]_i_3_n_0\
    );
\PC[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(5),
      O => \PC[4]_i_4_n_0\
    );
\PC[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => BTR_r_reg_n_0,
      I2 => JumpE,
      I3 => Q(4),
      O => \PC[4]_i_5_n_0\
    );
\PC[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(10),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_10_n_0\
    );
\PC[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(2),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_11_n_0\
    );
\PC[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[1]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_12_n_0\
    );
\PC[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(9),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_13_n_0\
    );
\PC[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(1),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_14_n_0\
    );
\PC[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[0]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_15_n_0\
    );
\PC[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(8),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_16_n_0\
    );
\PC[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(0),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_17_n_0\
    );
\PC[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(3),
      I1 => B(15),
      O => \PC[8]_i_19_n_0\
    );
\PC[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(2),
      I1 => B(15),
      O => \PC[8]_i_20_n_0\
    );
\PC[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(1),
      I1 => B(15),
      O => \PC[8]_i_21_n_0\
    );
\PC[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data7(0),
      I1 => B(15),
      O => \PC[8]_i_22_n_0\
    );
\PC[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[3]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_6_n_0\
    );
\PC[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => PC16(11),
      I5 => \PC[0]_i_4_n_0\,
      O => \PC[8]_i_7_n_0\
    );
\PC[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => data7(3),
      I1 => tstate(2),
      I2 => tstate(1),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \PC[8]_i_8_n_0\
    );
\PC[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I_reg_n_0_[2]\,
      I1 => \A[15]_i_4_n_0\,
      O => \PC[8]_i_9_n_0\
    );
\PC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_148,
      Q => \PC_reg_n_0_[0]\
    );
\PC_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PC_reg[0]_i_29_n_0\,
      CO(2) => \PC_reg[0]_i_29_n_1\,
      CO(1) => \PC_reg[0]_i_29_n_2\,
      CO(0) => \PC_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg_n_0_[3]\,
      DI(2) => \PC_reg_n_0_[2]\,
      DI(1) => \PC_reg_n_0_[1]\,
      DI(0) => \PC_reg_n_0_[0]\,
      O(3 downto 0) => PC16(3 downto 0),
      S(3) => \PC[0]_i_37_n_0\,
      S(2) => \PC[0]_i_38_n_0\,
      S(1) => \PC[0]_i_39_n_0\,
      S(0) => \PC[0]_i_40_n_0\
    );
\PC_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PC[0]_i_41_n_0\,
      I1 => \PC[0]_i_42_n_0\,
      O => \PC_reg[0]_i_35_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\PC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_154,
      Q => data7(2)
    );
\PC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_153,
      Q => data7(3)
    );
\PC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_160,
      Q => data7(4)
    );
\PC_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[8]_i_18_n_0\,
      CO(3) => \NLW_PC_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \PC_reg[12]_i_8_n_1\,
      CO(1) => \PC_reg[12]_i_8_n_2\,
      CO(0) => \PC_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data7(6 downto 4),
      O(3 downto 0) => PC16(15 downto 12),
      S(3) => \PC[12]_i_18_n_0\,
      S(2) => \PC[12]_i_19_n_0\,
      S(1) => \PC[12]_i_20_n_0\,
      S(0) => \PC[12]_i_21_n_0\
    );
\PC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_159,
      Q => data7(5)
    );
\PC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_158,
      Q => data7(6)
    );
\PC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_157,
      Q => data7(7)
    );
\PC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_147,
      Q => \PC_reg_n_0_[1]\
    );
\PC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_146,
      Q => \PC_reg_n_0_[2]\
    );
\PC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_145,
      Q => \PC_reg_n_0_[3]\
    );
\PC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_152,
      Q => \PC_reg_n_0_[4]\
    );
\PC_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[0]_i_29_n_0\,
      CO(3) => \PC_reg[4]_i_12_n_0\,
      CO(2) => \PC_reg[4]_i_12_n_1\,
      CO(1) => \PC_reg[4]_i_12_n_2\,
      CO(0) => \PC_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \PC_reg_n_0_[7]\,
      DI(2) => \PC_reg_n_0_[6]\,
      DI(1) => \PC_reg_n_0_[5]\,
      DI(0) => \PC_reg_n_0_[4]\,
      O(3 downto 0) => PC16(7 downto 4),
      S(3) => \PC[4]_i_20_n_0\,
      S(2) => \PC[4]_i_21_n_0\,
      S(1) => \PC[4]_i_22_n_0\,
      S(0) => \PC[4]_i_23_n_0\
    );
\PC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_151,
      Q => \PC_reg_n_0_[5]\
    );
\PC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_150,
      Q => \PC_reg_n_0_[6]\
    );
\PC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_149,
      Q => \PC_reg_n_0_[7]\
    );
\PC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_156,
      Q => data7(0)
    );
\PC_reg[8]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[4]_i_12_n_0\,
      CO(3) => \PC_reg[8]_i_18_n_0\,
      CO(2) => \PC_reg[8]_i_18_n_1\,
      CO(1) => \PC_reg[8]_i_18_n_2\,
      CO(0) => \PC_reg[8]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data7(3 downto 0),
      O(3 downto 0) => PC16(11 downto 8),
      S(3) => \PC[8]_i_19_n_0\,
      S(2) => \PC[8]_i_20_n_0\,
      S(1) => \PC[8]_i_21_n_0\,
      S(0) => \PC[8]_i_22_n_0\
    );
\PC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => PC,
      CLR => \^rst_n_0\,
      D => i_reg_n_155,
      Q => data7(1)
    );
\Pre_XY_F_M[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFFF00020000"
    )
        port map (
      I0 => \Pre_XY_F_M[0]_i_2_n_0\,
      I1 => \Pre_XY_F_M[1]_i_2_n_0\,
      I2 => \mcycle[6]_i_3_n_0\,
      I3 => BusReq_s,
      I4 => \mcycle[6]_i_4_n_0\,
      I5 => \Pre_XY_F_M_reg_n_0_[0]\,
      O => \Pre_XY_F_M[0]_i_1_n_0\
    );
\Pre_XY_F_M[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF1011"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \mcycle_reg_n_0_[4]\,
      O => \Pre_XY_F_M[0]_i_2_n_0\
    );
\Pre_XY_F_M[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF000E0000"
    )
        port map (
      I0 => \Pre_XY_F_M[1]_i_2_n_0\,
      I1 => \Pre_XY_F_M[1]_i_3_n_0\,
      I2 => \mcycle[6]_i_3_n_0\,
      I3 => BusReq_s,
      I4 => \mcycle[6]_i_4_n_0\,
      I5 => \Pre_XY_F_M_reg_n_0_[1]\,
      O => \Pre_XY_F_M[1]_i_1_n_0\
    );
\Pre_XY_F_M[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \Pre_XY_F_M[1]_i_4_n_0\,
      O => \Pre_XY_F_M[1]_i_2_n_0\
    );
\Pre_XY_F_M[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \Pre_XY_F_M[1]_i_3_n_0\
    );
\Pre_XY_F_M[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[2]\,
      O => \Pre_XY_F_M[1]_i_4_n_0\
    );
\Pre_XY_F_M[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => Pre_XY_F_M(2),
      I1 => \mcycle[6]_i_3_n_0\,
      I2 => BusReq_s,
      I3 => \mcycle[6]_i_4_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \Pre_XY_F_M[2]_i_1_n_0\
    );
\Pre_XY_F_M[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \Pre_XY_F_M[1]_i_2_n_0\,
      O => Pre_XY_F_M(2)
    );
\Pre_XY_F_M_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \Pre_XY_F_M[0]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[0]\
    );
\Pre_XY_F_M_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \Pre_XY_F_M[1]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[1]\
    );
\Pre_XY_F_M_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \Pre_XY_F_M[2]_i_1_n_0\,
      Q => \Pre_XY_F_M_reg_n_0_[2]\
    );
PreserveC_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => PreserveC_r_i_4_n_0,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \ISet_reg_n_0_[0]\,
      O => PreserveC_r_i_2_n_0
    );
PreserveC_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => PreserveC_r_i_5_n_0,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => PreserveC_r_i_3_n_0
    );
PreserveC_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFFFF"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      O => PreserveC_r_i_4_n_0
    );
PreserveC_r_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      O => PreserveC_r_i_5_n_0
    );
PreserveC_r_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => PreserveC,
      Q => PreserveC_r
    );
PreserveC_r_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => PreserveC_r_i_2_n_0,
      I1 => PreserveC_r_i_3_n_0,
      O => PreserveC,
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Read_To_Acc,
      I2 => Set_BusA_To(0),
      O => \Read_To_Reg_r[0]_i_1_n_0\
    );
\Read_To_Reg_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302020202020202"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_11_n_0\
    );
\Read_To_Reg_r[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_14_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[0]_i_15_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Read_To_Reg_r[4]_i_12_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_12_n_0\
    );
\Read_To_Reg_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FFFF70700000"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[3]\,
      O => \Read_To_Reg_r[0]_i_13_n_0\
    );
\Read_To_Reg_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_14_n_0\
    );
\Read_To_Reg_r[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_15_n_0\
    );
\Read_To_Reg_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_3_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \Read_To_Reg_r[0]_i_4_n_0\,
      O => Set_BusA_To(0)
    );
\Read_To_Reg_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_5_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[0]_i_3_n_0\
    );
\Read_To_Reg_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_6_n_0\,
      I1 => \Read_To_Reg_r[0]_i_7_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r_reg[0]_i_8_n_0\,
      O => \Read_To_Reg_r[0]_i_4_n_0\
    );
\Read_To_Reg_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808C0C0F0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[0]_i_9_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_5_n_0\
    );
\Read_To_Reg_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400088008800"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => i_reg_n_27,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \Read_To_Reg_r[0]_i_11_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[0]_i_6_n_0\
    );
\Read_To_Reg_r[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      O => \Read_To_Reg_r[0]_i_7_n_0\
    );
\Read_To_Reg_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006A002A00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[0]_i_9_n_0\
    );
\Read_To_Reg_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(1),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[1]_i_1_n_0\
    );
\Read_To_Reg_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202044004000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[1]_i_15_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \Read_To_Reg_r[1]_i_10_n_0\
    );
\Read_To_Reg_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030002000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_12_n_0\
    );
\Read_To_Reg_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C00080"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[1]_i_13_n_0\
    );
\Read_To_Reg_r[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      O => \Read_To_Reg_r[1]_i_14_n_0\
    );
\Read_To_Reg_r[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_15_n_0\
    );
\Read_To_Reg_r[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF0000"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[4]\,
      O => \Read_To_Reg_r[1]_i_16_n_0\
    );
\Read_To_Reg_r[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4E2E0A2A"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_17_n_0\
    );
\Read_To_Reg_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \Read_To_Reg_r_reg[1]_i_5_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \Read_To_Reg_r[1]_i_6_n_0\,
      O => \Read_To_Reg_r[1]_i_3_n_0\
    );
\Read_To_Reg_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \Read_To_Reg_r[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[1]_i_4_n_0\
    );
\Read_To_Reg_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Save_ALU_r_i_7_n_0,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \Read_To_Reg_r_reg[1]_i_11_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_12_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \Read_To_Reg_r[1]_i_6_n_0\
    );
\Read_To_Reg_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800003000"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[1]_i_14_n_0\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[1]_i_7_n_0\
    );
\Read_To_Reg_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100000000000FFFF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[1]_i_8_n_0\
    );
\Read_To_Reg_r[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_14_n_0\,
      O => \Read_To_Reg_r[1]_i_9_n_0\
    );
\Read_To_Reg_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(2),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[2]_i_1_n_0\
    );
\Read_To_Reg_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008088"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_10_n_0\
    );
\Read_To_Reg_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FFC800"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \ACC[7]_i_12_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_11_n_0\
    );
\Read_To_Reg_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070000000400"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \Read_To_Reg_r[2]_i_12_n_0\
    );
\Read_To_Reg_r[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      O => \Read_To_Reg_r[2]_i_13_n_0\
    );
\Read_To_Reg_r[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626E222A"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_14_n_0\
    );
\Read_To_Reg_r[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F0000"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      O => \Read_To_Reg_r[2]_i_15_n_0\
    );
\Read_To_Reg_r[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005040"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_16_n_0\
    );
\Read_To_Reg_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30AA2000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_17_n_0\
    );
\Read_To_Reg_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_3_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \ISet_reg_n_0_[0]\,
      I4 => \Read_To_Reg_r[2]_i_4_n_0\,
      O => Set_BusA_To(2)
    );
\Read_To_Reg_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r_reg[2]_i_5_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[2]_i_6_n_0\,
      O => \Read_To_Reg_r[2]_i_3_n_0\
    );
\Read_To_Reg_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_7_n_0\,
      I1 => \Read_To_Reg_r[2]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r[2]_i_9_n_0\,
      O => \Read_To_Reg_r[2]_i_4_n_0\
    );
\Read_To_Reg_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[2]_i_6_n_0\
    );
\Read_To_Reg_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30333000B800B800"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \Read_To_Reg_r[4]_i_10_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \Read_To_Reg_r[2]_i_12_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[2]_i_7_n_0\
    );
\Read_To_Reg_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFF00000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => \IR_reg_n_0_[5]\,
      O => \Read_To_Reg_r[2]_i_8_n_0\
    );
\Read_To_Reg_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_14_n_0\,
      I1 => \Read_To_Reg_r[2]_i_15_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[2]_i_16_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[2]_i_17_n_0\,
      O => \Read_To_Reg_r[2]_i_9_n_0\
    );
\Read_To_Reg_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => Set_BusA_To(3),
      I2 => Read_To_Acc,
      O => \Read_To_Reg_r[3]_i_1_n_0\
    );
\Read_To_Reg_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000504000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[3]_i_10_n_0\
    );
\Read_To_Reg_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[3]_i_11_n_0\
    );
\Read_To_Reg_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080F08000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \Read_To_Reg_r[3]_i_12_n_0\
    );
\Read_To_Reg_r[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \Read_To_Reg_r[3]_i_13_n_0\
    );
\Read_To_Reg_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Read_To_Reg_r[3]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[3]_i_7_n_0\,
      I3 => \ISet_reg_n_0_[0]\,
      O => Read_To_Acc
    );
\Read_To_Reg_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A404"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \Read_To_Reg_r[3]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \Read_To_Reg_r[3]_i_9_n_0\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \Read_To_Reg_r[3]_i_4_n_0\
    );
\Read_To_Reg_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500101000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[3]_i_10_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \Read_To_Reg_r[3]_i_5_n_0\
    );
\Read_To_Reg_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[6]\,
      O => \Read_To_Reg_r[3]_i_6_n_0\
    );
\Read_To_Reg_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000003000000"
    )
        port map (
      I0 => \Read_To_Reg_r[3]_i_11_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[3]_i_12_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[3]_i_7_n_0\
    );
\Read_To_Reg_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Read_To_Reg_r[3]_i_8_n_0\
    );
\Read_To_Reg_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \Read_To_Reg_r[3]_i_9_n_0\
    );
\Read_To_Reg_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate[6]_i_4_n_0\,
      I1 => \Read_To_Reg_r[4]_i_2_n_0\,
      O => \Read_To_Reg_r[4]_i_1_n_0\
    );
\Read_To_Reg_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030100000000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => mcycle,
      I2 => i_reg_n_28,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_10_n_0\
    );
\Read_To_Reg_r[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_11_n_0\
    );
\Read_To_Reg_r[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \Read_To_Reg_r[4]_i_12_n_0\
    );
\Read_To_Reg_r[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[2]_i_16_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => Save_ALU_r_i_15_n_0,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => i_reg_n_62,
      I5 => mcycle,
      O => \Read_To_Reg_r[4]_i_13_n_0\
    );
\Read_To_Reg_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8F8F808F8080"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_5_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \Read_To_Reg_r[4]_i_12_n_0\,
      O => \Read_To_Reg_r[4]_i_14_n_0\
    );
\Read_To_Reg_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FFC800"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_15_n_0\
    );
\Read_To_Reg_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => Read_To_Acc,
      I1 => \Read_To_Reg_r[4]_i_3_n_0\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => Save_ALU_r_i_3_n_0,
      I4 => \ISet_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[4]_i_4_n_0\,
      O => \Read_To_Reg_r[4]_i_2_n_0\
    );
\Read_To_Reg_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_5_n_0\,
      I1 => \Read_To_Reg_r[4]_i_6_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \Read_To_Reg_r_reg[4]_i_7_n_0\,
      O => \Read_To_Reg_r[4]_i_3_n_0\
    );
\Read_To_Reg_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \ALU_Op_r[3]_i_6_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \Read_To_Reg_r[4]_i_9_n_0\,
      O => \Read_To_Reg_r[4]_i_4_n_0\
    );
\Read_To_Reg_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400F0F4F400000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \Read_To_Reg_r[4]_i_10_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \Read_To_Reg_r[4]_i_11_n_0\,
      O => \Read_To_Reg_r[4]_i_5_n_0\
    );
\Read_To_Reg_r[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[4]_i_12_n_0\,
      O => \Read_To_Reg_r[4]_i_6_n_0\
    );
\Read_To_Reg_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[4]_i_15_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[4]_i_12_n_0\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \Read_To_Reg_r[4]_i_8_n_0\
    );
\Read_To_Reg_r[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \Read_To_Reg_r[4]_i_9_n_0\
    );
\Read_To_Reg_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \Read_To_Reg_r[0]_i_1_n_0\,
      Q => Read_To_Reg_r(0)
    );
\Read_To_Reg_r_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[0]_i_12_n_0\,
      I1 => \Read_To_Reg_r[0]_i_13_n_0\,
      O => \Read_To_Reg_r_reg[0]_i_8_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\Read_To_Reg_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \Read_To_Reg_r[1]_i_1_n_0\,
      Q => Read_To_Reg_r(1)
    );
\Read_To_Reg_r_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_16_n_0\,
      I1 => \Read_To_Reg_r[1]_i_17_n_0\,
      O => \Read_To_Reg_r_reg[1]_i_11_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_3_n_0\,
      I1 => \Read_To_Reg_r[1]_i_4_n_0\,
      O => Set_BusA_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[1]_i_9_n_0\,
      I1 => \Read_To_Reg_r[1]_i_10_n_0\,
      O => \Read_To_Reg_r_reg[1]_i_5_n_0\,
      S => \IR_reg_n_0_[7]\
    );
\Read_To_Reg_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \Read_To_Reg_r[2]_i_1_n_0\,
      Q => Read_To_Reg_r(2)
    );
\Read_To_Reg_r_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[2]_i_10_n_0\,
      I1 => \Read_To_Reg_r[2]_i_11_n_0\,
      O => \Read_To_Reg_r_reg[2]_i_5_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \Read_To_Reg_r[3]_i_1_n_0\,
      Q => Read_To_Reg_r(3)
    );
\Read_To_Reg_r_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[3]_i_4_n_0\,
      I1 => \Read_To_Reg_r[3]_i_5_n_0\,
      O => Set_BusA_To(3),
      S => \ISet_reg_n_0_[1]\
    );
\Read_To_Reg_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => \Read_To_Reg_r[4]_i_1_n_0\,
      Q => Read_To_Reg_r(4)
    );
\Read_To_Reg_r_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Read_To_Reg_r[4]_i_13_n_0\,
      I1 => \Read_To_Reg_r[4]_i_14_n_0\,
      O => \Read_To_Reg_r_reg[4]_i_7_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrA_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \RegAddrA_r[2]_i_2_n_0\,
      I1 => \^busack_reg_0\,
      I2 => RegAddrA_r(0),
      I3 => Set_BusA_To(1),
      O => \RegAddrA_r[0]_i_1_n_0\
    );
\RegAddrA_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => RegAddrA_r(1),
      I1 => Set_BusA_To(2),
      I2 => \^busack_reg_0\,
      I3 => \RegAddrA_r[2]_i_2_n_0\,
      O => \RegAddrA_r[1]_i_1_n_0\
    );
\RegAddrA_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \RegAddrA_r[2]_i_2_n_0\,
      I2 => Alternate_reg_n_0,
      O => \RegAddrA_r[2]_i_1_n_0\
    );
\RegAddrA_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \XY_State_reg_n_0_[0]\,
      I2 => XY_Ind_reg_n_0,
      I3 => Set_BusA_To(2),
      I4 => Set_BusA_To(1),
      O => \RegAddrA_r[2]_i_2_n_0\
    );
\RegAddrA_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \RegAddrA_r[0]_i_1_n_0\,
      Q => RegAddrA_r(0),
      R => '0'
    );
\RegAddrA_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \RegAddrA_r[1]_i_1_n_0\,
      Q => RegAddrA_r(1),
      R => '0'
    );
\RegAddrA_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => \RegAddrA_r[2]_i_1_n_0\,
      Q => RegAddrA_r(2),
      R => '0'
    );
\RegAddrB_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0AAF0EE"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      I2 => RegAddrB_r(0),
      I3 => \^busack_reg_0\,
      I4 => \RegAddrB_r[0]_i_2_n_0\,
      I5 => XY_Ind_reg_n_0,
      O => \RegAddrB_r[0]_i_1_n_0\
    );
\RegAddrB_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \XY_State_reg_n_0_[1]\,
      I1 => \XY_State_reg_n_0_[0]\,
      O => \RegAddrB_r[0]_i_2_n_0\
    );
\RegAddrB_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Set_BusB_To(2),
      I1 => RegAddrB_r(1),
      I2 => \^busack_reg_0\,
      O => \RegAddrB_r[1]_i_1_n_0\
    );
\RegAddrB_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004040"
    )
        port map (
      I0 => Set_BusB_To(1),
      I1 => Set_BusB_To(2),
      I2 => \XY_State_reg_n_0_[1]\,
      I3 => \XY_State_reg_n_0_[0]\,
      I4 => XY_Ind_reg_n_0,
      I5 => Alternate_reg_n_0,
      O => \RegAddrB_r[2]_i_1_n_0\
    );
\RegAddrB_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrB_r[2]_i_18_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \RegAddrB_r[2]_i_19_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrB_r[2]_i_10_n_0\
    );
\RegAddrB_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500400000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrB_r[2]_i_11_n_0\
    );
\RegAddrB_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B888B888888888"
    )
        port map (
      I0 => \RegAddrB_r_reg[2]_i_20_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrB_r[2]_i_16_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_12_n_0\
    );
\RegAddrB_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8883333B8880000"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_21_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrB_r[2]_i_22_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \RegAddrB_r_reg[2]_i_23_n_0\,
      O => \RegAddrB_r[2]_i_13_n_0\
    );
\RegAddrB_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \Read_To_Reg_r[1]_i_8_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrB_r[2]_i_24_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => Save_ALU_r_i_14_n_0,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrB_r[2]_i_14_n_0\
    );
\RegAddrB_r[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => mcycle,
      O => \RegAddrB_r[2]_i_16_n_0\
    );
\RegAddrB_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00F800080"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => i_reg_n_62,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \RegAddrB_r[2]_i_29_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_18_n_0\
    );
\RegAddrB_r[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_19_n_0\
    );
\RegAddrB_r[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_21_n_0\
    );
\RegAddrB_r[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_22_n_0\
    );
\RegAddrB_r[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FCF00800F80"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => i_reg_n_28,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \mcycles[0]_i_8_n_0\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_24_n_0\
    );
\RegAddrB_r[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_25_n_0\
    );
\RegAddrB_r[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00500040AAAA0000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_26_n_0\
    );
\RegAddrB_r[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_34_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \RegAddrB_r[2]_i_35_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => i_reg_n_62,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_27_n_0\
    );
\RegAddrB_r[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700333333333333"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => mcycle,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => \IR_reg_n_0_[5]\,
      O => \RegAddrB_r[2]_i_28_n_0\
    );
\RegAddrB_r[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      O => \RegAddrB_r[2]_i_29_n_0\
    );
\RegAddrB_r[2]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \RegAddrB_r[2]_i_36_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \RegAddrB_r[2]_i_37_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_30_n_0\
    );
\RegAddrB_r[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0CFCFEFE0C0C0"
    )
        port map (
      I0 => mcycle,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrB_r[2]_i_38_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => i_reg_n_24,
      O => \RegAddrB_r[2]_i_31_n_0\
    );
\RegAddrB_r[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8FA080AF80A080"
    )
        port map (
      I0 => \ACC[7]_i_12_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => i_reg_n_30,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_32_n_0\
    );
\RegAddrB_r[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222222E2"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_39_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \RegAddrB_r[2]_i_33_n_0\
    );
\RegAddrB_r[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040FF00004000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_34_n_0\
    );
\RegAddrB_r[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30002000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_35_n_0\
    );
\RegAddrB_r[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0034"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      O => \RegAddrB_r[2]_i_36_n_0\
    );
\RegAddrB_r[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \RegAddrB_r[2]_i_37_n_0\
    );
\RegAddrB_r[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00FFFF0B000000"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \RegAddrB_r[2]_i_40_n_0\,
      O => \RegAddrB_r[2]_i_38_n_0\
    );
\RegAddrB_r[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAFF0000BA00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_39_n_0\
    );
\RegAddrB_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \RegAddrB_r[2]_i_8_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_9_n_0\,
      O => \RegAddrB_r[2]_i_4_n_0\
    );
\RegAddrB_r[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF320000003200"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => mcycle,
      O => \RegAddrB_r[2]_i_40_n_0\
    );
\RegAddrB_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002F2FFF002020"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_10_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_11_n_0\,
      O => \RegAddrB_r[2]_i_5_n_0\
    );
\RegAddrB_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF45FF00EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \RegAddrB_r[2]_i_12_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrB_r[2]_i_13_n_0\,
      O => \RegAddrB_r[2]_i_6_n_0\
    );
\RegAddrB_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F003F000F808F808"
    )
        port map (
      I0 => \RegAddrB_r[2]_i_14_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => PreserveC_r_i_5_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrB_r[2]_i_7_n_0\
    );
\RegAddrB_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB888888888888"
    )
        port map (
      I0 => \RegAddrB_r_reg[2]_i_15_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \RegAddrB_r[2]_i_16_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrB_r[2]_i_8_n_0\
    );
\RegAddrB_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => iorq_n_inv_i_8_n_0,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \RegAddrB_r_reg[2]_i_17_n_0\,
      O => \RegAddrB_r[2]_i_9_n_0\
    );
\RegAddrB_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \RegAddrB_r[0]_i_1_n_0\,
      Q => RegAddrB_r(0),
      R => '0'
    );
\RegAddrB_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => \RegAddrB_r[1]_i_1_n_0\,
      Q => RegAddrB_r(1),
      R => '0'
    );
\RegAddrB_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => \RegAddrB_r[2]_i_1_n_0\,
      Q => RegAddrB_r(2),
      R => '0'
    );
\RegAddrB_r_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_25_n_0\,
      I1 => \RegAddrB_r[2]_i_26_n_0\,
      O => \RegAddrB_r_reg[2]_i_15_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_27_n_0\,
      I1 => \RegAddrB_r[2]_i_28_n_0\,
      O => \RegAddrB_r_reg[2]_i_17_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_4_n_0\,
      I1 => \RegAddrB_r[2]_i_5_n_0\,
      O => Set_BusB_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrB_r_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_30_n_0\,
      I1 => \RegAddrB_r[2]_i_31_n_0\,
      O => \RegAddrB_r_reg[2]_i_20_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\RegAddrB_r_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_32_n_0\,
      I1 => \RegAddrB_r[2]_i_33_n_0\,
      O => \RegAddrB_r_reg[2]_i_23_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\RegAddrB_r_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrB_r[2]_i_6_n_0\,
      I1 => \RegAddrB_r[2]_i_7_n_0\,
      O => Set_BusB_To(2),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFEF0"
    )
        port map (
      I0 => \XY_State_reg_n_0_[0]\,
      I1 => \XY_State_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => LDSPHL,
      I4 => JumpXY,
      I5 => Set_Addr_To(0),
      O => \RegAddrC[0]_i_1_n_0\
    );
\RegAddrC[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEA"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_23_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \RegAddrC[0]_i_24_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_10_n_0\
    );
\RegAddrC[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EFEFFF004040"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_20_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[0]_i_5_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      I5 => \RegAddrC[0]_i_25_n_0\,
      O => \RegAddrC[0]_i_11_n_0\
    );
\RegAddrC[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_18_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_26_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_12_n_0\
    );
\RegAddrC[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mcycles[0]_i_5_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \RegAddrC[0]_i_25_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      O => \RegAddrC[0]_i_13_n_0\
    );
\RegAddrC[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF73FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycles[1]_i_10_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_14_n_0\
    );
\RegAddrC[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFD0FFFFFFFFFF"
    )
        port map (
      I0 => \BusB[7]_i_22_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \RegAddrC[0]_i_27_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_15_n_0\
    );
\RegAddrC[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \Read_To_Reg_r[2]_i_13_n_0\,
      I5 => mcycle,
      O => \RegAddrC[0]_i_16_n_0\
    );
\RegAddrC[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_17_n_0\
    );
\RegAddrC[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \RegAddrC[0]_i_28_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \RegAddrC[0]_i_29_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_18_n_0\
    );
\RegAddrC[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3FFF7FF"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_19_n_0\
    );
\RegAddrC[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \RegAddrC[0]_i_3_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \RegAddrC_reg[0]_i_4_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \RegAddrC[0]_i_5_n_0\,
      O => Set_Addr_To(0)
    );
\RegAddrC[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_20_n_0\
    );
\RegAddrC[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_21_n_0\
    );
\RegAddrC[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_22_n_0\
    );
\RegAddrC[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF7FFFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \RegAddrC[0]_i_23_n_0\
    );
\RegAddrC[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0000ABFFFFFF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \RegAddrC[0]_i_24_n_0\
    );
\RegAddrC[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[0]_i_25_n_0\
    );
\RegAddrC[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8CFF8F"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \Read_To_Reg_r[4]_i_12_n_0\,
      I4 => mcycle,
      O => \RegAddrC[0]_i_26_n_0\
    );
\RegAddrC[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30007555"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrC[0]_i_27_n_0\
    );
\RegAddrC[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF07FFF"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => mcycle,
      O => \RegAddrC[0]_i_28_n_0\
    );
\RegAddrC[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F105F1F"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => mcycle,
      O => \RegAddrC[0]_i_29_n_0\
    );
\RegAddrC[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \RegAddrC[0]_i_7_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_8_n_0\,
      O => \RegAddrC[0]_i_3_n_0\
    );
\RegAddrC[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_11_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \RegAddrC[0]_i_7_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_12_n_0\,
      O => \RegAddrC[0]_i_5_n_0\
    );
\RegAddrC[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_13_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \RegAddrC[0]_i_14_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \RegAddrC[0]_i_15_n_0\,
      O => \RegAddrC[0]_i_6_n_0\
    );
\RegAddrC[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_16_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrC[0]_i_17_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_7_n_0\
    );
\RegAddrC[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \RegAddrC[0]_i_18_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_19_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_8_n_0\
    );
\RegAddrC[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFD5D"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_21_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrC[0]_i_22_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[0]_i_9_n_0\
    );
\RegAddrC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Set_Addr_To(1),
      I1 => LDSPHL,
      I2 => JumpXY,
      I3 => \mcycle_reg_n_0_[5]\,
      O => \RegAddrC[1]_i_1_n_0\
    );
\RegAddrC[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBB8B888B"
    )
        port map (
      I0 => \RegAddrC[1]_i_12_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycles_reg[1]_i_12_n_0\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \RegAddrC[1]_i_10_n_0\
    );
\RegAddrC[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFB5040FAFB5051"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \RegAddrC[1]_i_15_n_0\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => mcycle,
      O => \RegAddrC[1]_i_12_n_0\
    );
\RegAddrC[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB888F8F"
    )
        port map (
      I0 => \RegAddrC[1]_i_16_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => mcycle,
      O => \RegAddrC[1]_i_13_n_0\
    );
\RegAddrC[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EE22EFFFFFFFF"
    )
        port map (
      I0 => \RegAddrC[1]_i_17_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \RegAddrC[1]_i_14_n_0\
    );
\RegAddrC[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD1"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      O => \RegAddrC[1]_i_15_n_0\
    );
\RegAddrC[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      O => \RegAddrC[1]_i_16_n_0\
    );
\RegAddrC[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFFFF1F"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => mcycle,
      O => \RegAddrC[1]_i_17_n_0\
    );
\RegAddrC[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAFFE"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \RegAddrC[1]_i_5_n_0\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \RegAddrC[1]_i_6_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \RegAddrC[1]_i_3_n_0\
    );
\RegAddrC[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBB8B"
    )
        port map (
      I0 => \RegAddrC[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \RegAddrC[1]_i_8_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \RegAddrC[1]_i_4_n_0\
    );
\RegAddrC[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAEFEFE"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \RegAddrC[1]_i_9_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => mcycle,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[1]_i_5_n_0\
    );
\RegAddrC[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70FFFF7F700000"
    )
        port map (
      I0 => \BusB[7]_i_22_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \RegAddrC[1]_i_10_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \RegAddrC_reg[1]_i_11_n_0\,
      O => \RegAddrC[1]_i_6_n_0\
    );
\RegAddrC[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCDDDFDFD"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \RegAddrC[1]_i_7_n_0\
    );
\RegAddrC[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB7BFFBFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[1]_i_8_n_0\
    );
\RegAddrC[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3FFFFFFF7"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => NMICycle_reg_n_0,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => mcycle,
      O => \RegAddrC[1]_i_9_n_0\
    );
\RegAddrC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF55FE00FE00"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => LDSPHL,
      I2 => JumpXY,
      I3 => \XY_State_reg_n_0_[1]\,
      I4 => \XY_State_reg_n_0_[0]\,
      I5 => Alternate_reg_n_0,
      O => \RegAddrC[2]_i_1_n_0\
    );
\RegAddrC[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \RegAddrC[2]_i_3_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => JumpXY
    );
\RegAddrC[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \RegAddrC[2]_i_3_n_0\
    );
\RegAddrC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => \RegAddrC[0]_i_1_n_0\,
      Q => AddrC(0),
      R => '0'
    );
\RegAddrC_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[0]_i_9_n_0\,
      I1 => \RegAddrC[0]_i_10_n_0\,
      O => \RegAddrC_reg[0]_i_4_n_0\,
      S => \IR_reg_n_0_[6]\
    );
\RegAddrC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => \RegAddrC[1]_i_1_n_0\,
      Q => AddrC(1),
      R => '0'
    );
\RegAddrC_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[1]_i_13_n_0\,
      I1 => \RegAddrC[1]_i_14_n_0\,
      O => \RegAddrC_reg[1]_i_11_n_0\,
      S => \IR_reg_n_0_[1]\
    );
\RegAddrC_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RegAddrC[1]_i_3_n_0\,
      I1 => \RegAddrC[1]_i_4_n_0\,
      O => Set_Addr_To(1),
      S => \ISet_reg_n_0_[1]\
    );
\RegAddrC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => \RegAddrC[2]_i_1_n_0\,
      Q => AddrC(2),
      R => '0'
    );
\RegBusA_r[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^busack_reg_0\,
      O => cpu_busack
    );
\RegBusA_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(0),
      Q => RegBusA_r(0),
      R => '0'
    );
\RegBusA_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(10),
      Q => RegBusA_r(10),
      R => '0'
    );
\RegBusA_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(11),
      Q => RegBusA_r(11),
      R => '0'
    );
\RegBusA_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(12),
      Q => RegBusA_r(12),
      R => '0'
    );
\RegBusA_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(13),
      Q => RegBusA_r(13),
      R => '0'
    );
\RegBusA_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(14),
      Q => RegBusA_r(14),
      R => '0'
    );
\RegBusA_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(15),
      Q => RegBusA_r(15),
      R => '0'
    );
\RegBusA_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(1),
      Q => RegBusA_r(1),
      R => '0'
    );
\RegBusA_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(2),
      Q => RegBusA_r(2),
      R => '0'
    );
\RegBusA_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(3),
      Q => RegBusA_r(3),
      R => '0'
    );
\RegBusA_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(4),
      Q => RegBusA_r(4),
      R => '0'
    );
\RegBusA_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(5),
      Q => RegBusA_r(5),
      R => '0'
    );
\RegBusA_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(6),
      Q => RegBusA_r(6),
      R => '0'
    );
\RegBusA_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(7),
      Q => RegBusA_r(7),
      R => '0'
    );
\RegBusA_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(8),
      Q => RegBusA_r(8),
      R => '0'
    );
\RegBusA_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      D => RegBusA(9),
      Q => RegBusA_r(9),
      R => '0'
    );
\SP[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \SP[15]_i_3_n_0\,
      I2 => \SP[15]_i_4_n_0\,
      O => \SP[15]_i_1_n_0\
    );
\SP[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Read_To_Reg_r(0),
      I1 => i_reg_n_18,
      I2 => Read_To_Reg_r(2),
      I3 => Read_To_Reg_r(3),
      I4 => Read_To_Reg_r(1),
      O => \SP[15]_i_3_n_0\
    );
\SP[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBBBBB"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => LDSPHL,
      I2 => i_reg_n_67,
      I3 => p_3_in108_in,
      I4 => \SP[15]_i_7_n_0\,
      O => \SP[15]_i_4_n_0\
    );
\SP[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \SP[15]_i_8_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => LDSPHL
    );
\SP[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \tstate_reg_n_0_[4]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      O => \SP[15]_i_7_n_0\
    );
\SP[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \SP[15]_i_8_n_0\
    );
\SP[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => p_0_in0,
      I1 => Q(7),
      I2 => \tstate_reg_n_0_[3]\,
      O => SP16_B(15)
    );
\SP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \SP[7]_i_3_n_0\,
      I2 => \SP[15]_i_4_n_0\,
      O => \SP[7]_i_1_n_0\
    );
\SP[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => Read_To_Reg_r(2),
      I1 => Read_To_Reg_r(3),
      I2 => Read_To_Reg_r(1),
      I3 => i_reg_n_18,
      I4 => Read_To_Reg_r(0),
      O => \SP[7]_i_3_n_0\
    );
\SP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_128,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[0]\
    );
\SP_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_118,
      PRE => \^rst_n_0\,
      Q => data4(2)
    );
\SP_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_117,
      PRE => \^rst_n_0\,
      Q => data4(3)
    );
\SP_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_116,
      PRE => \^rst_n_0\,
      Q => data4(4)
    );
\SP_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_115,
      PRE => \^rst_n_0\,
      Q => data4(5)
    );
\SP_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_114,
      PRE => \^rst_n_0\,
      Q => data4(6)
    );
\SP_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_113,
      PRE => \^rst_n_0\,
      Q => data4(7)
    );
\SP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_127,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[1]\
    );
\SP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_126,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[2]\
    );
\SP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_125,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[3]\
    );
\SP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_124,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[4]\
    );
\SP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_123,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[5]\
    );
\SP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_122,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[6]\
    );
\SP_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[7]_i_1_n_0\,
      D => i_reg_n_121,
      PRE => \^rst_n_0\,
      Q => \SP_reg_n_0_[7]\
    );
\SP_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_120,
      PRE => \^rst_n_0\,
      Q => data4(0)
    );
\SP_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \SP[15]_i_1_n_0\,
      D => i_reg_n_119,
      PRE => \^rst_n_0\,
      Q => data4(1)
    );
Save_ALU_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Save_ALU_r_i_2_n_0,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => Save_ALU_r_i_3_n_0,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => Save_ALU_r_reg_i_4_n_0,
      I5 => Save_ALU_r_i_5_n_0,
      O => Save_ALU_r
    );
Save_ALU_r_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFF4000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => Save_ALU_r_i_10_n_0
    );
Save_ALU_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => Save_ALU_r_i_14_n_0,
      I2 => \IR_reg_n_0_[1]\,
      I3 => PreserveC_r_i_5_n_0,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => Save_ALU_r_i_11_n_0
    );
Save_ALU_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => Save_ALU_r_i_15_n_0,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \Read_To_Reg_r[1]_i_8_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => Save_ALU_r_i_12_n_0
    );
Save_ALU_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8FFC800C800C800"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => i_reg_n_62,
      I5 => mcycle,
      O => Save_ALU_r_i_13_n_0
    );
Save_ALU_r_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[5]\,
      O => Save_ALU_r_i_14_n_0
    );
Save_ALU_r_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => Save_ALU_r_i_15_n_0
    );
Save_ALU_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F800F0F8F800000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => Save_ALU_r_i_6_n_0,
      I2 => \IR_reg_n_0_[6]\,
      I3 => Save_ALU_r_i_7_n_0,
      I4 => \IR_reg_n_0_[7]\,
      I5 => Save_ALU_r_i_8_n_0,
      O => Save_ALU_r_i_2_n_0
    );
Save_ALU_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBB000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => Save_ALU_r_i_9_n_0,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => Save_ALU_r_i_10_n_0,
      O => Save_ALU_r_i_3_n_0
    );
Save_ALU_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FFFF"
    )
        port map (
      I0 => tstate(2),
      I1 => tstate(1),
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \tstate[6]_i_4_n_0\,
      O => Save_ALU_r_i_5_n_0
    );
Save_ALU_r_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      O => Save_ALU_r_i_6_n_0
    );
Save_ALU_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => mcycle,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      O => Save_ALU_r_i_7_n_0
    );
Save_ALU_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800F0FFF000"
    )
        port map (
      I0 => \ALU_Op_r[3]_i_5_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => PreserveC_r_i_4_n_0,
      I3 => \IR_reg_n_0_[2]\,
      I4 => Save_ALU_r_i_13_n_0,
      I5 => \IR_reg_n_0_[1]\,
      O => Save_ALU_r_i_8_n_0
    );
Save_ALU_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      O => Save_ALU_r_i_9_n_0
    );
Save_ALU_r_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => Save_ALU_r,
      Q => Save_ALU_r_reg_n_0
    );
Save_ALU_r_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => Save_ALU_r_i_11_n_0,
      I1 => Save_ALU_r_i_12_n_0,
      O => Save_ALU_r_reg_i_4_n_0,
      S => \IR_reg_n_0_[6]\
    );
\TmpAddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => Q(0),
      I1 => \TmpAddr[7]_i_3_n_0\,
      I2 => \^mem_reg\(0),
      I3 => \IR[7]_i_3_n_0\,
      I4 => SP16(0),
      I5 => \TmpAddr[7]_i_4_n_0\,
      O => \TmpAddr[0]_i_1_n_0\
    );
\TmpAddr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(2),
      I1 => LDW,
      I2 => SP16(10),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[10]_i_1_n_0\
    );
\TmpAddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(3),
      I1 => LDW,
      I2 => SP16(11),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[11]_i_1_n_0\
    );
\TmpAddr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(4),
      I1 => LDW,
      I2 => SP16(12),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[12]_i_1_n_0\
    );
\TmpAddr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(5),
      I1 => LDW,
      I2 => SP16(13),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[13]_i_1_n_0\
    );
\TmpAddr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(6),
      I1 => LDW,
      I2 => SP16(14),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[14]_i_1_n_0\
    );
\TmpAddr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \^busack_reg_rep_0\,
      I1 => \tstate_reg_n_0_[3]\,
      I2 => LDW,
      I3 => \TmpAddr[15]_i_4_n_0\,
      O => \TmpAddr[15]_i_1_n_0\
    );
\TmpAddr[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      O => \TmpAddr[15]_i_10_n_0\
    );
\TmpAddr[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \TmpAddr[15]_i_11_n_0\
    );
\TmpAddr[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \TmpAddr[15]_i_12_n_0\
    );
\TmpAddr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(7),
      I1 => LDW,
      I2 => SP16(15),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[15]_i_2_n_0\
    );
\TmpAddr[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFBFBFBFBF"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => RstP,
      I4 => tstate(2),
      I5 => cpu_wait,
      O => \TmpAddr[15]_i_4_n_0\
    );
\TmpAddr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA040004"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \TmpAddr[15]_i_8_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \TmpAddr[15]_i_9_n_0\,
      I5 => \ISet_reg_n_0_[0]\,
      O => \TmpAddr[15]_i_5_n_0\
    );
\TmpAddr[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \TmpAddr[15]_i_10_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[6]\,
      O => \TmpAddr[15]_i_6_n_0\
    );
\TmpAddr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \TmpAddr[15]_i_11_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => RstP
    );
\TmpAddr[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \TmpAddr[15]_i_8_n_0\
    );
\TmpAddr[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000450000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \TmpAddr[15]_i_12_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \TmpAddr[15]_i_9_n_0\
    );
\TmpAddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(1),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^mem_reg\(1),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => Q(1),
      O => \TmpAddr[1]_i_1_n_0\
    );
\TmpAddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(2),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^mem_reg\(2),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => Q(2),
      O => \TmpAddr[2]_i_1_n_0\
    );
\TmpAddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[3]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^mem_reg\(3),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => Q(3),
      O => \TmpAddr[3]_i_1_n_0\
    );
\TmpAddr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(3),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[3]\,
      O => \TmpAddr[3]_i_2_n_0\
    );
\TmpAddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[4]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^mem_reg\(4),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => Q(4),
      O => \TmpAddr[4]_i_1_n_0\
    );
\TmpAddr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(4),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      O => \TmpAddr[4]_i_2_n_0\
    );
\TmpAddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \TmpAddr[5]_i_2_n_0\,
      I1 => \IR[7]_i_3_n_0\,
      I2 => \^mem_reg\(5),
      I3 => \TmpAddr[7]_i_3_n_0\,
      I4 => Q(5),
      O => \TmpAddr[5]_i_1_n_0\
    );
\TmpAddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => SP16(5),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      O => \TmpAddr[5]_i_2_n_0\
    );
\TmpAddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(6),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^mem_reg\(6),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => Q(6),
      O => \TmpAddr[6]_i_1_n_0\
    );
\TmpAddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555540055555555"
    )
        port map (
      I0 => \^busack_reg_rep_0\,
      I1 => NMICycle_reg_n_0,
      I2 => Halt_FF_reg_n_0,
      I3 => XY_Ind_i_2_n_0,
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => \TmpAddr[15]_i_4_n_0\,
      O => \TmpAddr[7]_i_1_n_0\
    );
\TmpAddr[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \TmpAddr[7]_i_10_n_0\
    );
\TmpAddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA400000EA40"
    )
        port map (
      I0 => \IR[7]_i_3_n_0\,
      I1 => SP16(7),
      I2 => \TmpAddr[7]_i_4_n_0\,
      I3 => \^mem_reg\(7),
      I4 => \TmpAddr[7]_i_3_n_0\,
      I5 => Q(7),
      O => \TmpAddr[7]_i_2_n_0\
    );
\TmpAddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20002000200020"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \TmpAddr[7]_i_5_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \TmpAddr[7]_i_6_n_0\,
      O => \TmpAddr[7]_i_3_n_0\
    );
\TmpAddr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcycle_reg_n_0_[5]\,
      I1 => \tstate_reg_n_0_[3]\,
      O => \TmpAddr[7]_i_4_n_0\
    );
\TmpAddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \TmpAddr[7]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \TmpAddr[7]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \TmpAddr[7]_i_9_n_0\,
      O => \TmpAddr[7]_i_5_n_0\
    );
\TmpAddr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000804080"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \TmpAddr[7]_i_6_n_0\
    );
\TmpAddr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88CC0000B8FF0000"
    )
        port map (
      I0 => \TmpAddr[7]_i_10_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \TmpAddr[15]_i_12_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \TmpAddr[7]_i_7_n_0\
    );
\TmpAddr[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222A22"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \TmpAddr[7]_i_8_n_0\
    );
\TmpAddr[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \TmpAddr[7]_i_9_n_0\
    );
\TmpAddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => SP16(8),
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \tstate_reg_n_0_[3]\,
      I3 => LDW,
      I4 => Q(0),
      O => \TmpAddr[8]_i_1_n_0\
    );
\TmpAddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => Q(1),
      I1 => LDW,
      I2 => SP16(9),
      I3 => \tstate_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[5]\,
      O => \TmpAddr[9]_i_1_n_0\
    );
\TmpAddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[0]_i_1_n_0\,
      Q => data0(0)
    );
\TmpAddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[10]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[10]\
    );
\TmpAddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[11]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[11]\
    );
\TmpAddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[12]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[12]\
    );
\TmpAddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[13]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[13]\
    );
\TmpAddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[14]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[14]\
    );
\TmpAddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[15]_i_2_n_0\,
      Q => \TmpAddr_reg_n_0_[15]\
    );
\TmpAddr_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \TmpAddr[15]_i_5_n_0\,
      I1 => \TmpAddr[15]_i_6_n_0\,
      O => LDW,
      S => \ISet_reg_n_0_[1]\
    );
\TmpAddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[1]_i_1_n_0\,
      Q => data0(1)
    );
\TmpAddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[2]_i_1_n_0\,
      Q => data0(2)
    );
\TmpAddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[3]_i_1_n_0\,
      Q => data0(3)
    );
\TmpAddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[4]_i_1_n_0\,
      Q => data0(4)
    );
\TmpAddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[5]_i_1_n_0\,
      Q => data0(5)
    );
\TmpAddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[6]_i_1_n_0\,
      Q => data0(6)
    );
\TmpAddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[7]_i_2_n_0\,
      Q => data0(7)
    );
\TmpAddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[8]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[8]\
    );
\TmpAddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \TmpAddr[15]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \TmpAddr[9]_i_1_n_0\,
      Q => \TmpAddr_reg_n_0_[9]\
    );
XY_Ind_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB00005500"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => XY_Ind_i_2_n_0,
      I2 => Prefix(0),
      I3 => \mcycle_reg_n_0_[5]\,
      I4 => \IR[7]_i_3_n_0\,
      I5 => XY_Ind_reg_n_0,
      O => XY_Ind_i_1_n_0
    );
XY_Ind_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \mcycle_reg[0]_rep_n_0\,
      O => XY_Ind_i_2_n_0
    );
XY_Ind_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => XY_Ind_i_1_n_0,
      Q => XY_Ind_reg_n_0
    );
\XY_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFCFCF10000000"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \^busack_reg_0\,
      I2 => XY_Ind_i_2_n_0,
      I3 => Prefix(1),
      I4 => Prefix(0),
      I5 => \XY_State_reg_n_0_[0]\,
      O => \XY_State[0]_i_1_n_0\
    );
\XY_State[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFCFCF20000000"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \^busack_reg_0\,
      I2 => XY_Ind_i_2_n_0,
      I3 => Prefix(1),
      I4 => Prefix(0),
      I5 => \XY_State_reg_n_0_[1]\,
      O => \XY_State[1]_i_1_n_0\
    );
\XY_State_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \XY_State[0]_i_1_n_0\,
      Q => \XY_State_reg_n_0_[0]\
    );
\XY_State_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^rst_n_0\,
      D => \XY_State[1]_i_1_n_0\,
      Q => \XY_State_reg_n_0_[1]\
    );
Z16_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \ALU_Op_r_reg[0]_i_2_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \ISet_reg_n_0_[0]\,
      I3 => \ALU_Op_r_reg[2]_i_2_n_0\,
      I4 => \ISet_reg_n_0_[1]\,
      O => Z16_r0
    );
Z16_r_reg: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => Z16_r0,
      Q => Z16_r
    );
\bgm_port[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \bgm_port[3]_i_3_n_0\,
      I1 => \^m_obus_reg[addr][1]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => \bgm_port[3]_i_4_n_0\,
      I5 => \bgm_port[3]_i_5_n_0\,
      O => \m_obus_reg[addr][1]_0\(0)
    );
\bgm_port[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^addrb\(0),
      I1 => \^m_obus_reg[addr][3]\,
      I2 => \^m_obus_reg[addr][6]\,
      I3 => \^m_obus_reg[addr][5]\,
      I4 => \^m_obus_reg[wrn]\,
      I5 => \^busack_reg_3\,
      O => \bgm_port[3]_i_3_n_0\
    );
\bgm_port[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \cpu_bus[addr]\(8),
      I1 => \debug_ahi[7]\(8),
      I2 => \^busack_reg_rep_0\,
      I3 => \cpu_bus[addr]\(7),
      I4 => \debug_ahi[7]\(7),
      O => \bgm_port[3]_i_4_n_0\
    );
\bgm_port[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^debug_ahi\(0),
      I1 => \^m_obus_reg[addr][10]\,
      I2 => \^m_obus_reg[addr][9]\,
      I3 => \^m_obus_reg[addr][11]\,
      I4 => \^addrb\(1),
      I5 => \bgm_port[3]_i_6_n_0\,
      O => \bgm_port[3]_i_5_n_0\
    );
\bgm_port[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \^a_reg[15]_0\(11),
      I1 => \debug_ahi[7]\(13),
      I2 => \^busack_reg_0\,
      I3 => \^a_reg[15]_0\(13),
      I4 => \debug_ahi[7]\(15),
      O => \bgm_port[3]_i_6_n_0\
    );
\cref[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \cref[1]_i_2_n_0\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => \cref[1]_i_3_n_0\,
      I5 => addra(0),
      O => \cref_reg[0]\
    );
\cref[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \cref[1]_i_2_n_0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^m_obus_reg[addr][1]\,
      I4 => \cref[1]_i_3_n_0\,
      I5 => addra(1),
      O => \cref_reg[1]\
    );
\cref[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \^a_reg[15]_0\(2),
      I1 => \debug_ahi[7]\(2),
      I2 => \^busack_reg_0\,
      I3 => \cpu_bus[addr]\(7),
      I4 => \debug_ahi[7]\(7),
      O => \cref[1]_i_2_n_0\
    );
\cref[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A00000"
    )
        port map (
      I0 => \bgm_port[3]_i_5_n_0\,
      I1 => \debug_ahi[7]\(8),
      I2 => \cpu_bus[addr]\(8),
      I3 => \^busack_reg_0\,
      I4 => \bgm_port[3]_i_3_n_0\,
      O => \cref[1]_i_3_n_0\
    );
\debug_ahi[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(8),
      I1 => \cpu_bus[addr]\(8),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][8]_0\
    );
\debug_ahi[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(9),
      I1 => \^a_reg[15]_0\(7),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][9]\
    );
\debug_ahi[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(10),
      I1 => \^a_reg[15]_0\(8),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][10]\
    );
\debug_ahi[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(11),
      I1 => \^a_reg[15]_0\(9),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][11]\
    );
\debug_ahi[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(12),
      I1 => \^a_reg[15]_0\(10),
      I2 => \^busack_reg_0\,
      O => \^addrb\(1)
    );
\debug_ahi[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(13),
      I1 => \^a_reg[15]_0\(11),
      I2 => \^busack_reg_0\,
      O => \^addrb\(2)
    );
\debug_ahi[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(14),
      I1 => \^a_reg[15]_0\(12),
      I2 => \^busack_reg_0\,
      O => \^debug_ahi\(0)
    );
\debug_ahi[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(15),
      I1 => \^a_reg[15]_0\(13),
      I2 => \^busack_reg_0\,
      O => \^debug_ahi\(1)
    );
\debug_alo[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(0),
      I1 => \^a_reg[15]_0\(0),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][0]\
    );
\debug_alo[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(1),
      I1 => \^a_reg[15]_0\(1),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][1]\
    );
\debug_alo[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(2),
      I1 => \^a_reg[15]_0\(2),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][2]\
    );
\debug_alo[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(3),
      I1 => \^a_reg[15]_0\(3),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][3]\
    );
\debug_alo[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(4),
      I1 => \^a_reg[15]_0\(4),
      I2 => \^busack_reg_0\,
      O => \^addrb\(0)
    );
\debug_alo[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(5),
      I1 => \^a_reg[15]_0\(5),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][5]\
    );
\debug_alo[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(6),
      I1 => \^a_reg[15]_0\(6),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][6]\
    );
\debug_alo[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \cpu_bus[addr]\(7),
      I2 => \^busack_reg_0\,
      O => \^m_obus_reg[addr][7]\
    );
\debug_cpu_sig[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB80000FFB8FFB8"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => \^busack_reg_0\,
      I2 => rdn_d_reg,
      I3 => in_valid,
      I4 => \^m_obus_reg[wrn]\,
      I5 => out_busy,
      O => \m_obus_reg[rdn]\
    );
\debug_dmaster[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(0),
      I1 => \^dout\(0),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(0)
    );
\debug_dmaster[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(1),
      I1 => \^dout\(1),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(1)
    );
\debug_dmaster[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(2),
      I1 => \^dout\(2),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(2)
    );
\debug_dmaster[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(3),
      I1 => \^dout\(3),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(3)
    );
\debug_dmaster[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(4),
      I1 => \^dout\(4),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(4)
    );
\debug_dmaster[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(5),
      I1 => \^dout\(5),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(5)
    );
\debug_dmaster[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(6),
      I1 => \^dout\(6),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(6)
    );
\debug_dmaster[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mem_reg_3(7),
      I1 => \^dout\(7),
      I2 => \^busack_reg_rep_0\,
      O => \^master_out[dmaster]\(7)
    );
\debug_dslave[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[0]\,
      I1 => \debug_dslave[0]_INST_0_i_2_n_0\,
      O => \^mem_reg\(0),
      S => \^busack_reg_4\
    );
\debug_dslave[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(0),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(0),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(0),
      O => \debug_dslave[0]_INST_0_i_2_n_0\
    );
\debug_dslave[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[1]\,
      I1 => \debug_dslave[1]_INST_0_i_2_n_0\,
      O => \^mem_reg\(1),
      S => \^busack_reg_4\
    );
\debug_dslave[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(1),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(1),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(1),
      O => \debug_dslave[1]_INST_0_i_2_n_0\
    );
\debug_dslave[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[2]\,
      I1 => \debug_dslave[2]_INST_0_i_2_n_0\,
      O => \^mem_reg\(2),
      S => \^busack_reg_4\
    );
\debug_dslave[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(2),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(2),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(2),
      O => \debug_dslave[2]_INST_0_i_2_n_0\
    );
\debug_dslave[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[3]\,
      I1 => \debug_dslave[3]_INST_0_i_2_n_0\,
      O => \^mem_reg\(3),
      S => \^busack_reg_4\
    );
\debug_dslave[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(3),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(3),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(3),
      O => \debug_dslave[3]_INST_0_i_2_n_0\
    );
\debug_dslave[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[4]\,
      I1 => \debug_dslave[4]_INST_0_i_2_n_0\,
      O => \^mem_reg\(4),
      S => \^busack_reg_4\
    );
\debug_dslave[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(4),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(4),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(4),
      O => \debug_dslave[4]_INST_0_i_2_n_0\
    );
\debug_dslave[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \oport_bus[dslave]\(5),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_1\(5),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \^busack_reg_4\,
      I5 => \di_reg_reg[5]\,
      O => \^mem_reg\(5)
    );
\debug_dslave[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0F0"
    )
        port map (
      I0 => \^busack_reg_2\,
      I1 => \^busack_reg_3\,
      I2 => \^m_obus_reg[addr][8]\,
      I3 => \^m_obus_reg[addr][11]\,
      I4 => \debug_enables[6]_INST_0_i_1_n_0\,
      O => \^busack_reg_1\
    );
\debug_dslave[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000000F4"
    )
        port map (
      I0 => \^debug_enables\(2),
      I1 => \^debug_enables\(1),
      I2 => \^debug_enables\(3),
      I3 => \^busack_reg_2\,
      I4 => \^m_obus_reg[addr][8]\,
      I5 => \^busack_reg_3\,
      O => \^m_obus_reg[addr][11]_0\
    );
\debug_dslave[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[6]\,
      I1 => \debug_dslave[6]_INST_0_i_2_n_0\,
      O => \^mem_reg\(6),
      S => \^busack_reg_4\
    );
\debug_dslave[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(6),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(5),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(6),
      O => \debug_dslave[6]_INST_0_i_2_n_0\
    );
\debug_dslave[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg_reg[7]\,
      I1 => \debug_dslave[7]_INST_0_i_3_n_0\,
      O => \^mem_reg\(7),
      S => \^busack_reg_4\
    );
\debug_dslave[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^busack_reg_2\,
      I1 => \^busack_reg_3\,
      I2 => \^m_obus_reg[addr][8]\,
      O => \^busack_reg_4\
    );
\debug_dslave[7]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \oport_bus[dslave]\(7),
      I1 => \^busack_reg_1\,
      I2 => \di_reg_reg[7]_0\(6),
      I3 => \^m_obus_reg[addr][11]_0\,
      I4 => \di_reg_reg[7]_1\(7),
      O => \debug_dslave[7]_INST_0_i_3_n_0\
    );
\debug_enables[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050005030"
    )
        port map (
      I0 => \debug_ahi[7]\(15),
      I1 => \^a_reg[15]_0\(13),
      I2 => cpu_wait,
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[15]_0\(12),
      I5 => \debug_ahi[7]\(14),
      O => \^debug_enables\(0)
    );
\debug_enables[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053535300000000"
    )
        port map (
      I0 => \debug_ahi[7]\(12),
      I1 => \^a_reg[15]_0\(10),
      I2 => \^busack_reg_0\,
      I3 => \^m_obus_reg[addr][10]\,
      I4 => \^m_obus_reg[addr][11]\,
      I5 => \debug_enables[1]_INST_0_i_1_n_0\,
      O => \^debug_enables\(1)
    );
\debug_enables[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0CA00000000000"
    )
        port map (
      I0 => \debug_ahi[7]\(14),
      I1 => \^a_reg[15]_0\(12),
      I2 => \^busack_reg_0\,
      I3 => \debug_ahi[7]\(13),
      I4 => \^a_reg[15]_0\(11),
      I5 => \debug_enables[1]_INST_0_i_2_n_0\,
      O => \debug_enables[1]_INST_0_i_1_n_0\
    );
\debug_enables[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => cpu_wait,
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[15]_0\(13),
      I3 => \debug_ahi[7]\(15),
      O => \debug_enables[1]_INST_0_i_2_n_0\
    );
\debug_enables[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \debug_ahi[7]\(11),
      I1 => \^a_reg[15]_0\(9),
      I2 => \^busack_reg_rep_0\,
      I3 => \debug_ahi[7]\(10),
      I4 => \^a_reg[15]_0\(8),
      I5 => \debug_enables[6]_INST_0_i_1_n_0\,
      O => \^debug_enables\(2)
    );
\debug_enables[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5303500000000000"
    )
        port map (
      I0 => \debug_ahi[7]\(11),
      I1 => \^a_reg[15]_0\(9),
      I2 => \^busack_reg_rep_0\,
      I3 => \debug_ahi[7]\(10),
      I4 => \^a_reg[15]_0\(8),
      I5 => \debug_enables[6]_INST_0_i_1_n_0\,
      O => \^debug_enables\(3)
    );
\debug_enables[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000028A00000000"
    )
        port map (
      I0 => \debug_enables[6]_INST_0_i_1_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[15]_0\(4),
      I3 => \debug_ahi[7]\(4),
      I4 => \^m_obus_reg[addr][5]\,
      I5 => \debug_enables[4]_INST_0_i_1_n_0\,
      O => \^busack_reg_2\
    );
\debug_enables[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][8]_0\,
      I1 => \^m_obus_reg[addr][9]\,
      I2 => \^m_obus_reg[addr][6]\,
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \^m_obus_reg[addr][10]\,
      I5 => \^m_obus_reg[addr][11]\,
      O => \debug_enables[4]_INST_0_i_1_n_0\
    );
\debug_enables[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5410000000000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][9]\,
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[15]_0\(8),
      I3 => \debug_ahi[7]\(10),
      I4 => \^m_obus_reg[addr][11]\,
      I5 => \debug_enables[6]_INST_0_i_1_n_0\,
      O => \^busack_reg_3\
    );
\debug_enables[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \debug_enables[1]_INST_0_i_1_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \^a_reg[15]_0\(10),
      I3 => \debug_ahi[7]\(12),
      O => \debug_enables[6]_INST_0_i_1_n_0\
    );
\debug_enables[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \debug_enables[7]_INST_0_i_1_n_0\,
      I1 => \^m_obus_reg[addr][8]_0\,
      I2 => \^m_obus_reg[addr][9]\,
      I3 => \debug_enables[7]_INST_0_i_2_n_0\,
      I4 => \^m_obus_reg[addr][7]\,
      I5 => \^m_obus_reg[addr][6]\,
      O => \^m_obus_reg[addr][8]\
    );
\debug_enables[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \debug_enables[7]_INST_0_i_3_n_0\,
      I1 => \^m_obus_reg[addr][1]\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^m_obus_reg[addr][3]\,
      I4 => \^m_obus_reg[addr][2]\,
      I5 => \debug_enables[6]_INST_0_i_1_n_0\,
      O => \debug_enables[7]_INST_0_i_1_n_0\
    );
\debug_enables[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \^a_reg[15]_0\(4),
      I1 => \debug_ahi[7]\(4),
      I2 => \^busack_reg_0\,
      I3 => \^a_reg[15]_0\(5),
      I4 => \debug_ahi[7]\(5),
      O => \debug_enables[7]_INST_0_i_2_n_0\
    );
\debug_enables[7]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^a_reg[15]_0\(8),
      I1 => \debug_ahi[7]\(10),
      I2 => \^busack_reg_0\,
      I3 => \^a_reg[15]_0\(9),
      I4 => \debug_ahi[7]\(11),
      O => \debug_enables[7]_INST_0_i_3_n_0\
    );
\di_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tstate(2),
      I1 => no_read,
      I2 => cpu_wait,
      I3 => write,
      O => \tstate_reg[2]_0\(0)
    );
\di_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8383030000000000"
    )
        port map (
      I0 => \ACC[7]_i_12_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \di_reg[7]_i_10_n_0\
    );
\di_reg[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \di_reg[7]_i_9_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \di_reg[7]_i_17_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      O => \di_reg[7]_i_11_n_0\
    );
\di_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \di_reg[7]_i_12_n_0\
    );
\di_reg[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \di_reg[7]_i_18_n_0\,
      I1 => \di_reg[7]_i_19_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \di_reg_reg[7]_i_20_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      O => \di_reg[7]_i_13_n_0\
    );
\di_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => \A[15]_i_22_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \di_reg[7]_i_21_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => iorq_n_inv_i_8_n_0,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \di_reg[7]_i_14_n_0\
    );
\di_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000003000000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[1]_rep_n_0\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \di_reg[7]_i_15_n_0\
    );
\di_reg[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[2]\,
      O => \di_reg[7]_i_16_n_0\
    );
\di_reg[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F004000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \di_reg[7]_i_22_n_0\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \di_reg[7]_i_17_n_0\
    );
\di_reg[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => i_reg_n_21,
      I1 => \di_reg[7]_i_23_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \di_reg[7]_i_24_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \di_reg[7]_i_18_n_0\
    );
\di_reg[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \mcycles[1]_i_10_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      O => \di_reg[7]_i_19_n_0\
    );
\di_reg[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111000000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \di_reg[7]_i_21_n_0\
    );
\di_reg[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      O => \di_reg[7]_i_22_n_0\
    );
\di_reg[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B8B8B88"
    )
        port map (
      I0 => \di_reg[7]_i_27_n_0\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \di_reg[7]_i_23_n_0\
    );
\di_reg[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \mcycle_reg_n_0_[4]\,
      I1 => i_reg_n_27,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \RegAddrB_r[2]_i_36_n_0\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \di_reg[7]_i_24_n_0\
    );
\di_reg[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B888"
    )
        port map (
      I0 => \di_reg[7]_i_28_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \di_reg[7]_i_29_n_0\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \di_reg[7]_i_25_n_0\
    );
\di_reg[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040007000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycles[1]_i_10_n_0\,
      I4 => mcycle,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \di_reg[7]_i_26_n_0\
    );
\di_reg[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3737323237323232"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \di_reg[7]_i_30_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \di_reg[7]_i_27_n_0\
    );
\di_reg[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFF00070000"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \di_reg[7]_i_31_n_0\,
      O => \di_reg[7]_i_28_n_0\
    );
\di_reg[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => mcycle,
      O => \di_reg[7]_i_29_n_0\
    );
\di_reg[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => mcycle,
      O => \di_reg[7]_i_30_n_0\
    );
\di_reg[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080C08"
    )
        port map (
      I0 => \mcycle_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \di_reg[7]_i_31_n_0\
    );
\di_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCE2"
    )
        port map (
      I0 => \di_reg[7]_i_8_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \di_reg[7]_i_9_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \di_reg[7]_i_4_n_0\
    );
\di_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \di_reg[7]_i_10_n_0\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \di_reg[7]_i_11_n_0\,
      O => \di_reg[7]_i_5_n_0\
    );
\di_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \di_reg[7]_i_12_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      I5 => \di_reg[7]_i_13_n_0\,
      O => \di_reg[7]_i_6_n_0\
    );
\di_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03008888"
    )
        port map (
      I0 => \di_reg[7]_i_14_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \di_reg[7]_i_15_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      O => \di_reg[7]_i_7_n_0\
    );
\di_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \PC[0]_i_34_n_0\,
      I2 => \IR_reg[0]_rep__0_n_0\,
      I3 => \di_reg[7]_i_16_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \di_reg[7]_i_8_n_0\
    );
\di_reg[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \Read_To_Reg_r[4]_i_12_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \di_reg[7]_i_9_n_0\
    );
\di_reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg[7]_i_4_n_0\,
      I1 => \di_reg[7]_i_5_n_0\,
      O => no_read,
      S => \ISet_reg_n_0_[1]\
    );
\di_reg_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg[7]_i_25_n_0\,
      I1 => \di_reg[7]_i_26_n_0\,
      O => \di_reg_reg[7]_i_20_n_0\,
      S => \IR_reg_n_0_[2]\
    );
\di_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \di_reg[7]_i_6_n_0\,
      I1 => \di_reg[7]_i_7_n_0\,
      O => write,
      S => \ISet_reg_n_0_[1]\
    );
\dma_addr[0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000808000808"
    )
        port map (
      I0 => \dma_addr_reg[0][15]\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_rep_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_2\
    );
\dma_addr[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202000202"
    )
        port map (
      I0 => \dma_addr_reg[0][15]\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_rep_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_1\
    );
\dma_addr[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000808000808"
    )
        port map (
      I0 => \dma_addr_reg[1][15]\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_8\
    );
\dma_addr[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202000202"
    )
        port map (
      I0 => \dma_addr_reg[1][15]\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_7\
    );
\dma_addr[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_last_reg_3\,
      I1 => \dma_addr_reg[2][8]\,
      O => first_last_reg_9(1)
    );
\dma_addr[2][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000808000808"
    )
        port map (
      I0 => \sfx_port_reg[5]_0\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_rep_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_3\
    );
\dma_addr[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^first_last_reg_6\,
      I1 => \dma_addr_reg[2][8]\,
      O => first_last_reg_9(0)
    );
\dma_addr[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202000202"
    )
        port map (
      I0 => \sfx_port_reg[5]_0\,
      I1 => \first_last__0\,
      I2 => \^m_obus_reg[addr][0]\,
      I3 => \^busack_reg_rep_0\,
      I4 => \^a_reg[15]_0\(3),
      I5 => \debug_ahi[7]\(3),
      O => \^first_last_reg_6\
    );
\dma_mode[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^master_out[dmaster]\(7),
      I1 => \first_last__0\,
      I2 => \dma_mode_reg[0][1]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \^m_obus_reg[addr][1]\,
      I5 => \dma_mode_reg[0]_0\(0),
      O => first_last_reg_0
    );
\dma_mode[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^master_out[dmaster]\(7),
      I1 => \first_last__0\,
      I2 => \dma_mode_reg[0][1]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \^m_obus_reg[addr][1]\,
      I5 => r(0),
      O => first_last_reg
    );
\dout[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_78,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[0]_i_2_n_0\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[4]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[0]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[0]\,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_77,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[1]_i_2_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[5]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[1]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_76,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[2]_i_2_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[6]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[2]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[2]\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_75,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusB_reg_n_0_[7]\,
      I1 => I_RRD,
      I2 => \BusA_reg_n_0_[3]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[3]\,
      O => \dout[3]_i_2_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_74,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[4]_i_2_n_0\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[0]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[0]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[4]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_72,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[5]_i_2_n_0\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[1]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[1]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[5]\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_71,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[2]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[2]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[6]\,
      O => \dout[6]_i_2_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
        port map (
      I0 => \^busack_reg_0\,
      I1 => \dout[7]_i_3_n_0\,
      I2 => tstate(1),
      I3 => Auto_Wait_t1_reg_n_0,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_reg_n_70,
      I1 => \dout[7]_i_3_n_0\,
      I2 => \dout[7]_i_4_n_0\,
      O => \dout[7]_i_2_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Read_To_Reg_r(3),
      I1 => Read_To_Reg_r(1),
      I2 => Read_To_Reg_r(2),
      I3 => i_reg_n_18,
      I4 => Read_To_Reg_r(0),
      O => \dout[7]_i_3_n_0\
    );
\dout[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \BusA_reg_n_0_[3]\,
      I1 => I_RRD,
      I2 => \BusB_reg_n_0_[3]\,
      I3 => I_RLD,
      I4 => \BusB_reg_n_0_[7]\,
      O => \dout[7]_i_4_n_0\
    );
\dout[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \dout[7]_i_7_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => I_RRD
    );
\dout[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \dout[7]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => I_RLD
    );
\dout[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => i_reg_n_28,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \dout[7]_i_7_n_0\
    );
\dout[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \ACC[7]_i_12_n_0\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \dout[7]_i_8_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[0]_i_1_n_0\,
      Q => \^dout\(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[1]_i_1_n_0\,
      Q => \^dout\(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[2]_i_1_n_0\,
      Q => \^dout\(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[3]_i_1_n_0\,
      Q => \^dout\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[4]_i_1_n_0\,
      Q => \^dout\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[5]_i_1_n_0\,
      Q => \^dout\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[6]_i_1_n_0\,
      Q => \^dout\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \dout[7]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \dout[7]_i_2_n_0\,
      Q => \^dout\(7)
    );
first_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888848888888"
    )
        port map (
      I0 => \first_last__0\,
      I1 => rst_n,
      I2 => first_last_i_2_n_0,
      I3 => cpu_clk_rise,
      I4 => \^busack_reg_2\,
      I5 => \^m_obus_reg[addr][3]\,
      O => first_last_reg_10
    );
first_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222F2FFF222"
    )
        port map (
      I0 => \^m_obus_reg[wrn]\,
      I1 => wrn_d,
      I2 => \dma_master_bus[rdn]\,
      I3 => \^busack_reg_rep_0\,
      I4 => rdn_d_reg,
      I5 => rdn_d,
      O => first_last_i_2_n_0
    );
\htiming[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => \^rst_n_0\
    );
i_reg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_reg
     port map (
      \ACC[3]_i_2_0\(6) => \IR_reg_n_0_[7]\,
      \ACC[3]_i_2_0\(5) => \IR_reg_n_0_[6]\,
      \ACC[3]_i_2_0\(4) => \IR_reg_n_0_[5]\,
      \ACC[3]_i_2_0\(3) => \IR_reg_n_0_[4]\,
      \ACC[3]_i_2_0\(2) => \IR_reg_n_0_[3]\,
      \ACC[3]_i_2_0\(1) => \IR_reg_n_0_[2]\,
      \ACC[3]_i_2_0\(0) => \IR_reg_n_0_[1]\,
      \ACC[3]_i_2_1\ => \ISet_reg_n_0_[1]\,
      \ACC[3]_i_2_2\ => \ISet_reg_n_0_[0]\,
      \ACC[7]_i_21_0\ => \F_reg_n_0_[0]\,
      \ACC[7]_i_9_0\(3 downto 0) => ALU_Op_r(3 downto 0),
      \ACC_reg[3]_i_13_0\ => \F_reg_n_0_[4]\,
      ALU_Q(1) => ALU_Q(3),
      ALU_Q(0) => ALU_Q(1),
      \A_reg[0]\ => \A[15]_i_12_n_0\,
      \A_reg[0]_0\ => \A[15]_i_11_n_0\,
      \A_reg[0]_1\ => \A[0]_i_5_n_0\,
      \A_reg[10]\ => \A[10]_i_4_n_0\,
      \A_reg[11]\ => \A[11]_i_4_n_0\,
      \A_reg[12]\ => \A[12]_i_4_n_0\,
      \A_reg[13]\ => \A[13]_i_4_n_0\,
      \A_reg[14]\ => \A[14]_i_5_n_0\,
      \A_reg[15]\(15) => \TmpAddr_reg_n_0_[15]\,
      \A_reg[15]\(14) => \TmpAddr_reg_n_0_[14]\,
      \A_reg[15]\(13) => \TmpAddr_reg_n_0_[13]\,
      \A_reg[15]\(12) => \TmpAddr_reg_n_0_[12]\,
      \A_reg[15]\(11) => \TmpAddr_reg_n_0_[11]\,
      \A_reg[15]\(10) => \TmpAddr_reg_n_0_[10]\,
      \A_reg[15]\(9) => \TmpAddr_reg_n_0_[9]\,
      \A_reg[15]\(8) => \TmpAddr_reg_n_0_[8]\,
      \A_reg[15]\(7 downto 0) => data0(7 downto 0),
      \A_reg[15]_0\ => \A[15]_i_4_n_0\,
      \A_reg[15]_1\ => \A[15]_i_6_n_0\,
      \A_reg[15]_2\ => \A[15]_i_8_n_0\,
      \A_reg[15]_3\ => \A[15]_i_10_n_0\,
      \A_reg[1]\ => \XY_State_reg_n_0_[0]\,
      \A_reg[1]_0\ => \A[1]_i_3_n_0\,
      \A_reg[1]_1\ => \PC_reg_n_0_[1]\,
      \A_reg[2]\ => \A[2]_i_4_n_0\,
      \A_reg[2]_0\ => \PC_reg_n_0_[2]\,
      \A_reg[3]\ => \mcycle[6]_i_4_n_0\,
      \A_reg[3]_0\ => \RegAddrB_r[0]_i_2_n_0\,
      \A_reg[3]_1\ => \A[3]_i_4_n_0\,
      \A_reg[4]\ => \A[4]_i_4_n_0\,
      \A_reg[5]\ => \A[5]_i_4_n_0\,
      \A_reg[5]_0\ => \PC_reg_n_0_[5]\,
      \A_reg[6]\ => \A[6]_i_5_n_0\,
      \A_reg[6]_0\ => \A[6]_i_4_n_0\,
      \A_reg[6]_1\ => \PC_reg_n_0_[6]\,
      \A_reg[7]\ => \A[7]_i_4_n_0\,
      \A_reg[8]\ => \A[8]_i_4_n_0\,
      \A_reg[9]\ => \A[9]_i_5_n_0\,
      Auto_Wait_t1_reg => i_reg_n_18,
      B(3 downto 2) => B(6 downto 5),
      B(1 downto 0) => B(2 downto 1),
      BTR_r_reg(3) => i_reg_n_145,
      BTR_r_reg(2) => i_reg_n_146,
      BTR_r_reg(1) => i_reg_n_147,
      BTR_r_reg(0) => i_reg_n_148,
      \BusA_reg[0]\ => \BusA[7]_i_3_n_0\,
      \BusA_reg[0]_0\ => \BusA[7]_i_2_n_0\,
      \BusA_reg[2]\(0) => \i_alu/DAA_Q0\(1),
      \BusA_reg[2]_0\(0) => i_reg_n_65,
      \BusA_reg[3]\ => i_reg_n_63,
      \BusA_reg[3]_0\(0) => i_reg_n_66,
      \BusA_reg[4]\ => i_reg_n_43,
      \BusA_reg[6]\ => i_reg_n_51,
      \BusA_reg[7]\ => i_reg_n_56,
      \BusA_reg[7]_0\(7 downto 0) => Q(7 downto 0),
      \BusA_reg[7]_1\(7) => \ACC_reg_n_0_[7]\,
      \BusA_reg[7]_1\(6) => \ACC_reg_n_0_[6]\,
      \BusA_reg[7]_1\(5) => \ACC_reg_n_0_[5]\,
      \BusA_reg[7]_1\(4) => \ACC_reg_n_0_[4]\,
      \BusA_reg[7]_1\(3) => \ACC_reg_n_0_[3]\,
      \BusA_reg[7]_1\(2) => \ACC_reg_n_0_[2]\,
      \BusA_reg[7]_1\(1) => \ACC_reg_n_0_[1]\,
      \BusA_reg[7]_1\(0) => \ACC_reg_n_0_[0]\,
      \BusA_reg[7]_2\(15 downto 8) => data4(7 downto 0),
      \BusA_reg[7]_2\(7) => \SP_reg_n_0_[7]\,
      \BusA_reg[7]_2\(6) => \SP_reg_n_0_[6]\,
      \BusA_reg[7]_2\(5) => \SP_reg_n_0_[5]\,
      \BusA_reg[7]_2\(4) => \SP_reg_n_0_[4]\,
      \BusA_reg[7]_2\(3) => \SP_reg_n_0_[3]\,
      \BusA_reg[7]_2\(2) => \SP_reg_n_0_[2]\,
      \BusA_reg[7]_2\(1) => \SP_reg_n_0_[1]\,
      \BusA_reg[7]_2\(0) => \SP_reg_n_0_[0]\,
      \BusB_reg[0]\ => i_reg_n_78,
      \BusB_reg[0]_0\ => \BusB[0]_i_2_n_0\,
      \BusB_reg[0]_1\ => \BusB[0]_i_3_n_0\,
      \BusB_reg[0]_2\ => \BusB[0]_i_4_n_0\,
      \BusB_reg[0]_3\ => \BusB[7]_i_6_n_0\,
      \BusB_reg[1]\ => i_reg_n_77,
      \BusB_reg[1]_0\ => \BusB[1]_i_2_n_0\,
      \BusB_reg[1]_1\ => \BusB[1]_i_3_n_0\,
      \BusB_reg[1]_2\ => \BusB[1]_i_4_n_0\,
      \BusB_reg[2]\ => i_reg_n_76,
      \BusB_reg[2]_0\ => \BusB[2]_i_2_n_0\,
      \BusB_reg[2]_1\ => \BusB[2]_i_3_n_0\,
      \BusB_reg[2]_2\ => \BusB[2]_i_4_n_0\,
      \BusB_reg[3]\ => i_reg_n_75,
      \BusB_reg[3]_0\ => \BusB[3]_i_2_n_0\,
      \BusB_reg[3]_1\ => \BusB[3]_i_3_n_0\,
      \BusB_reg[3]_2\ => \BusB[3]_i_4_n_0\,
      \BusB_reg[4]\ => i_reg_n_59,
      \BusB_reg[4]_0\ => i_reg_n_74,
      \BusB_reg[4]_1\ => \BusB[4]_i_2_n_0\,
      \BusB_reg[4]_2\ => \BusB[4]_i_3_n_0\,
      \BusB_reg[4]_3\ => \BusB[4]_i_4_n_0\,
      \BusB_reg[5]\ => i_reg_n_44,
      \BusB_reg[5]_0\ => i_reg_n_72,
      \BusB_reg[5]_1\ => \BusB[5]_i_2_n_0\,
      \BusB_reg[5]_2\ => \BusB[5]_i_3_n_0\,
      \BusB_reg[5]_3\ => \BusB[5]_i_4_n_0\,
      \BusB_reg[6]\ => i_reg_n_71,
      \BusB_reg[6]_0\ => \BusB[6]_i_2_n_0\,
      \BusB_reg[6]_1\ => \BusB[6]_i_3_n_0\,
      \BusB_reg[6]_2\ => \BusB[6]_i_4_n_0\,
      \BusB_reg[7]\ => i_reg_n_41,
      \BusB_reg[7]_0\ => i_reg_n_70,
      \BusB_reg[7]_1\(15) => i_reg_n_113,
      \BusB_reg[7]_1\(14) => i_reg_n_114,
      \BusB_reg[7]_1\(13) => i_reg_n_115,
      \BusB_reg[7]_1\(12) => i_reg_n_116,
      \BusB_reg[7]_1\(11) => i_reg_n_117,
      \BusB_reg[7]_1\(10) => i_reg_n_118,
      \BusB_reg[7]_1\(9) => i_reg_n_119,
      \BusB_reg[7]_1\(8) => i_reg_n_120,
      \BusB_reg[7]_1\(7) => i_reg_n_121,
      \BusB_reg[7]_1\(6) => i_reg_n_122,
      \BusB_reg[7]_1\(5) => i_reg_n_123,
      \BusB_reg[7]_1\(4) => i_reg_n_124,
      \BusB_reg[7]_1\(3) => i_reg_n_125,
      \BusB_reg[7]_1\(2) => i_reg_n_126,
      \BusB_reg[7]_1\(1) => i_reg_n_127,
      \BusB_reg[7]_1\(0) => i_reg_n_128,
      \BusB_reg[7]_2\ => \BusB[7]_i_2_n_0\,
      \BusB_reg[7]_3\ => \BusB[7]_i_3_n_0\,
      \BusB_reg[7]_4\ => \BusB[7]_i_5_n_0\,
      CO(0) => i_reg_n_64,
      Carry_In => \i_alu/Carry_In\,
      D(15 downto 0) => RegBusA(15 downto 0),
      DAA_Q11_out => \i_alu/DAA_Q11_out\,
      DAA_Q13_out => \i_alu/DAA_Q13_out\,
      DI(0) => SP16_B(15),
      \F[2]_i_31\ => \F_reg_n_0_[1]\,
      \F[2]_i_31_0\(3 downto 0) => \i_alu/DAA_Q\(8 downto 5),
      \F[5]_i_8\ => \IR_reg[0]_rep_n_0\,
      \F[7]_i_11\(7) => \BusA_reg_n_0_[7]\,
      \F[7]_i_11\(6) => \BusA_reg_n_0_[6]\,
      \F[7]_i_11\(5) => \BusA_reg_n_0_[5]\,
      \F[7]_i_11\(4) => \BusA_reg_n_0_[4]\,
      \F[7]_i_11\(3) => \BusA_reg_n_0_[3]\,
      \F[7]_i_11\(2) => \BusA_reg_n_0_[2]\,
      \F[7]_i_11\(1) => \BusA_reg_n_0_[1]\,
      \F[7]_i_11\(0) => \BusA_reg_n_0_[0]\,
      \F[7]_i_12\(3 downto 0) => \i_alu/DAA_Q__1\(7 downto 4),
      \F_reg[0]\ => i_reg_n_55,
      \F_reg[1]\ => i_reg_n_52,
      \F_reg[1]_0\ => i_reg_n_57,
      \F_reg[1]_1\ => i_reg_n_58,
      \F_reg[1]_2\ => i_reg_n_60,
      \F_reg[7]\ => i_reg_n_25,
      \IR_reg[0]_rep\ => i_reg_n_23,
      \IR_reg[3]\ => i_reg_n_29,
      \IR_reg[3]_0\ => i_reg_n_62,
      \IR_reg[4]\ => i_reg_n_28,
      \IR_reg[4]_0\ => i_reg_n_53,
      \IR_reg[5]\ => i_reg_n_26,
      \IR_reg[5]_0\ => i_reg_n_27,
      \IR_reg[5]_1\ => i_reg_n_30,
      \IR_reg[5]_2\ => i_reg_n_61,
      \ISet_reg[1]\ => i_reg_n_19,
      \ISet_reg[1]_0\ => i_reg_n_20,
      \ISet_reg[1]_1\ => i_reg_n_67,
      IncDecZ22_out => IncDecZ22_out,
      IncDecZ_i_22(2 downto 0) => \i_alu/DAA_Q0\(7 downto 5),
      IncDecZ_reg => i_reg_n_68,
      IncDecZ_reg_0 => IncDecZ_reg_n_0,
      IncDecZ_reg_1 => IncDecZ_i_2_n_0,
      IncDecZ_reg_2 => IncDecZ_i_3_n_0,
      IncDecZ_reg_3 => IncDecZ_i_8_n_0,
      Jump => Jump,
      JumpE => JumpE,
      JumpXY => JumpXY,
      LDSPHL => LDSPHL,
      O(0) => \i_alu/DAA_Q__1\(1),
      PC16(4) => PC16(15),
      PC16(3) => PC16(7),
      PC16(2 downto 1) => PC16(4 downto 3),
      PC16(0) => PC16(0),
      \PC[0]_i_12_0\ => \PC[0]_i_30_n_0\,
      \PC_reg[11]\ => \PC[8]_i_6_n_0\,
      \PC_reg[11]_0\ => \PC[8]_i_7_n_0\,
      \PC_reg[11]_1\ => \PC[8]_i_8_n_0\,
      \PC_reg[11]_10\ => \PC[8]_i_17_n_0\,
      \PC_reg[11]_2\ => \PC[8]_i_9_n_0\,
      \PC_reg[11]_3\ => \PC[8]_i_10_n_0\,
      \PC_reg[11]_4\ => \PC[8]_i_11_n_0\,
      \PC_reg[11]_5\ => \PC[8]_i_12_n_0\,
      \PC_reg[11]_6\ => \PC[8]_i_13_n_0\,
      \PC_reg[11]_7\ => \PC[8]_i_14_n_0\,
      \PC_reg[11]_8\ => \PC[8]_i_15_n_0\,
      \PC_reg[11]_9\ => \PC[8]_i_16_n_0\,
      \PC_reg[15]\ => \PC[0]_i_4_n_0\,
      \PC_reg[15]_0\ => \PC[12]_i_6_n_0\,
      \PC_reg[15]_1\ => \IR[7]_i_3_n_0\,
      \PC_reg[15]_10\ => \PC[12]_i_16_n_0\,
      \PC_reg[15]_11\ => \PC[12]_i_17_n_0\,
      \PC_reg[15]_2\ => \PC[12]_i_7_n_0\,
      \PC_reg[15]_3\ => \PC[12]_i_9_n_0\,
      \PC_reg[15]_4\ => \PC[12]_i_10_n_0\,
      \PC_reg[15]_5\ => \PC[12]_i_11_n_0\,
      \PC_reg[15]_6\ => \PC[12]_i_12_n_0\,
      \PC_reg[15]_7\ => \PC[12]_i_13_n_0\,
      \PC_reg[15]_8\ => \PC[12]_i_14_n_0\,
      \PC_reg[15]_9\ => \PC[12]_i_15_n_0\,
      \PC_reg[3]\ => \PC_reg_n_0_[0]\,
      \PC_reg[3]_0\ => \PC_reg_n_0_[3]\,
      \PC_reg[3]_1\(3) => \PC[0]_i_5_n_0\,
      \PC_reg[3]_1\(2) => \PC[0]_i_6_n_0\,
      \PC_reg[3]_1\(1) => \PC[0]_i_7_n_0\,
      \PC_reg[3]_1\(0) => \PC[0]_i_8_n_0\,
      \PC_reg[3]_2\ => \PC[0]_i_19_n_0\,
      \PC_reg[3]_3\ => \PC[0]_i_23_n_0\,
      \PC_reg[3]_4\ => \PC[0]_i_20_n_0\,
      \PC_reg[7]\ => \PC_reg_n_0_[4]\,
      \PC_reg[7]_0\ => \PC_reg_n_0_[7]\,
      \PC_reg[7]_1\ => \PC[4]_i_2_n_0\,
      \PC_reg[7]_2\(2) => \PC[4]_i_3_n_0\,
      \PC_reg[7]_2\(1) => \PC[4]_i_4_n_0\,
      \PC_reg[7]_2\(0) => \PC[4]_i_5_n_0\,
      \PC_reg[7]_3\ => BTR_r_reg_n_0,
      \PC_reg[7]_4\ => \PC[4]_i_18_n_0\,
      \PC_reg[7]_5\ => \PC[4]_i_15_n_0\,
      Q(2 downto 0) => AddrC(2 downto 0),
      Q_t(7 downto 0) => \i_alu/Q_t\(7 downto 0),
      RegAddrA_r(2 downto 0) => RegAddrA_r(2 downto 0),
      RegAddrB_r(2 downto 0) => RegAddrB_r(2 downto 0),
      \RegAddrB_r[2]_i_32\ => NMICycle_reg_n_0,
      \RegBusA_r_reg[15]\(0) => mem_reg_0(1),
      \RegBusA_r_reg[15]_0\ => \^busack_reg_0\,
      \RegBusA_r_reg[15]_1\(15 downto 0) => RegBusA_r(15 downto 0),
      \RegBusA_r_reg[1]\ => \XY_State_reg_n_0_[1]\,
      \RegBusA_r_reg[1]_0\ => Alternate_reg_n_0,
      RegsH_reg_0_7_0_1_i_1_0 => \mcycle_reg[0]_rep_n_0\,
      RegsH_reg_0_7_0_1_i_41_0 => \IR_reg[0]_rep__0_n_0\,
      RegsH_reg_0_7_0_1_i_41_1 => \mcycle_reg[1]_rep_n_0\,
      RegsH_reg_0_7_0_1_i_8_0(3) => \tstate_reg_n_0_[4]\,
      RegsH_reg_0_7_0_1_i_8_0(2) => \tstate_reg_n_0_[3]\,
      RegsH_reg_0_7_0_1_i_8_0(1 downto 0) => tstate(2 downto 1),
      SP16(15 downto 0) => SP16(15 downto 0),
      \SP[15]_i_20_0\(3) => \mcycle_reg_n_0_[4]\,
      \SP[15]_i_20_0\(2) => \mcycle_reg_n_0_[3]\,
      \SP[15]_i_20_0\(1) => \mcycle_reg_n_0_[2]\,
      \SP[15]_i_20_0\(0) => mcycle,
      \SP_reg[11]\ => \SP[15]_i_3_n_0\,
      \SP_reg[15]\(7 downto 0) => BusA(7 downto 0),
      \SP_reg[15]_0\(7) => \BusB_reg_n_0_[7]\,
      \SP_reg[15]_0\(6) => \BusB_reg_n_0_[6]\,
      \SP_reg[15]_0\(5) => \BusB_reg_n_0_[5]\,
      \SP_reg[15]_0\(4) => \BusB_reg_n_0_[4]\,
      \SP_reg[15]_0\(3) => \BusB_reg_n_0_[3]\,
      \SP_reg[15]_0\(2) => \BusB_reg_n_0_[2]\,
      \SP_reg[15]_0\(1) => \BusB_reg_n_0_[1]\,
      \SP_reg[15]_0\(0) => \BusB_reg_n_0_[0]\,
      \SP_reg[3]\ => Save_ALU_r_reg_n_0,
      \SP_reg[3]_0\ => \SP[7]_i_3_n_0\,
      \SP_reg[7]\(7 downto 0) => BusB(7 downto 0),
      Set_Addr_To(2 downto 0) => Set_Addr_To(2 downto 0),
      Set_BusA_To(3 downto 0) => Set_BusA_To(3 downto 0),
      Set_BusB_To(1) => Set_BusB_To(3),
      Set_BusB_To(0) => Set_BusB_To(0),
      cpu_wait => cpu_wait,
      data7(7 downto 0) => data7(7 downto 0),
      \di_reg_reg[7]\(15) => i_reg_n_81,
      \di_reg_reg[7]\(14) => i_reg_n_82,
      \di_reg_reg[7]\(13) => i_reg_n_83,
      \di_reg_reg[7]\(12) => i_reg_n_84,
      \di_reg_reg[7]\(11) => i_reg_n_85,
      \di_reg_reg[7]\(10) => i_reg_n_86,
      \di_reg_reg[7]\(9) => i_reg_n_87,
      \di_reg_reg[7]\(8) => i_reg_n_88,
      \di_reg_reg[7]\(7) => i_reg_n_89,
      \di_reg_reg[7]\(6) => i_reg_n_90,
      \di_reg_reg[7]\(5) => i_reg_n_91,
      \di_reg_reg[7]\(4) => i_reg_n_92,
      \di_reg_reg[7]\(3) => i_reg_n_93,
      \di_reg_reg[7]\(2) => i_reg_n_94,
      \di_reg_reg[7]\(1) => i_reg_n_95,
      \di_reg_reg[7]\(0) => i_reg_n_96,
      \dout[7]_i_3\(4 downto 0) => Read_To_Reg_r(4 downto 0),
      \dout[7]_i_3_0\ => Auto_Wait_t1_reg_n_0,
      \htiming_reg[1]\(0) => i_reg_n_69,
      \htiming_reg[1]_0\(0) => i_reg_n_73,
      \htiming_reg[1]_1\(0) => i_reg_n_79,
      \htiming_reg[1]_2\(0) => i_reg_n_80,
      \mcycle_reg[0]\ => i_reg_n_21,
      \mcycle_reg[1]_rep\ => i_reg_n_22,
      \mcycle_reg[3]\ => i_reg_n_24,
      \mcycles[1]_i_8\ => \F_reg_n_0_[7]\,
      \mcycles[1]_i_8_0\ => \F_reg_n_0_[2]\,
      \mcycles[2]_i_9_0\ => \F_reg_n_0_[6]\,
      p_0_in => \i_alu/p_0_in\,
      p_0_in0 => p_0_in0,
      p_10_in => \i_alu/p_10_in\,
      p_3_in108_in => p_3_in108_in,
      p_9_in => \i_alu/p_9_in\,
      \tstate_reg[2]\(3) => i_reg_n_149,
      \tstate_reg[2]\(2) => i_reg_n_150,
      \tstate_reg[2]\(1) => i_reg_n_151,
      \tstate_reg[2]\(0) => i_reg_n_152,
      \tstate_reg[2]_0\(3) => i_reg_n_153,
      \tstate_reg[2]_0\(2) => i_reg_n_154,
      \tstate_reg[2]_0\(1) => i_reg_n_155,
      \tstate_reg[2]_0\(0) => i_reg_n_156,
      \tstate_reg[2]_1\(3) => i_reg_n_157,
      \tstate_reg[2]_1\(2) => i_reg_n_158,
      \tstate_reg[2]_1\(1) => i_reg_n_159,
      \tstate_reg[2]_1\(0) => i_reg_n_160
    );
\io_bus[dslave][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AA0AA000CC0CC"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(0),
      I1 => \io_bus_reg[dslave][4]_0\(0),
      I2 => \^busack_reg_rep_0\,
      I3 => \cpu_bus[addr]\(8),
      I4 => \debug_ahi[7]\(8),
      I5 => \^m_obus_reg[addr][7]\,
      O => \m_obus_reg[addr][7]_1\(0)
    );
\io_bus[dslave][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AA0AA000CC0CC"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(1),
      I1 => \io_bus_reg[dslave][4]_0\(1),
      I2 => \^busack_reg_rep_0\,
      I3 => \cpu_bus[addr]\(8),
      I4 => \debug_ahi[7]\(8),
      I5 => \^m_obus_reg[addr][7]\,
      O => \m_obus_reg[addr][7]_1\(1)
    );
\io_bus[dslave][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]_0\(2),
      I1 => \io_bus_reg[dslave][7]\(0),
      I2 => \io_bus_reg[dslave][4]\(2),
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \^m_obus_reg[addr][8]_0\,
      O => \m_obus_reg[addr][7]_1\(2)
    );
\io_bus[dslave][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]_0\(3),
      I1 => \io_bus_reg[dslave][7]\(1),
      I2 => \io_bus_reg[dslave][4]\(3),
      I3 => \^m_obus_reg[addr][7]\,
      I4 => \^m_obus_reg[addr][8]_0\,
      O => \m_obus_reg[addr][7]_1\(3)
    );
\io_bus[dslave][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AA0AA000CC0CC"
    )
        port map (
      I0 => \io_bus_reg[dslave][4]\(4),
      I1 => \io_bus_reg[dslave][4]_0\(4),
      I2 => \^busack_reg_0\,
      I3 => \cpu_bus[addr]\(8),
      I4 => \debug_ahi[7]\(8),
      I5 => \^m_obus_reg[addr][7]\,
      O => \m_obus_reg[addr][7]_1\(4)
    );
\io_bus[dslave][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5303500000000000"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \cpu_bus[addr]\(7),
      I2 => \^busack_reg_0\,
      I3 => \debug_ahi[7]\(8),
      I4 => \cpu_bus[addr]\(8),
      I5 => \io_bus_reg[dslave][7]\(2),
      O => \m_obus_reg[addr][7]_1\(5)
    );
\io_bus[dslave][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \io_bus[dslave][7]_i_3_n_0\,
      I1 => \^slave_shared_master_bus[rdn]\,
      I2 => \^busack_reg_3\,
      I3 => \io_bus[dslave][7]_i_4_n_0\,
      I4 => \bgm_port[3]_i_5_n_0\,
      O => \m_obus_reg[addr][2]_0\(0)
    );
\io_bus[dslave][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5303500000000000"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \cpu_bus[addr]\(7),
      I2 => \^busack_reg_0\,
      I3 => \debug_ahi[7]\(8),
      I4 => \cpu_bus[addr]\(8),
      I5 => \io_bus_reg[dslave][7]\(3),
      O => \m_obus_reg[addr][7]_1\(6)
    );
\io_bus[dslave][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511001105"
    )
        port map (
      I0 => \^m_obus_reg[addr][0]\,
      I1 => \debug_ahi[7]\(2),
      I2 => \^a_reg[15]_0\(2),
      I3 => \^busack_reg_0\,
      I4 => \^a_reg[15]_0\(1),
      I5 => \debug_ahi[7]\(1),
      O => \io_bus[dslave][7]_i_3_n_0\
    );
\io_bus[dslave][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001105"
    )
        port map (
      I0 => \^m_obus_reg[addr][5]\,
      I1 => \debug_ahi[7]\(6),
      I2 => \^a_reg[15]_0\(6),
      I3 => \^busack_reg_0\,
      I4 => \^m_obus_reg[addr][3]\,
      I5 => \^addrb\(0),
      O => \io_bus[dslave][7]_i_4_n_0\
    );
iorq_n_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => mcycle,
      I1 => iorq,
      I2 => rd_n10_out,
      I3 => wr_n1,
      O => \mcycle_reg[0]_0\
    );
iorq_n_inv_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => tstate(1),
      I3 => no_read,
      I4 => write,
      O => rd_n10_out
    );
iorq_n_inv_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => tstate(1),
      I3 => write,
      O => wr_n1
    );
iorq_n_inv_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => iorq_n_inv_i_7_n_0,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \ISet_reg_n_0_[0]\,
      O => iorq_n_inv_i_5_n_0
    );
iorq_n_inv_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000200020"
    )
        port map (
      I0 => iorq_n_inv_i_8_n_0,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => iorq_n_inv_i_9_n_0,
      I5 => \IR_reg_n_0_[7]\,
      O => iorq_n_inv_i_6_n_0
    );
iorq_n_inv_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg[1]_rep_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => iorq_n_inv_i_7_n_0
    );
iorq_n_inv_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycle,
      O => iorq_n_inv_i_8_n_0
    );
iorq_n_inv_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408000800000000"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => mcycle,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => \IR_reg_n_0_[1]\,
      O => iorq_n_inv_i_9_n_0
    );
iorq_n_reg_inv_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => iorq_n_inv_i_5_n_0,
      I1 => iorq_n_inv_i_6_n_0,
      O => iorq,
      S => \ISet_reg_n_0_[1]\
    );
m1_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500555500004000"
    )
        port map (
      I0 => \tstate_reg_n_0_[0]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => cpu_wait,
      I3 => tstate(2),
      I4 => NMICycle_i_2_n_0,
      I5 => \^cpu_m1\,
      O => m1_n_i_1_n_0
    );
m1_n_reg: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => m1_n_i_1_n_0,
      PRE => \^rst_n_0\,
      Q => \^cpu_m1\
    );
\mcycle[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505051500000010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_5_n_0\,
      O => \mcycle[0]_i_1_n_0\
    );
\mcycle[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505051500000010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[6]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_5_n_0\,
      O => \mcycle[0]_rep_i_1_n_0\
    );
\mcycle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[1]_i_2_n_0\,
      O => \mcycle[1]_i_1_n_0\
    );
\mcycle[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFD00FDFFFDFF"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[0]\,
      I1 => \Pre_XY_F_M_reg_n_0_[1]\,
      I2 => \Pre_XY_F_M_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_5_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \mcycle[1]_i_2_n_0\
    );
\mcycle[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[1]_i_2_n_0\,
      O => \mcycle[1]_rep_i_1_n_0\
    );
\mcycle[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000B0A0100"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[1]\,
      I5 => \mcycle[2]_i_2_n_0\,
      O => \mcycle[2]_i_1_n_0\
    );
\mcycle[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[0]\,
      I1 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \mcycle[2]_i_2_n_0\
    );
\mcycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0101010A000000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle[6]_i_4_n_0\,
      I3 => \Pre_XY_F_M_reg_n_0_[1]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle_reg_n_0_[2]\,
      O => \mcycle[3]_i_1_n_0\
    );
\mcycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle[4]_i_2_n_0\,
      O => \mcycle[4]_i_1_n_0\
    );
\mcycle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEF00EFFFEFFF"
    )
        port map (
      I0 => \Pre_XY_F_M_reg_n_0_[1]\,
      I1 => \Pre_XY_F_M_reg_n_0_[0]\,
      I2 => \Pre_XY_F_M_reg_n_0_[2]\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_5_n_0\,
      I5 => \mcycle_reg_n_0_[3]\,
      O => \mcycle[4]_i_2_n_0\
    );
\mcycle[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBA101010"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle[6]_i_5_n_0\,
      I2 => \mcycle_reg_n_0_[4]\,
      I3 => \Pre_XY_F_M_reg_n_0_[2]\,
      I4 => \Pre_XY_F_M_reg_n_0_[0]\,
      I5 => \mcycle[6]_i_4_n_0\,
      O => \mcycle[5]_i_1_n_0\
    );
\mcycle[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BusReq_s,
      I1 => \mcycle[6]_i_3_n_0\,
      O => \mcycle[6]_i_1_n_0\
    );
\mcycle[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \IR_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_10_n_0\
    );
\mcycle[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_6_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \mcycle[6]_i_17_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_18_n_0\,
      O => \mcycle[6]_i_11_n_0\
    );
\mcycle[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BB8B"
    )
        port map (
      I0 => \mcycle[6]_i_19_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \mcycle[6]_i_20_n_0\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_12_n_0\
    );
\mcycle[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RegAddrC[0]_i_11_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \mcycle[6]_i_17_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \mcycle[6]_i_21_n_0\,
      O => \mcycle[6]_i_13_n_0\
    );
\mcycle[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mcycle_reg_n_0_[6]\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => mcycles(1),
      I3 => \mcycle_reg_n_0_[4]\,
      I4 => mcycles(0),
      I5 => \mcycle_reg_n_0_[3]\,
      O => \mcycle[6]_i_14_n_0\
    );
\mcycle[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA002A"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => mcycles(0),
      I2 => mcycles(1),
      I3 => mcycles(2),
      I4 => \mcycle_reg_n_0_[2]\,
      O => \mcycle[6]_i_15_n_0\
    );
\mcycle[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005040"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \mcycle_reg[0]_rep_n_0\,
      I2 => i_reg_n_62,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_16_n_0\
    );
\mcycle[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_16_n_0\,
      I2 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_17_n_0\
    );
\mcycle[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mcycle[6]_i_23_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_19_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_18_n_0\
    );
\mcycle[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEAEFEF"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \RegAddrC[0]_i_23_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_19_n_0\
    );
\mcycle[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454001000100010"
    )
        port map (
      I0 => \mcycle[6]_i_4_n_0\,
      I1 => \mcycle_reg_n_0_[6]\,
      I2 => \mcycle_reg_n_0_[5]\,
      I3 => \mcycle[6]_i_5_n_0\,
      I4 => \Pre_XY_F_M_reg_n_0_[1]\,
      I5 => \Pre_XY_F_M_reg_n_0_[2]\,
      O => \mcycle[6]_i_2_n_0\
    );
\mcycle[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF37377737"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \mcycle_reg[1]_rep_n_0\,
      I3 => \IR_reg[0]_rep__0_n_0\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \IR_reg_n_0_[2]\,
      O => \mcycle[6]_i_20_n_0\
    );
\mcycle[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mcycle[6]_i_23_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \RegAddrC[0]_i_26_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \RegAddrC[0]_i_20_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \mcycle[6]_i_21_n_0\
    );
\mcycle[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[1]\,
      O => \mcycle[6]_i_23_n_0\
    );
\mcycle[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => cpu_wait,
      I1 => tstate(2),
      I2 => \tstate[6]_i_4_n_0\,
      O => \mcycle[6]_i_3_n_0\
    );
\mcycle[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000101111"
    )
        port map (
      I0 => \RegAddrB_r[0]_i_2_n_0\,
      I1 => XY_Ind_reg_n_0,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \mcycle[6]_i_6_n_0\,
      I4 => Set_Addr_To(2),
      I5 => \A[15]_i_6_n_0\,
      O => \mcycle[6]_i_4_n_0\
    );
\mcycle[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \mcycle[6]_i_8_n_0\,
      I1 => \mcycle[6]_i_9_n_0\,
      I2 => IncDecZ_reg_n_0,
      I3 => \mcycle_reg[1]_rep_n_0\,
      I4 => No_BTR,
      O => \mcycle[6]_i_5_n_0\
    );
\mcycle[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \mcycle[6]_i_10_n_0\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \Pre_XY_F_M[1]_i_2_n_0\,
      O => \mcycle[6]_i_6_n_0\
    );
\mcycle[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \mcycle[6]_i_11_n_0\,
      I1 => \mcycle_reg_n_0_[5]\,
      I2 => \mcycle[6]_i_12_n_0\,
      I3 => \ISet_reg_n_0_[1]\,
      I4 => \mcycle[6]_i_13_n_0\,
      O => Set_Addr_To(2)
    );
\mcycle[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => \mcycle[6]_i_14_n_0\,
      I2 => mcycles(2),
      I3 => mcycles(1),
      I4 => \mcycle[6]_i_15_n_0\,
      O => \mcycle[6]_i_8_n_0\
    );
\mcycle[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \mcycle[6]_i_16_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[1]\,
      O => \mcycle[6]_i_9_n_0\
    );
\mcycle_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      D => \mcycle[0]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => mcycle
    );
\mcycle_reg[0]_rep\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      D => \mcycle[0]_rep_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \mcycle_reg[0]_rep_n_0\
    );
\mcycle_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[1]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[1]\
    );
\mcycle_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[1]_rep_i_1_n_0\,
      Q => \mcycle_reg[1]_rep_n_0\
    );
\mcycle_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[2]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[2]\
    );
\mcycle_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[3]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[3]\
    );
\mcycle_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[4]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[4]\
    );
\mcycle_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[5]_i_1_n_0\,
      Q => \mcycle_reg_n_0_[5]\
    );
\mcycle_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => \mcycle[6]_i_1_n_0\,
      CLR => \^rst_n_0\,
      D => \mcycle[6]_i_2_n_0\,
      Q => \mcycle_reg_n_0_[6]\
    );
\mcycles[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEF4FFFAAEA4A"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \mcycles[0]_i_4_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[0]_i_5_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycles[0]_i_6_n_0\,
      O => \mcycles[0]_i_2_n_0\
    );
\mcycles[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBBBB"
    )
        port map (
      I0 => \mcycles[0]_i_7_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[0]_i_3_n_0\
    );
\mcycles[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BFBFBFBFBF"
    )
        port map (
      I0 => \IR_reg[0]_rep__0_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \IR_reg_n_0_[5]\,
      O => \mcycles[0]_i_4_n_0\
    );
\mcycles[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg[0]_rep__0_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      O => \mcycles[0]_i_5_n_0\
    );
\mcycles[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8BFF8BCC"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \mcycles[0]_i_8_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycles[0]_i_9_n_0\,
      I5 => \IR_reg[0]_rep__0_n_0\,
      O => \mcycles[0]_i_6_n_0\
    );
\mcycles[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE6EEEEE"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg[0]_rep__0_n_0\,
      I5 => \IR_reg_n_0_[7]\,
      O => \mcycles[0]_i_7_n_0\
    );
\mcycles[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      O => \mcycles[0]_i_8_n_0\
    );
\mcycles[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D57F7FFFFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[5]\,
      I1 => \F_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \F_reg_n_0_[0]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \mcycle_reg[1]_rep_n_0\,
      O => \mcycles[0]_i_9_n_0\
    );
\mcycles[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \mcycles[1]_i_10_n_0\
    );
\mcycles[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => NMICycle_reg_n_0,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      O => \mcycles[1]_i_11_n_0\
    );
\mcycles[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \mcycles[1]_i_13_n_0\
    );
\mcycles[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \F_reg_n_0_[6]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \F_reg_n_0_[0]\,
      I3 => \IR_reg_n_0_[3]\,
      O => \mcycles[1]_i_15_n_0\
    );
\mcycles[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \F_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \F_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[3]\,
      O => \mcycles[1]_i_16_n_0\
    );
\mcycles[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => \ISet_reg_n_0_[0]\,
      I1 => \mcycles[1]_i_4_n_0\,
      I2 => \IR_reg_n_0_[6]\,
      I3 => \mcycles[1]_i_5_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycles[1]_i_6_n_0\,
      O => \mcycles[1]_i_2_n_0\
    );
\mcycles[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01510000"
    )
        port map (
      I0 => \IR_reg_n_0_[7]\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[6]\,
      O => \mcycles[1]_i_3_n_0\
    );
\mcycles[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mcycles[1]_i_7_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \mcycles[1]_i_8_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => \mcycles[1]_i_9_n_0\,
      O => \mcycles[1]_i_4_n_0\
    );
\mcycles[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      O => \mcycles[1]_i_5_n_0\
    );
\mcycles[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB00BBCFBBCF88"
    )
        port map (
      I0 => \mcycles[1]_i_10_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \mcycles[1]_i_11_n_0\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \mcycles[1]_i_6_n_0\
    );
\mcycles[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0040FF40"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => \mcycles_reg[1]_i_12_n_0\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => \IR_reg_n_0_[1]\,
      O => \mcycles[1]_i_7_n_0\
    );
\mcycles[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8FFB8FF"
    )
        port map (
      I0 => \mcycles[1]_i_13_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => i_reg_n_26,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => i_reg_n_25,
      I5 => mcycle,
      O => \mcycles[1]_i_8_n_0\
    );
\mcycles[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BF404040404040"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \IR_reg_n_0_[4]\,
      I5 => \IR_reg_n_0_[5]\,
      O => \mcycles[1]_i_9_n_0\
    );
\mcycles[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \mcycles[2]_i_4_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[7]\,
      I3 => \mcycles_reg[2]_i_5_n_0\,
      I4 => \ISet_reg_n_0_[0]\,
      O => \mcycles[2]_i_2_n_0\
    );
\mcycles[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \mcycles[2]_i_6_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_3_n_0\
    );
\mcycles[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \IR_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_4_n_0\
    );
\mcycles[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880808"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \IR_reg_n_0_[7]\,
      O => \mcycles[2]_i_6_n_0\
    );
\mcycles[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg_n_0_[1]\,
      O => \mcycles[2]_i_7_n_0\
    );
\mcycles[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF00EF"
    )
        port map (
      I0 => \mcycle_reg[1]_rep_n_0\,
      I1 => i_reg_n_25,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => \TmpAddr[15]_i_12_n_0\,
      I5 => \IR_reg_n_0_[1]\,
      O => \mcycles[2]_i_8_n_0\
    );
\mcycles_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => mcycles_d(0),
      Q => mcycles(0)
    );
\mcycles_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[0]_i_2_n_0\,
      I1 => \mcycles[0]_i_3_n_0\,
      O => mcycles_d(0),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => mcycles_d(1),
      Q => mcycles(1)
    );
\mcycles_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[1]_i_2_n_0\,
      I1 => \mcycles[1]_i_3_n_0\,
      O => mcycles_d(1),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[1]_i_15_n_0\,
      I1 => \mcycles[1]_i_16_n_0\,
      O => \mcycles_reg[1]_i_12_n_0\,
      S => \IR_reg_n_0_[5]\
    );
\mcycles_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => cpu_busack,
      CLR => \^rst_n_0\,
      D => mcycles_d(2),
      Q => mcycles(2)
    );
\mcycles_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[2]_i_2_n_0\,
      I1 => \mcycles[2]_i_3_n_0\,
      O => mcycles_d(2),
      S => \ISet_reg_n_0_[1]\
    );
\mcycles_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcycles[2]_i_7_n_0\,
      I1 => \mcycles[2]_i_8_n_0\,
      O => \mcycles_reg[2]_i_5_n_0\,
      S => \IR_reg_n_0_[2]\
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(9),
      I1 => \^a_reg[15]_0\(7),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_1,
      O => ADDRARDADDR(9)
    );
mem_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(0),
      I1 => \^a_reg[15]_0\(0),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(0),
      O => ADDRARDADDR(0)
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^debug_enables\(2),
      I1 => wrn_d_reg,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[wrn]\,
      O => wr_n_reg(0)
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AA0AA2A2AAAAA"
    )
        port map (
      I0 => \^debug_enables\(2),
      I1 => \dma_master_bus[wrn]\,
      I2 => \^busack_reg_0\,
      I3 => wrn_d_reg,
      I4 => \dma_master_bus[rdn]\,
      I5 => rdn_d_reg,
      O => mem_reg_i_12_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => mem_reg_2,
      I1 => \dma_master_bus[wrn]\,
      I2 => \^busack_reg_0\,
      I3 => wrn_d_reg,
      I4 => \dma_master_bus[rdn]\,
      I5 => rdn_d_reg,
      O => tileram_ena
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => wrn_d_reg,
      I1 => \^busack_reg_0\,
      I2 => \dma_master_bus[wrn]\,
      O => wr_n_reg_0
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(8),
      I1 => \cpu_bus[addr]\(8),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(8),
      O => ADDRARDADDR(8)
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^debug_enables\(1),
      I1 => rdn_d_reg,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[rdn]\,
      O => outreg
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \cpu_bus[addr]\(7),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(7),
      O => ADDRARDADDR(7)
    );
mem_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^debug_enables\(3),
      I1 => wrn_d_reg,
      I2 => \^busack_reg_0\,
      I3 => \dma_master_bus[wrn]\,
      O => WEA(0)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(6),
      I1 => \^a_reg[15]_0\(6),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(6),
      O => ADDRARDADDR(6)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(5),
      I1 => \^a_reg[15]_0\(5),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(5),
      O => ADDRARDADDR(5)
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(4),
      I1 => \^a_reg[15]_0\(4),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(4),
      O => ADDRARDADDR(4)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(3),
      I1 => \^a_reg[15]_0\(3),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(3),
      O => ADDRARDADDR(3)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(2),
      I1 => \^a_reg[15]_0\(2),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(2),
      O => ADDRARDADDR(2)
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \debug_ahi[7]\(1),
      I1 => \^a_reg[15]_0\(1),
      I2 => \^busack_reg_0\,
      I3 => mem_reg_i_12_n_0,
      I4 => mem_reg_0(1),
      O => ADDRARDADDR(1)
    );
mreq_n_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFE0E0EFE0"
    )
        port map (
      I0 => mreq_n_inv_i_2_n_0,
      I1 => tstate(1),
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => wr_n1,
      I4 => iorq,
      I5 => rd_n10_out,
      O => \tstate_reg[1]_0\
    );
mreq_n_inv_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      O => mreq_n_inv_i_2_n_0
    );
nmi_mask_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \debug_ahi[7]\(7),
      I1 => \cpu_bus[addr]\(7),
      I2 => \^busack_reg_0\,
      I3 => \bgm_port[3]_i_5_n_0\,
      I4 => nmi_mask_i_3_n_0,
      O => \m_obus_reg[addr][7]_0\
    );
nmi_mask_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \bgm_port[3]_i_3_n_0\,
      I1 => \^busack_reg_0\,
      I2 => \cpu_bus[addr]\(8),
      I3 => \debug_ahi[7]\(8),
      O => nmi_mask_i_3_n_0
    );
\out_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => \^m_obus_reg[addr][8]\,
      I1 => out_busy,
      I2 => wrn_d_reg,
      I3 => \^busack_reg_0\,
      I4 => \dma_master_bus[wrn]\,
      I5 => rst_n,
      O => E(0)
    );
out_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^m_obus_reg[addr][8]\,
      I1 => out_busy,
      I2 => \^m_obus_reg[wrn]\,
      I3 => rst_n,
      I4 => out_valid_reg,
      O => r_Tx_Active_reg
    );
rd_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000DFF"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => tstate(1),
      I3 => \mcycle_reg[0]_rep_n_0\,
      I4 => rd_n10_out,
      O => \tstate_reg[2]_1\
    );
rdn_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_master_bus[rdn]\,
      I1 => \^busack_reg_0\,
      I2 => rdn_d_reg,
      O => \^slave_shared_master_bus[rdn]\
    );
\s_obus[dslave][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_obus_reg[dslave][0]\,
      I1 => \s_obus[dslave][0]_i_3_n_0\,
      I2 => \s_obus[dslave][0]_i_4_n_0\,
      I3 => \s_obus[dslave][0]_i_5_n_0\,
      I4 => \s_obus[dslave][0]_i_6_n_0\,
      I5 => \s_obus_reg[dslave][0]_0\,
      O => D(0)
    );
\s_obus[dslave][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_3\,
      I1 => \s_obus_reg[dslave][7]_0\(6),
      I2 => \^first_last_reg_4\,
      I3 => \s_obus_reg[dslave][3]_1\(5),
      I4 => \s_obus_reg[dslave][3]_1\(0),
      I5 => \^first_last_reg_5\,
      O => \s_obus[dslave][0]_i_3_n_0\
    );
\s_obus[dslave][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_10_n_0\,
      I1 => \s_obus_reg[dslave][3]_2\(6),
      I2 => \s_obus[dslave][7]_i_10_n_0\,
      I3 => \s_obus_reg[dslave][3]_2\(0),
      I4 => \s_obus_reg[dslave][7]_0\(0),
      I5 => \^first_last_reg_6\,
      O => \s_obus[dslave][0]_i_4_n_0\
    );
\s_obus[dslave][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(0),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(0),
      I4 => \s_obus_reg[dslave][7]_2\(8),
      I5 => \^first_last_reg_8\,
      O => \s_obus[dslave][0]_i_5_n_0\
    );
\s_obus[dslave][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(0),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(8),
      I4 => \s_obus_reg[dslave][5]\(8),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \s_obus[dslave][0]_i_6_n_0\
    );
\s_obus[dslave][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_obus_reg[dslave][1]\,
      I1 => \s_obus[dslave][1]_i_3_n_0\,
      I2 => \s_obus[dslave][1]_i_4_n_0\,
      I3 => \s_obus[dslave][1]_i_5_n_0\,
      I4 => \s_obus[dslave][1]_i_6_n_0\,
      I5 => \s_obus_reg[dslave][1]_0\,
      O => D(1)
    );
\s_obus[dslave][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_3\,
      I1 => \s_obus_reg[dslave][7]_0\(7),
      I2 => \^first_last_reg_4\,
      I3 => \s_obus_reg[dslave][3]_1\(6),
      I4 => \s_obus_reg[dslave][3]_1\(1),
      I5 => \^first_last_reg_5\,
      O => \s_obus[dslave][1]_i_3_n_0\
    );
\s_obus[dslave][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_10_n_0\,
      I1 => \s_obus_reg[dslave][3]_2\(7),
      I2 => \s_obus[dslave][7]_i_10_n_0\,
      I3 => \s_obus_reg[dslave][3]_2\(1),
      I4 => \s_obus_reg[dslave][7]_0\(1),
      I5 => \^first_last_reg_6\,
      O => \s_obus[dslave][1]_i_4_n_0\
    );
\s_obus[dslave][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(1),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(1),
      I4 => \s_obus_reg[dslave][7]_2\(9),
      I5 => \^first_last_reg_8\,
      O => \s_obus[dslave][1]_i_5_n_0\
    );
\s_obus[dslave][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(1),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(9),
      I4 => \s_obus_reg[dslave][5]\(9),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \s_obus[dslave][1]_i_6_n_0\
    );
\s_obus[dslave][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_obus[dslave][2]_i_2_n_0\,
      I1 => \s_obus_reg[dslave][2]\,
      I2 => \s_obus[dslave][2]_i_4_n_0\,
      I3 => \s_obus[dslave][2]_i_5_n_0\,
      I4 => \s_obus_reg[dslave][2]_0\,
      I5 => \s_obus_reg[dslave][2]_1\,
      O => D(2)
    );
\s_obus[dslave][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(2),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(10),
      I4 => \s_obus_reg[dslave][5]\(10),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \s_obus[dslave][2]_i_2_n_0\
    );
\s_obus[dslave][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_10_n_0\,
      I1 => \s_obus_reg[dslave][3]_2\(8),
      I2 => \s_obus[dslave][7]_i_10_n_0\,
      I3 => \s_obus_reg[dslave][3]_2\(2),
      I4 => \s_obus_reg[dslave][7]_0\(2),
      I5 => \^first_last_reg_6\,
      O => \s_obus[dslave][2]_i_4_n_0\
    );
\s_obus[dslave][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(2),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(2),
      I4 => \s_obus_reg[dslave][7]_2\(10),
      I5 => \^first_last_reg_8\,
      O => \s_obus[dslave][2]_i_5_n_0\
    );
\s_obus[dslave][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_2_n_0\,
      I1 => \s_obus_reg[dslave][3]\,
      I2 => \s_obus[dslave][3]_i_4_n_0\,
      I3 => \s_obus[dslave][3]_i_5_n_0\,
      I4 => \s_obus[dslave][3]_i_6_n_0\,
      I5 => \s_obus_reg[dslave][3]_0\,
      O => D(3)
    );
\s_obus[dslave][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008808800000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \dma_addr_reg[1][15]\,
      O => \s_obus[dslave][3]_i_10_n_0\
    );
\s_obus[dslave][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008808800000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_rep_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \sfx_port_reg[5]_0\,
      O => \^first_last_reg_4\
    );
\s_obus[dslave][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(3),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(11),
      I4 => \s_obus_reg[dslave][5]\(11),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \s_obus[dslave][3]_i_2_n_0\
    );
\s_obus[dslave][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][3]_i_10_n_0\,
      I1 => \s_obus_reg[dslave][3]_2\(9),
      I2 => \s_obus[dslave][7]_i_10_n_0\,
      I3 => \s_obus_reg[dslave][3]_2\(3),
      I4 => \s_obus_reg[dslave][7]_0\(3),
      I5 => \^first_last_reg_6\,
      O => \s_obus[dslave][3]_i_4_n_0\
    );
\s_obus[dslave][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(3),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(3),
      I4 => \s_obus_reg[dslave][7]_2\(11),
      I5 => \^first_last_reg_8\,
      O => \s_obus[dslave][3]_i_5_n_0\
    );
\s_obus[dslave][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_3\,
      I1 => \s_obus_reg[dslave][7]_0\(8),
      I2 => \^first_last_reg_4\,
      I3 => \s_obus_reg[dslave][3]_1\(7),
      I4 => \s_obus_reg[dslave][3]_1\(2),
      I5 => \^first_last_reg_5\,
      O => \s_obus[dslave][3]_i_6_n_0\
    );
\s_obus[dslave][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(4),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(12),
      I4 => \s_obus_reg[dslave][5]\(12),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \dma_addr_reg[0][4]\
    );
\s_obus[dslave][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(4),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(4),
      I4 => \s_obus_reg[dslave][7]_2\(12),
      I5 => \^first_last_reg_8\,
      O => \dma_cnt_reg[0][4]\
    );
\s_obus[dslave][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(5),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(13),
      I4 => \s_obus_reg[dslave][5]\(13),
      I5 => \s_obus[dslave][5]_i_9_n_0\,
      O => \dma_addr_reg[0][5]\
    );
\s_obus[dslave][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_9_n_0\,
      I1 => \s_obus_reg[dslave][5]\(5),
      I2 => \^first_last_reg_7\,
      I3 => \s_obus_reg[dslave][7]_2\(5),
      I4 => \s_obus_reg[dslave][7]_2\(13),
      I5 => \^first_last_reg_8\,
      O => \dma_cnt_reg[0][5]\
    );
\s_obus[dslave][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008808800000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_rep_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \dma_addr_reg[0][15]\,
      O => \s_obus[dslave][5]_i_9_n_0\
    );
\s_obus[dslave][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_obus[dslave][6]_i_2_n_0\,
      I1 => \s_obus_reg[dslave][6]\,
      I2 => \s_obus[dslave][6]_i_4_n_0\,
      I3 => \s_obus[dslave][6]_i_5_n_0\,
      O => D(4)
    );
\s_obus[dslave][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_6\,
      I1 => \s_obus_reg[dslave][7]_0\(4),
      I2 => \^first_last_reg_3\,
      I3 => \s_obus_reg[dslave][7]_0\(9),
      I4 => \s_obus_reg[dslave][3]_1\(3),
      I5 => \^first_last_reg_5\,
      O => \s_obus[dslave][6]_i_2_n_0\
    );
\s_obus[dslave][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(6),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(14),
      I4 => \s_obus_reg[dslave][5]\(6),
      I5 => \s_obus[dslave][7]_i_9_n_0\,
      O => \s_obus[dslave][6]_i_4_n_0\
    );
\s_obus[dslave][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_7\,
      I1 => \s_obus_reg[dslave][7]_2\(6),
      I2 => \^first_last_reg_8\,
      I3 => \s_obus_reg[dslave][7]_2\(14),
      I4 => \s_obus_reg[dslave][3]_2\(4),
      I5 => \s_obus[dslave][7]_i_10_n_0\,
      O => \s_obus[dslave][6]_i_5_n_0\
    );
\s_obus[dslave][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004404400000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \dma_addr_reg[1][15]\,
      O => \s_obus[dslave][7]_i_10_n_0\
    );
\s_obus[dslave][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_obus[dslave][7]_i_4_n_0\,
      I1 => \s_obus_reg[dslave][7]_1\,
      I2 => \s_obus[dslave][7]_i_6_n_0\,
      I3 => \s_obus[dslave][7]_i_7_n_0\,
      O => D(5)
    );
\s_obus[dslave][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_6\,
      I1 => \s_obus_reg[dslave][7]_0\(5),
      I2 => \^first_last_reg_3\,
      I3 => \s_obus_reg[dslave][7]_0\(10),
      I4 => \s_obus_reg[dslave][3]_1\(4),
      I5 => \^first_last_reg_5\,
      O => \s_obus[dslave][7]_i_4_n_0\
    );
\s_obus[dslave][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_1\,
      I1 => \s_obus_reg[dslave][7]\(7),
      I2 => \^first_last_reg_2\,
      I3 => \s_obus_reg[dslave][7]\(15),
      I4 => \s_obus_reg[dslave][5]\(7),
      I5 => \s_obus[dslave][7]_i_9_n_0\,
      O => \s_obus[dslave][7]_i_6_n_0\
    );
\s_obus[dslave][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^first_last_reg_7\,
      I1 => \s_obus_reg[dslave][7]_2\(7),
      I2 => \^first_last_reg_8\,
      I3 => \s_obus_reg[dslave][7]_2\(15),
      I4 => \s_obus_reg[dslave][3]_2\(5),
      I5 => \s_obus[dslave][7]_i_10_n_0\,
      O => \s_obus[dslave][7]_i_7_n_0\
    );
\s_obus[dslave][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004404400000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_rep_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \sfx_port_reg[5]_0\,
      O => \^first_last_reg_5\
    );
\s_obus[dslave][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004404400000000"
    )
        port map (
      I0 => \first_last__0\,
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^busack_reg_rep_0\,
      I3 => \^a_reg[15]_0\(3),
      I4 => \debug_ahi[7]\(3),
      I5 => \dma_addr_reg[0][15]\,
      O => \s_obus[dslave][7]_i_9_n_0\
    );
\sfx_port[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][1]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => \sfx_port[0]_i_2_n_0\,
      I5 => walk_out,
      O => \sfx_port_reg[0]\
    );
\sfx_port[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \cref[1]_i_3_n_0\,
      I1 => \^busack_reg_rep_0\,
      I2 => \cpu_bus[addr]\(7),
      I3 => \debug_ahi[7]\(7),
      O => \sfx_port[0]_i_2_n_0\
    );
\sfx_port[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \sfx_port[0]_i_2_n_0\,
      I5 => jump_out,
      O => \sfx_port_reg[1]\
    );
\sfx_port[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][1]\,
      I2 => \^m_obus_reg[addr][2]\,
      I3 => \^m_obus_reg[addr][0]\,
      I4 => \sfx_port[0]_i_2_n_0\,
      I5 => crash_out,
      O => \sfx_port_reg[2]\
    );
\sfx_port[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \^m_obus_reg[addr][1]\,
      I3 => \^m_obus_reg[addr][2]\,
      I4 => \sfx_port[0]_i_2_n_0\,
      I5 => sfx_port(0),
      O => \sfx_port_reg[3]\
    );
\sfx_port[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF1000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \sfx_port_reg[5]_0\,
      I3 => \sfx_port[0]_i_2_n_0\,
      I4 => sfx_port(1),
      O => \sfx_port_reg[4]\
    );
\sfx_port[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF4000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^m_obus_reg[addr][0]\,
      I2 => \sfx_port_reg[5]_0\,
      I3 => \sfx_port[0]_i_2_n_0\,
      I4 => sfx_port(2),
      O => \sfx_port_reg[5]\
    );
\tstate[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[6]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[0]_i_1_n_0\
    );
\tstate[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tstate_reg_n_0_[0]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[1]_i_1_n_0\
    );
\tstate[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(1),
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[2]_i_1_n_0\
    );
\tstate[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tstate(2),
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[3]_i_1_n_0\
    );
\tstate[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[4]_i_1_n_0\
    );
\tstate[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[4]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[5]_i_1_n_0\
    );
\tstate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000DDDDD00DD"
    )
        port map (
      I0 => tstate(2),
      I1 => cpu_wait,
      I2 => \^busack_reg_0\,
      I3 => \tstate[6]_i_3_n_0\,
      I4 => \tstate[6]_i_4_n_0\,
      I5 => BusReq_s,
      O => tstate_0
    );
\tstate[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B833BB00B80088"
    )
        port map (
      I0 => \tstate[6]_i_14_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \tstate[6]_i_18_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_19_n_0\,
      O => \tstate[6]_i_11_n_0\
    );
\tstate[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EFF2E00"
    )
        port map (
      I0 => \tstate[6]_i_20_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_21_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_12_n_0\
    );
\tstate[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2EFFFFFF2E0000"
    )
        port map (
      I0 => \tstate[6]_i_22_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => mcycle,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_23_n_0\,
      O => \tstate[6]_i_13_n_0\
    );
\tstate[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => mcycle,
      O => \tstate[6]_i_14_n_0\
    );
\tstate[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8830BBFC"
    )
        port map (
      I0 => \tstate[6]_i_24_n_0\,
      I1 => \IR_reg_n_0_[6]\,
      I2 => \tstate[6]_i_25_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_15_n_0\
    );
\tstate[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \tstate[6]_i_26_n_0\,
      I1 => \ISet_reg_n_0_[0]\,
      I2 => \tstate[6]_i_27_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \IR_reg_n_0_[6]\,
      I5 => \tstate[6]_i_28_n_0\,
      O => \tstate[6]_i_16_n_0\
    );
\tstate[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2FFE200"
    )
        port map (
      I0 => \tstate[6]_i_29_n_0\,
      I1 => \IR_reg_n_0_[7]\,
      I2 => mcycle,
      I3 => \IR_reg_n_0_[6]\,
      I4 => \tstate[6]_i_30_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_17_n_0\
    );
\tstate[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400000EFE0FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \tstate[6]_i_31_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \tstate[6]_i_32_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_18_n_0\
    );
\tstate[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2FFE2"
    )
        port map (
      I0 => \tstate[6]_i_33_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \tstate[6]_i_34_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_19_n_0\
    );
\tstate[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tstate_reg_n_0_[5]\,
      I1 => \tstate[6]_i_4_n_0\,
      O => \tstate[6]_i_2_n_0\
    );
\tstate[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000B8BBFFFF"
    )
        port map (
      I0 => \tstate[6]_i_35_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_20_n_0\
    );
\tstate[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45400000EFEAFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \tstate[6]_i_36_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_37_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_21_n_0\
    );
\tstate[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000B8BBFFFF"
    )
        port map (
      I0 => \tstate[6]_i_38_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_22_n_0\
    );
\tstate[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D1"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[7]\,
      I2 => \tstate[6]_i_39_n_0\,
      I3 => \IR_reg_n_0_[2]\,
      I4 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_23_n_0\
    );
\tstate[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => mcycle,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_40_n_0\,
      I4 => \IR_reg_n_0_[2]\,
      I5 => \tstate[6]_i_41_n_0\,
      O => \tstate[6]_i_24_n_0\
    );
\tstate[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \tstate[6]_i_34_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => mcycle,
      I4 => \IR_reg_n_0_[1]\,
      I5 => \tstate[6]_i_42_n_0\,
      O => \tstate[6]_i_25_n_0\
    );
\tstate[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_26_n_0\
    );
\tstate[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \tstate[6]_i_43_n_0\,
      I2 => \IR_reg_n_0_[2]\,
      I3 => \tstate[6]_i_44_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_27_n_0\
    );
\tstate[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \tstate[6]_i_45_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \tstate[6]_i_46_n_0\,
      I3 => \IR_reg_n_0_[7]\,
      I4 => mcycle,
      I5 => \mcycle_reg_n_0_[6]\,
      O => \tstate[6]_i_28_n_0\
    );
\tstate[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFF8B880000"
    )
        port map (
      I0 => \tstate[6]_i_47_n_0\,
      I1 => \IR_reg_n_0_[2]\,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \mcycle_reg_n_0_[1]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_29_n_0\
    );
\tstate[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => Auto_Wait_t2,
      I1 => NMICycle_reg_n_0,
      I2 => \mcycle_reg[0]_rep_n_0\,
      I3 => Auto_Wait_t1_reg_n_0,
      I4 => iorq,
      O => \tstate[6]_i_3_n_0\
    );
\tstate[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \IR_reg_n_0_[2]\,
      I1 => \tstate[6]_i_48_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \tstate[6]_i_49_n_0\,
      I4 => \IR_reg_n_0_[7]\,
      I5 => mcycle,
      O => \tstate[6]_i_30_n_0\
    );
\tstate[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBF8FFFF"
    )
        port map (
      I0 => \tstate[6]_i_50_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_31_n_0\
    );
\tstate[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F400000EFEFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \tstate[6]_i_51_n_0\,
      I2 => \IR_reg_n_0_[1]\,
      I3 => \Read_To_Reg_r[3]_i_13_n_0\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_32_n_0\
    );
\tstate[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF55FFAABF00AA"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \tstate_reg[6]_i_52_n_0\,
      O => \tstate[6]_i_33_n_0\
    );
\tstate[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFFFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[3]\,
      I3 => \IR_reg_n_0_[4]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_34_n_0\
    );
\tstate[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF00FFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_35_n_0\
    );
\tstate[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECFFEFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_36_n_0\
    );
\tstate[6]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AFBF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => \mcycle_reg[0]_rep_n_0\,
      O => \tstate[6]_i_37_n_0\
    );
\tstate[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000EFFFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_38_n_0\
    );
\tstate[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000EFFFFFFF"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_39_n_0\
    );
\tstate[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tstate_reg_n_0_[6]\,
      I1 => \tstate[6]_i_5_n_0\,
      I2 => \tstate[6]_i_6_n_0\,
      I3 => \tstate_reg_n_0_[4]\,
      I4 => \tstate[6]_i_7_n_0\,
      I5 => \tstate_reg_n_0_[5]\,
      O => \tstate[6]_i_4_n_0\
    );
\tstate[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB8BBBB"
    )
        port map (
      I0 => \tstate[6]_i_53_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => \mcycles_reg[1]_i_12_n_0\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_40_n_0\
    );
\tstate[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8B3F3F3F3F"
    )
        port map (
      I0 => \tstate[6]_i_54_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => mcycle,
      I3 => i_reg_n_29,
      I4 => \IR_reg_n_0_[5]\,
      I5 => \IR_reg[0]_rep_n_0\,
      O => \tstate[6]_i_41_n_0\
    );
\tstate[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F103F3F1F103030"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => mcycle,
      I2 => \IR_reg[0]_rep_n_0\,
      I3 => \tstate[6]_i_55_n_0\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => \tstate[6]_i_56_n_0\,
      O => \tstate[6]_i_42_n_0\
    );
\tstate[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B080000"
    )
        port map (
      I0 => \TmpAddr[15]_i_12_n_0\,
      I1 => \IR_reg[0]_rep_n_0\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => i_reg_n_25,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_43_n_0\
    );
\tstate[6]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFFB800"
    )
        port map (
      I0 => \tstate[6]_i_57_n_0\,
      I1 => \IR_reg_n_0_[1]\,
      I2 => \Read_To_Reg_r[3]_i_13_n_0\,
      I3 => \IR_reg[0]_rep_n_0\,
      I4 => mcycle,
      O => \tstate[6]_i_44_n_0\
    );
\tstate[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFF55FFEAAA00"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \mcycle_reg_n_0_[1]\,
      I3 => mcycle,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => \tstate[6]_i_58_n_0\,
      O => \tstate[6]_i_45_n_0\
    );
\tstate[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \IR_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[1]\,
      I5 => mcycle,
      O => \tstate[6]_i_46_n_0\
    );
\tstate[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10FF0000"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \IR_reg[0]_rep_n_0\,
      I5 => mcycle,
      O => \tstate[6]_i_47_n_0\
    );
\tstate[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF13001000"
    )
        port map (
      I0 => \IR_reg[0]_rep_n_0\,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycle_reg_n_0_[2]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => \mcycle_reg_n_0_[3]\,
      I5 => mcycle,
      O => \tstate[6]_i_48_n_0\
    );
\tstate[6]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5040"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[3]\,
      I4 => mcycle,
      O => \tstate[6]_i_49_n_0\
    );
\tstate[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tstate_reg_n_0_[3]\,
      I1 => tstate(2),
      I2 => tstates(1),
      I3 => tstate(1),
      I4 => tstates(0),
      I5 => \tstate_reg_n_0_[0]\,
      O => \tstate[6]_i_5_n_0\
    );
\tstate[6]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \IR_reg_n_0_[3]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      O => \tstate[6]_i_50_n_0\
    );
\tstate[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF5FFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \mcycle_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \A[15]_i_25_n_0\,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => mcycle,
      O => \tstate[6]_i_51_n_0\
    );
\tstate[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFFFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[4]\,
      I2 => \IR_reg_n_0_[5]\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => \IR_reg_n_0_[3]\,
      I5 => mcycle,
      O => \tstate[6]_i_53_n_0\
    );
\tstate[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_54_n_0\
    );
\tstate[6]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55765575"
    )
        port map (
      I0 => mcycle,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => NMICycle_reg_n_0,
      O => \tstate[6]_i_55_n_0\
    );
\tstate[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8BBA8B8FFFDFFFF"
    )
        port map (
      I0 => \mcycle_reg_n_0_[2]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[3]\,
      I4 => NMICycle_reg_n_0,
      I5 => mcycle,
      O => \tstate[6]_i_56_n_0\
    );
\tstate[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45004400"
    )
        port map (
      I0 => \mcycle_reg_n_0_[1]\,
      I1 => \mcycle_reg_n_0_[2]\,
      I2 => \mcycle_reg_n_0_[3]\,
      I3 => i_reg_n_28,
      I4 => \mcycle_reg_n_0_[4]\,
      I5 => mcycle,
      O => \tstate[6]_i_57_n_0\
    );
\tstate[6]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB888"
    )
        port map (
      I0 => i_reg_n_30,
      I1 => \mcycle_reg_n_0_[1]\,
      I2 => \mcycles[1]_i_11_n_0\,
      I3 => \mcycle_reg_n_0_[2]\,
      I4 => mcycle,
      O => \tstate[6]_i_58_n_0\
    );
\tstate[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001101FFFF"
    )
        port map (
      I0 => \IR_reg_n_0_[4]\,
      I1 => \IR_reg_n_0_[5]\,
      I2 => NMICycle_reg_n_0,
      I3 => \IR_reg_n_0_[3]\,
      I4 => \mcycle_reg_n_0_[2]\,
      I5 => mcycle,
      O => \tstate[6]_i_59_n_0\
    );
\tstate[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tstates(1),
      I1 => tstates(2),
      O => \tstate[6]_i_6_n_0\
    );
\tstate[6]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => NMICycle_reg_n_0,
      I1 => \IR_reg_n_0_[3]\,
      I2 => \IR_reg_n_0_[4]\,
      I3 => \IR_reg_n_0_[5]\,
      I4 => mcycle,
      O => \tstate[6]_i_60_n_0\
    );
\tstate[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => tstates(2),
      I1 => tstates(1),
      I2 => tstates(0),
      O => \tstate[6]_i_7_n_0\
    );
\tstate[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \tstate[6]_i_13_n_0\,
      I1 => \ISet_reg_n_0_[1]\,
      I2 => \tstate[6]_i_14_n_0\,
      I3 => \mcycle_reg_n_0_[6]\,
      I4 => \ISet_reg_n_0_[0]\,
      I5 => \tstate[6]_i_15_n_0\,
      O => tstates(0)
    );
\tstate_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      D => \tstate[0]_i_1_n_0\,
      PRE => \^rst_n_0\,
      Q => \tstate_reg_n_0_[0]\
    );
\tstate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[1]_i_1_n_0\,
      Q => tstate(1)
    );
\tstate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[2]_i_1_n_0\,
      Q => tstate(2)
    );
\tstate_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[3]_i_1_n_0\,
      Q => \tstate_reg_n_0_[3]\
    );
\tstate_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[4]_i_1_n_0\,
      Q => \tstate_reg_n_0_[4]\
    );
\tstate_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[5]_i_1_n_0\,
      Q => \tstate_reg_n_0_[5]\
    );
\tstate_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => tstate_0,
      CLR => \^rst_n_0\,
      D => \tstate[6]_i_2_n_0\,
      Q => \tstate_reg_n_0_[6]\
    );
\tstate_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_16_n_0\,
      I1 => \tstate[6]_i_17_n_0\,
      O => tstates(2),
      S => \ISet_reg_n_0_[1]\
    );
\tstate_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_59_n_0\,
      I1 => \tstate[6]_i_60_n_0\,
      O => \tstate_reg[6]_i_52_n_0\,
      S => \mcycle_reg_n_0_[1]\
    );
\tstate_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tstate[6]_i_11_n_0\,
      I1 => \tstate[6]_i_12_n_0\,
      O => tstates(1),
      S => \ISet_reg_n_0_[1]\
    );
wr_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mcycle_reg[0]_rep_n_0\,
      I1 => wr_n1,
      O => \mcycle_reg[0]_rep_0\
    );
wrn_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dma_master_bus[wrn]\,
      I1 => \^busack_reg_0\,
      I2 => wrn_d_reg,
      O => \^m_obus_reg[wrn]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80_uart is
  port (
    in_valid : out STD_LOGIC;
    out_busy : out STD_LOGIC;
    ser_out : out STD_LOGIC;
    out_valid_reg_0 : out STD_LOGIC;
    \oport_bus[dslave]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ser_in : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_valid_reg_1 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80_uart;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80_uart is
  signal \out_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \^out_valid_reg_0\ : STD_LOGIC;
begin
  out_valid_reg_0 <= \^out_valid_reg_0\;
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(0),
      Q => \out_data_reg_n_0_[0]\,
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(1),
      Q => \out_data_reg_n_0_[1]\,
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(2),
      Q => \out_data_reg_n_0_[2]\,
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(3),
      Q => \out_data_reg_n_0_[3]\,
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(4),
      Q => \out_data_reg_n_0_[4]\,
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(5),
      Q => \out_data_reg_n_0_[5]\,
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(6),
      Q => \out_data_reg_n_0_[6]\,
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => E(0),
      D => \master_out[dmaster]\(7),
      Q => \out_data_reg_n_0_[7]\,
      R => '0'
    );
out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => out_valid_reg_1,
      Q => \^out_valid_reg_0\,
      R => '0'
    );
rx_dev: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx
     port map (
      SR(0) => SR(0),
      in_valid => in_valid,
      masterclk => masterclk,
      \oport_bus[dslave]\(7 downto 0) => \oport_bus[dslave]\(7 downto 0),
      rst_n => rst_n,
      ser_in => ser_in
    );
tx_dev: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx
     port map (
      Q(7) => \out_data_reg_n_0_[7]\,
      Q(6) => \out_data_reg_n_0_[6]\,
      Q(5) => \out_data_reg_n_0_[5]\,
      Q(4) => \out_data_reg_n_0_[4]\,
      Q(3) => \out_data_reg_n_0_[3]\,
      Q(2) => \out_data_reg_n_0_[2]\,
      Q(1) => \out_data_reg_n_0_[1]\,
      Q(0) => \out_data_reg_n_0_[0]\,
      SR(0) => SR(0),
      masterclk => masterclk,
      out_busy => out_busy,
      \r_Tx_Data_reg[0]_0\ => \^out_valid_reg_0\,
      rst_n => rst_n,
      ser_out => ser_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80ram is
  port (
    outreg0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    outreg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC;
    mem_reg_5 : in STD_LOGIC;
    mem_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_reg_7 : in STD_LOGIC;
    \ibus[dmaster]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80ram is
begin
ram_imp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
     port map (
      ADDRBWRADDR(11) => mem_reg_0,
      ADDRBWRADDR(10) => mem_reg_1,
      ADDRBWRADDR(9) => mem_reg_2,
      ADDRBWRADDR(8) => mem_reg_3,
      ADDRBWRADDR(7) => mem_reg_4,
      ADDRBWRADDR(6) => mem_reg_5,
      ADDRBWRADDR(5) => mem_reg_6,
      ADDRBWRADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      DIADI(7) => mem_reg_7,
      DIADI(6 downto 0) => \ibus[dmaster]\(6 downto 0),
      WEA(0) => WEA(0),
      masterclk => masterclk,
      mem_reg_0 => mem_reg,
      outreg => outreg,
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_core is
  port (
    ale : out STD_LOGIC;
    dmem_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmem_addr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_q_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmem_we : out STD_LOGIC;
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sfx_port : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_q_reg : in STD_LOGIC;
    outreg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p1_q[7]_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_core is
  signal accumulator_q : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^ale\ : STD_LOGIC;
  signal alu_b_n_0 : STD_LOGIC;
  signal alu_b_n_1 : STD_LOGIC;
  signal alu_b_n_11 : STD_LOGIC;
  signal alu_b_n_12 : STD_LOGIC;
  signal alu_b_n_13 : STD_LOGIC;
  signal alu_b_n_14 : STD_LOGIC;
  signal alu_b_n_15 : STD_LOGIC;
  signal alu_b_n_16 : STD_LOGIC;
  signal alu_b_n_17 : STD_LOGIC;
  signal alu_b_n_18 : STD_LOGIC;
  signal alu_b_n_19 : STD_LOGIC;
  signal alu_b_n_2 : STD_LOGIC;
  signal alu_b_n_20 : STD_LOGIC;
  signal alu_b_n_21 : STD_LOGIC;
  signal alu_b_n_22 : STD_LOGIC;
  signal alu_b_n_23 : STD_LOGIC;
  signal alu_b_n_24 : STD_LOGIC;
  signal alu_b_n_25 : STD_LOGIC;
  signal alu_b_n_26 : STD_LOGIC;
  signal alu_b_n_27 : STD_LOGIC;
  signal alu_b_n_28 : STD_LOGIC;
  signal alu_b_n_29 : STD_LOGIC;
  signal alu_b_n_3 : STD_LOGIC;
  signal alu_b_n_30 : STD_LOGIC;
  signal alu_b_n_31 : STD_LOGIC;
  signal alu_b_n_32 : STD_LOGIC;
  signal alu_b_n_33 : STD_LOGIC;
  signal alu_b_n_34 : STD_LOGIC;
  signal alu_b_n_4 : STD_LOGIC;
  signal alu_b_n_5 : STD_LOGIC;
  signal alu_b_n_6 : STD_LOGIC;
  signal alu_b_n_7 : STD_LOGIC;
  signal alu_b_n_8 : STD_LOGIC;
  signal alu_b_n_9 : STD_LOGIC;
  signal branch_taken_s : STD_LOGIC;
  signal bus_q : STD_LOGIC;
  signal clk_multi_cycle_s : STD_LOGIC;
  signal clk_second_cycle_s : STD_LOGIC;
  signal clock_ctrl_b_n_0 : STD_LOGIC;
  signal clock_ctrl_b_n_1 : STD_LOGIC;
  signal clock_ctrl_b_n_10 : STD_LOGIC;
  signal clock_ctrl_b_n_11 : STD_LOGIC;
  signal clock_ctrl_b_n_12 : STD_LOGIC;
  signal clock_ctrl_b_n_14 : STD_LOGIC;
  signal clock_ctrl_b_n_15 : STD_LOGIC;
  signal clock_ctrl_b_n_16 : STD_LOGIC;
  signal clock_ctrl_b_n_17 : STD_LOGIC;
  signal clock_ctrl_b_n_18 : STD_LOGIC;
  signal clock_ctrl_b_n_19 : STD_LOGIC;
  signal clock_ctrl_b_n_2 : STD_LOGIC;
  signal clock_ctrl_b_n_20 : STD_LOGIC;
  signal clock_ctrl_b_n_21 : STD_LOGIC;
  signal clock_ctrl_b_n_24 : STD_LOGIC;
  signal clock_ctrl_b_n_25 : STD_LOGIC;
  signal clock_ctrl_b_n_26 : STD_LOGIC;
  signal clock_ctrl_b_n_27 : STD_LOGIC;
  signal clock_ctrl_b_n_28 : STD_LOGIC;
  signal clock_ctrl_b_n_29 : STD_LOGIC;
  signal clock_ctrl_b_n_3 : STD_LOGIC;
  signal clock_ctrl_b_n_30 : STD_LOGIC;
  signal clock_ctrl_b_n_31 : STD_LOGIC;
  signal clock_ctrl_b_n_32 : STD_LOGIC;
  signal clock_ctrl_b_n_33 : STD_LOGIC;
  signal clock_ctrl_b_n_34 : STD_LOGIC;
  signal clock_ctrl_b_n_35 : STD_LOGIC;
  signal clock_ctrl_b_n_36 : STD_LOGIC;
  signal clock_ctrl_b_n_37 : STD_LOGIC;
  signal clock_ctrl_b_n_38 : STD_LOGIC;
  signal clock_ctrl_b_n_39 : STD_LOGIC;
  signal clock_ctrl_b_n_4 : STD_LOGIC;
  signal clock_ctrl_b_n_41 : STD_LOGIC;
  signal clock_ctrl_b_n_42 : STD_LOGIC;
  signal clock_ctrl_b_n_43 : STD_LOGIC;
  signal clock_ctrl_b_n_44 : STD_LOGIC;
  signal clock_ctrl_b_n_45 : STD_LOGIC;
  signal clock_ctrl_b_n_46 : STD_LOGIC;
  signal clock_ctrl_b_n_48 : STD_LOGIC;
  signal clock_ctrl_b_n_49 : STD_LOGIC;
  signal clock_ctrl_b_n_5 : STD_LOGIC;
  signal clock_ctrl_b_n_50 : STD_LOGIC;
  signal clock_ctrl_b_n_51 : STD_LOGIC;
  signal clock_ctrl_b_n_53 : STD_LOGIC;
  signal clock_ctrl_b_n_54 : STD_LOGIC;
  signal clock_ctrl_b_n_55 : STD_LOGIC;
  signal clock_ctrl_b_n_56 : STD_LOGIC;
  signal clock_ctrl_b_n_59 : STD_LOGIC;
  signal clock_ctrl_b_n_60 : STD_LOGIC;
  signal clock_ctrl_b_n_61 : STD_LOGIC;
  signal clock_ctrl_b_n_62 : STD_LOGIC;
  signal clock_ctrl_b_n_63 : STD_LOGIC;
  signal clock_ctrl_b_n_64 : STD_LOGIC;
  signal clock_ctrl_b_n_65 : STD_LOGIC;
  signal clock_ctrl_b_n_66 : STD_LOGIC;
  signal clock_ctrl_b_n_67 : STD_LOGIC;
  signal clock_ctrl_b_n_68 : STD_LOGIC;
  signal clock_ctrl_b_n_7 : STD_LOGIC;
  signal clock_ctrl_b_n_70 : STD_LOGIC;
  signal clock_ctrl_b_n_71 : STD_LOGIC;
  signal clock_ctrl_b_n_72 : STD_LOGIC;
  signal clock_ctrl_b_n_73 : STD_LOGIC;
  signal clock_ctrl_b_n_75 : STD_LOGIC;
  signal clock_ctrl_b_n_76 : STD_LOGIC;
  signal clock_ctrl_b_n_77 : STD_LOGIC;
  signal clock_ctrl_b_n_78 : STD_LOGIC;
  signal clock_ctrl_b_n_79 : STD_LOGIC;
  signal clock_ctrl_b_n_8 : STD_LOGIC;
  signal clock_ctrl_b_n_80 : STD_LOGIC;
  signal clock_ctrl_b_n_81 : STD_LOGIC;
  signal clock_ctrl_b_n_82 : STD_LOGIC;
  signal clock_ctrl_b_n_83 : STD_LOGIC;
  signal clock_ctrl_b_n_84 : STD_LOGIC;
  signal clock_ctrl_b_n_85 : STD_LOGIC;
  signal clock_ctrl_b_n_86 : STD_LOGIC;
  signal clock_ctrl_b_n_87 : STD_LOGIC;
  signal clock_ctrl_b_n_88 : STD_LOGIC;
  signal clock_ctrl_b_n_89 : STD_LOGIC;
  signal clock_ctrl_b_n_9 : STD_LOGIC;
  signal clock_ctrl_b_n_90 : STD_LOGIC;
  signal cnd_comp_value_s : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal cnd_take_branch_s : STD_LOGIC;
  signal cnd_tf_s : STD_LOGIC;
  signal counter_q : STD_LOGIC;
  signal counter_q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dac_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal decoder_b_n_1 : STD_LOGIC;
  signal decoder_b_n_10 : STD_LOGIC;
  signal decoder_b_n_101 : STD_LOGIC;
  signal decoder_b_n_104 : STD_LOGIC;
  signal decoder_b_n_106 : STD_LOGIC;
  signal decoder_b_n_107 : STD_LOGIC;
  signal decoder_b_n_108 : STD_LOGIC;
  signal decoder_b_n_109 : STD_LOGIC;
  signal decoder_b_n_11 : STD_LOGIC;
  signal decoder_b_n_112 : STD_LOGIC;
  signal decoder_b_n_113 : STD_LOGIC;
  signal decoder_b_n_115 : STD_LOGIC;
  signal decoder_b_n_117 : STD_LOGIC;
  signal decoder_b_n_118 : STD_LOGIC;
  signal decoder_b_n_119 : STD_LOGIC;
  signal decoder_b_n_12 : STD_LOGIC;
  signal decoder_b_n_120 : STD_LOGIC;
  signal decoder_b_n_121 : STD_LOGIC;
  signal decoder_b_n_122 : STD_LOGIC;
  signal decoder_b_n_123 : STD_LOGIC;
  signal decoder_b_n_124 : STD_LOGIC;
  signal decoder_b_n_126 : STD_LOGIC;
  signal decoder_b_n_127 : STD_LOGIC;
  signal decoder_b_n_128 : STD_LOGIC;
  signal decoder_b_n_129 : STD_LOGIC;
  signal decoder_b_n_13 : STD_LOGIC;
  signal decoder_b_n_130 : STD_LOGIC;
  signal decoder_b_n_131 : STD_LOGIC;
  signal decoder_b_n_132 : STD_LOGIC;
  signal decoder_b_n_133 : STD_LOGIC;
  signal decoder_b_n_134 : STD_LOGIC;
  signal decoder_b_n_135 : STD_LOGIC;
  signal decoder_b_n_2 : STD_LOGIC;
  signal decoder_b_n_22 : STD_LOGIC;
  signal decoder_b_n_23 : STD_LOGIC;
  signal decoder_b_n_24 : STD_LOGIC;
  signal decoder_b_n_25 : STD_LOGIC;
  signal decoder_b_n_26 : STD_LOGIC;
  signal decoder_b_n_27 : STD_LOGIC;
  signal decoder_b_n_3 : STD_LOGIC;
  signal decoder_b_n_30 : STD_LOGIC;
  signal decoder_b_n_34 : STD_LOGIC;
  signal decoder_b_n_36 : STD_LOGIC;
  signal decoder_b_n_37 : STD_LOGIC;
  signal decoder_b_n_38 : STD_LOGIC;
  signal decoder_b_n_46 : STD_LOGIC;
  signal decoder_b_n_47 : STD_LOGIC;
  signal decoder_b_n_48 : STD_LOGIC;
  signal decoder_b_n_49 : STD_LOGIC;
  signal decoder_b_n_5 : STD_LOGIC;
  signal decoder_b_n_50 : STD_LOGIC;
  signal decoder_b_n_51 : STD_LOGIC;
  signal decoder_b_n_52 : STD_LOGIC;
  signal decoder_b_n_53 : STD_LOGIC;
  signal decoder_b_n_54 : STD_LOGIC;
  signal decoder_b_n_55 : STD_LOGIC;
  signal decoder_b_n_56 : STD_LOGIC;
  signal decoder_b_n_57 : STD_LOGIC;
  signal decoder_b_n_58 : STD_LOGIC;
  signal decoder_b_n_59 : STD_LOGIC;
  signal decoder_b_n_6 : STD_LOGIC;
  signal decoder_b_n_60 : STD_LOGIC;
  signal decoder_b_n_61 : STD_LOGIC;
  signal decoder_b_n_62 : STD_LOGIC;
  signal decoder_b_n_63 : STD_LOGIC;
  signal decoder_b_n_66 : STD_LOGIC;
  signal decoder_b_n_67 : STD_LOGIC;
  signal decoder_b_n_68 : STD_LOGIC;
  signal decoder_b_n_69 : STD_LOGIC;
  signal decoder_b_n_7 : STD_LOGIC;
  signal decoder_b_n_70 : STD_LOGIC;
  signal decoder_b_n_71 : STD_LOGIC;
  signal decoder_b_n_72 : STD_LOGIC;
  signal decoder_b_n_73 : STD_LOGIC;
  signal decoder_b_n_74 : STD_LOGIC;
  signal decoder_b_n_8 : STD_LOGIC;
  signal decoder_b_n_9 : STD_LOGIC;
  signal decoder_b_n_94 : STD_LOGIC;
  signal decoder_b_n_96 : STD_LOGIC;
  signal decoder_b_n_97 : STD_LOGIC;
  signal decoder_b_n_99 : STD_LOGIC;
  signal dmem_addr_q : STD_LOGIC;
  signal dmem_addr_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dmem_ctrl_b_n_0 : STD_LOGIC;
  signal dmem_ctrl_b_n_1 : STD_LOGIC;
  signal dmem_ctrl_b_n_2 : STD_LOGIC;
  signal dmem_ctrl_b_n_3 : STD_LOGIC;
  signal dmem_ctrl_b_n_4 : STD_LOGIC;
  signal dmem_ctrl_b_n_5 : STD_LOGIC;
  signal \^dmem_dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_pending_s : STD_LOGIC;
  signal int_type_q : STD_LOGIC;
  signal mb_q : STD_LOGIC;
  signal mnemonic_q : STD_LOGIC;
  signal p1_q : STD_LOGIC;
  signal p2_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_in : STD_LOGIC;
  signal pb_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal pmem_addr_q : STD_LOGIC;
  signal pmem_addr_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pmem_ctrl_b_n_12 : STD_LOGIC;
  signal pmem_ctrl_b_n_13 : STD_LOGIC;
  signal pmem_ctrl_b_n_14 : STD_LOGIC;
  signal pmem_ctrl_b_n_15 : STD_LOGIC;
  signal pmem_ctrl_b_n_16 : STD_LOGIC;
  signal pmem_ctrl_b_n_17 : STD_LOGIC;
  signal pmem_ctrl_b_n_18 : STD_LOGIC;
  signal pmem_ctrl_b_n_19 : STD_LOGIC;
  signal pmem_ctrl_b_n_20 : STD_LOGIC;
  signal pmem_ctrl_b_n_21 : STD_LOGIC;
  signal pmem_ctrl_b_n_22 : STD_LOGIC;
  signal pmem_ctrl_b_n_23 : STD_LOGIC;
  signal pmem_ctrl_b_n_24 : STD_LOGIC;
  signal pmem_ctrl_b_n_25 : STD_LOGIC;
  signal prescaler_q : STD_LOGIC;
  signal program_counter_q : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal psw_aux_carry_s : STD_LOGIC;
  signal psw_b_n_4 : STD_LOGIC;
  signal psw_b_n_5 : STD_LOGIC;
  signal psw_b_n_6 : STD_LOGIC;
  signal psw_b_n_7 : STD_LOGIC;
  signal psw_bs_s : STD_LOGIC;
  signal psw_carry_s : STD_LOGIC;
  signal psw_f0_s : STD_LOGIC;
  signal temp_req_q : STD_LOGIC;
  signal tim_of_s : STD_LOGIC;
  signal tim_start_t_s : STD_LOGIC;
  signal \use_p1.p1_b_n_0\ : STD_LOGIC;
  signal \use_timer.timer_b_n_1\ : STD_LOGIC;
  signal \use_timer.timer_b_n_13\ : STD_LOGIC;
  signal \use_timer.timer_b_n_14\ : STD_LOGIC;
  signal \use_timer.timer_b_n_15\ : STD_LOGIC;
  signal \use_timer.timer_b_n_2\ : STD_LOGIC;
  signal \use_timer.timer_b_n_3\ : STD_LOGIC;
  signal \use_timer.timer_b_n_4\ : STD_LOGIC;
  signal xtal3 : STD_LOGIC;
  signal xtal_q : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ale <= \^ale\;
  dac_out(7 downto 0) <= \^dac_out\(7 downto 0);
  dmem_dout(7 downto 0) <= \^dmem_dout\(7 downto 0);
alu_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_alu
     port map (
      D(7) => decoder_b_n_6,
      D(6) => decoder_b_n_7,
      D(5) => decoder_b_n_8,
      D(4) => decoder_b_n_9,
      D(3) => decoder_b_n_10,
      D(2) => decoder_b_n_11,
      D(1) => decoder_b_n_12,
      D(0) => decoder_b_n_13,
      E(0) => temp_req_q,
      O(0) => p_0_in_1,
      Q(7) => alu_b_n_2,
      Q(6) => alu_b_n_3,
      Q(5) => alu_b_n_4,
      Q(4) => alu_b_n_5,
      Q(3) => alu_b_n_6,
      Q(2) => alu_b_n_7,
      Q(1) => alu_b_n_8,
      Q(0) => alu_b_n_9,
      SR(0) => SR(0),
      \accu_shadow_q_reg[2]_0\ => alu_b_n_18,
      \accu_shadow_q_reg[3]_0\ => alu_b_n_19,
      \accu_shadow_q_reg[4]_0\ => alu_b_n_20,
      \accu_shadow_q_reg[5]_0\ => alu_b_n_21,
      \accu_shadow_q_reg[7]_0\(7) => p_1_in,
      \accu_shadow_q_reg[7]_0\(6) => alu_b_n_11,
      \accu_shadow_q_reg[7]_0\(5) => alu_b_n_12,
      \accu_shadow_q_reg[7]_0\(4) => alu_b_n_13,
      \accu_shadow_q_reg[7]_0\(3) => alu_b_n_14,
      \accu_shadow_q_reg[7]_0\(2) => alu_b_n_15,
      \accu_shadow_q_reg[7]_0\(1) => alu_b_n_16,
      \accu_shadow_q_reg[7]_0\(0) => alu_b_n_17,
      \accu_shadow_q_reg[7]_1\ => alu_b_n_23,
      \accu_shadow_q_reg[7]_2\ => alu_b_n_25,
      \accu_shadow_q_reg[7]_3\(7) => decoder_b_n_67,
      \accu_shadow_q_reg[7]_3\(6) => decoder_b_n_68,
      \accu_shadow_q_reg[7]_3\(5) => decoder_b_n_69,
      \accu_shadow_q_reg[7]_3\(4) => decoder_b_n_70,
      \accu_shadow_q_reg[7]_3\(3) => decoder_b_n_71,
      \accu_shadow_q_reg[7]_3\(2) => decoder_b_n_72,
      \accu_shadow_q_reg[7]_3\(1) => decoder_b_n_73,
      \accu_shadow_q_reg[7]_3\(0) => decoder_b_n_74,
      \accumulator_q_reg[7]_0\(7) => alu_b_n_27,
      \accumulator_q_reg[7]_0\(6) => alu_b_n_28,
      \accumulator_q_reg[7]_0\(5) => alu_b_n_29,
      \accumulator_q_reg[7]_0\(4) => alu_b_n_30,
      \accumulator_q_reg[7]_0\(3) => alu_b_n_31,
      \accumulator_q_reg[7]_0\(2) => alu_b_n_32,
      \accumulator_q_reg[7]_0\(1) => alu_b_n_33,
      \accumulator_q_reg[7]_0\(0) => alu_b_n_34,
      \accumulator_q_reg[7]_1\(1) => accumulator_q(7),
      \accumulator_q_reg[7]_1\(0) => accumulator_q(3),
      \accumulator_q_reg[7]_2\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \mnemonic_q_reg[0]\ => alu_b_n_24,
      \p1_q[2]_i_2\ => decoder_b_n_46,
      \p1_q[2]_i_6_0\ => decoder_b_n_47,
      \p1_q[6]_i_14\ => clock_ctrl_b_n_11,
      \p1_q[7]_i_34\(0) => decoder_b_n_27,
      \p1_q[7]_i_34_0\ => clock_ctrl_b_n_16,
      \p1_q[7]_i_46\ => decoder_b_n_131,
      \p1_q[7]_i_46_0\ => clock_ctrl_b_n_77,
      psw_aux_carry_s => psw_aux_carry_s,
      \psw_q[3]_i_8\ => decoder_b_n_36,
      \psw_q_reg[2]\ => alu_b_n_0,
      soundclk => soundclk,
      \temp_req_q_reg[1]_0\ => alu_b_n_1,
      \temp_req_q_reg[2]_0\ => alu_b_n_22,
      \temp_req_q_reg[4]_0\ => alu_b_n_26,
      xtal3 => xtal3
    );
clock_ctrl_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_clock_ctrl
     port map (
      D(5) => clock_ctrl_b_n_28,
      D(4) => clock_ctrl_b_n_29,
      D(3) => clock_ctrl_b_n_30,
      D(2) => clock_ctrl_b_n_31,
      D(1) => clock_ctrl_b_n_32,
      D(0) => clock_ctrl_b_n_33,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ => clock_ctrl_b_n_80,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => clock_ctrl_b_n_81,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => clock_ctrl_b_n_82,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\ => clock_ctrl_b_n_83,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_3\ => clock_ctrl_b_n_84,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_4\ => clock_ctrl_b_n_85,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_5\ => clock_ctrl_b_n_86,
      E(0) => clock_ctrl_b_n_12,
      \FSM_onehot_int_state_q_reg[1]\ => clock_ctrl_b_n_49,
      \FSM_onehot_mstate_q_reg[0]_0\ => clock_ctrl_b_n_10,
      \FSM_onehot_mstate_q_reg[0]_1\ => clock_ctrl_b_n_17,
      \FSM_onehot_mstate_q_reg[0]_2\ => clock_ctrl_b_n_18,
      \FSM_onehot_mstate_q_reg[0]_3\ => clock_ctrl_b_n_45,
      \FSM_onehot_mstate_q_reg[0]_4\ => clock_ctrl_b_n_46,
      \FSM_onehot_mstate_q_reg[0]_5\ => clock_ctrl_b_n_48,
      \FSM_onehot_mstate_q_reg[0]_6\(0) => mnemonic_q,
      \FSM_onehot_mstate_q_reg[1]_0\ => clock_ctrl_b_n_50,
      \FSM_onehot_mstate_q_reg[2]_0\ => clock_ctrl_b_n_14,
      \FSM_onehot_mstate_q_reg[2]_1\ => clock_ctrl_b_n_25,
      \FSM_onehot_mstate_q_reg[2]_2\(0) => p_0_in(3),
      \FSM_onehot_mstate_q_reg[2]_3\ => clock_ctrl_b_n_65,
      \FSM_onehot_mstate_q_reg[2]_4\ => clock_ctrl_b_n_68,
      \FSM_onehot_mstate_q_reg[2]_5\ => clock_ctrl_b_n_72,
      \FSM_onehot_mstate_q_reg[2]_6\ => clock_ctrl_b_n_79,
      \FSM_onehot_mstate_q_reg[4]_0\ => clock_ctrl_b_n_0,
      \FSM_onehot_mstate_q_reg[4]_1\ => clock_ctrl_b_n_5,
      \FSM_onehot_mstate_q_reg[4]_10\ => clock_ctrl_b_n_56,
      \FSM_onehot_mstate_q_reg[4]_11\ => clock_ctrl_b_n_75,
      \FSM_onehot_mstate_q_reg[4]_2\ => clock_ctrl_b_n_8,
      \FSM_onehot_mstate_q_reg[4]_3\ => clock_ctrl_b_n_9,
      \FSM_onehot_mstate_q_reg[4]_4\ => clock_ctrl_b_n_11,
      \FSM_onehot_mstate_q_reg[4]_5\ => clock_ctrl_b_n_15,
      \FSM_onehot_mstate_q_reg[4]_6\ => clock_ctrl_b_n_16,
      \FSM_onehot_mstate_q_reg[4]_7\ => clock_ctrl_b_n_27,
      \FSM_onehot_mstate_q_reg[4]_8\ => clock_ctrl_b_n_41,
      \FSM_onehot_mstate_q_reg[4]_9\ => clock_ctrl_b_n_53,
      Q(3) => clock_ctrl_b_n_1,
      Q(2) => clock_ctrl_b_n_2,
      Q(1) => clock_ctrl_b_n_3,
      Q(0) => clock_ctrl_b_n_4,
      SR(0) => SR(0),
      \accumulator_q_reg[3]_i_7\ => decoder_b_n_104,
      ale_q_reg_0 => \^ale\,
      branch_taken_q_reg => decoder_b_n_5,
      branch_taken_s => branch_taken_s,
      clk_multi_cycle_s => clk_multi_cycle_s,
      clk_second_cycle_s => clk_second_cycle_s,
      cnd_tf_s => cnd_tf_s,
      \counter_q_reg[7]\ => \use_timer.timer_b_n_13\,
      \counter_q_reg[7]_0\ => decoder_b_n_94,
      douta(7 downto 0) => douta(7 downto 0),
      int_enable_q_reg => decoder_b_n_134,
      int_enable_q_reg_0 => decoder_b_n_3,
      int_pending_s => int_pending_s,
      int_type_q => int_type_q,
      mb_q => mb_q,
      mb_q_reg => decoder_b_n_124,
      \mnemonic_q_reg[0]\ => clock_ctrl_b_n_77,
      \mnemonic_q_reg[1]\ => clock_ctrl_b_n_60,
      \mnemonic_q_reg[3]\ => clock_ctrl_b_n_42,
      \mnemonic_q_reg[3]_0\ => clock_ctrl_b_n_71,
      \mnemonic_q_reg[4]\ => clock_ctrl_b_n_19,
      \mnemonic_q_reg[4]_0\ => clock_ctrl_b_n_20,
      \mnemonic_q_reg[4]_1\ => clock_ctrl_b_n_63,
      \mnemonic_q_reg[4]_2\ => clock_ctrl_b_n_64,
      \mnemonic_q_reg[4]_3\ => clock_ctrl_b_n_70,
      \mnemonic_q_reg[5]\ => clock_ctrl_b_n_36,
      \mnemonic_q_reg[5]_0\ => clock_ctrl_b_n_66,
      \opc_opcode_q_reg[3]\ => clock_ctrl_b_n_61,
      \opc_opcode_q_reg[4]\ => clock_ctrl_b_n_76,
      \opc_opcode_q_reg[5]\ => clock_ctrl_b_n_59,
      \opc_opcode_q_reg[5]_0\ => clock_ctrl_b_n_62,
      \opc_opcode_q_reg[7]\ => clock_ctrl_b_n_78,
      \opc_opcode_q_reg_rep[7]\(5 downto 3) => \^dmem_dout\(7 downto 5),
      \opc_opcode_q_reg_rep[7]\(2) => \^dmem_dout\(3),
      \opc_opcode_q_reg_rep[7]\(1 downto 0) => \^dmem_dout\(1 downto 0),
      \p1_q[1]_i_12\ => decoder_b_n_38,
      \p1_q[1]_i_4\ => decoder_b_n_99,
      \p1_q[2]_i_10\ => decoder_b_n_34,
      \p1_q[3]_i_3\(3 downto 0) => Q(3 downto 0),
      \p1_q[5]_i_3\ => decoder_b_n_106,
      \p1_q[6]_i_3_0\ => decoder_b_n_127,
      \p1_q[6]_i_3_1\ => decoder_b_n_118,
      \p1_q[6]_i_3_2\ => decoder_b_n_119,
      \p1_q[7]_i_31\(5) => decoder_b_n_22,
      \p1_q[7]_i_31\(4) => decoder_b_n_23,
      \p1_q[7]_i_31\(3) => decoder_b_n_24,
      \p1_q[7]_i_31\(2) => decoder_b_n_25,
      \p1_q[7]_i_31\(1) => decoder_b_n_26,
      \p1_q[7]_i_31\(0) => decoder_b_n_27,
      \p1_q[7]_i_55_0\ => decoder_b_n_109,
      \p1_q[7]_i_9\(7 downto 0) => \p1_q[7]_i_9\(7 downto 0),
      \p2_o[2]_i_2_0\ => decoder_b_n_135,
      \p2_o_reg[6]\ => clock_ctrl_b_n_51,
      \p2_q_reg[3]\(0) => p_0_in(7),
      \p2_q_reg[3]_0\ => decoder_b_n_97,
      \p2_q_reg[4]\ => decoder_b_n_120,
      \p2_q_reg[4]_0\ => decoder_b_n_126,
      \p2_q_reg[4]_1\ => decoder_b_n_117,
      p_0_in(0) => p_0_in_0(10),
      pb_out(0) => pb_out(6),
      \pmem_addr_q_reg[10]\ => decoder_b_n_48,
      \pmem_addr_q_reg[10]_0\ => decoder_b_n_132,
      \program_counter_q_reg[10]\ => decoder_b_n_51,
      \program_counter_q_reg[10]_0\ => decoder_b_n_101,
      psen_q_reg_0 => decoder_b_n_66,
      rd_q_reg_0 => decoder_b_n_128,
      second_cycle_q_reg_0 => clock_ctrl_b_n_7,
      second_cycle_q_reg_1 => clock_ctrl_b_n_26,
      second_cycle_q_reg_10 => clock_ctrl_b_n_54,
      second_cycle_q_reg_11 => clock_ctrl_b_n_55,
      second_cycle_q_reg_12 => clock_ctrl_b_n_67,
      second_cycle_q_reg_13 => clock_ctrl_b_n_73,
      second_cycle_q_reg_2 => clock_ctrl_b_n_34,
      second_cycle_q_reg_3 => clock_ctrl_b_n_35,
      second_cycle_q_reg_4 => clock_ctrl_b_n_37,
      second_cycle_q_reg_5 => clock_ctrl_b_n_38,
      second_cycle_q_reg_6 => clock_ctrl_b_n_39,
      second_cycle_q_reg_7 => clock_ctrl_b_n_43,
      second_cycle_q_reg_8 => clock_ctrl_b_n_44,
      second_cycle_q_reg_9(0) => pmem_addr_q,
      sfx_port(0) => sfx_port(1),
      \sfx_port_reg[4]\ => clock_ctrl_b_n_24,
      soundclk => soundclk,
      t1_q_reg => \use_timer.timer_b_n_1\,
      take_branch_q_i_9(5 downto 4) => cnd_comp_value_s(2 downto 1),
      take_branch_q_i_9(3) => decoder_b_n_30,
      take_branch_q_i_9(2) => p_2_in,
      take_branch_q_i_9(1) => p_0_in_3,
      take_branch_q_i_9(0) => p_1_in17_in,
      \temp_req_q_reg[7]\ => decoder_b_n_37,
      \temp_req_q_reg[7]_0\ => decoder_b_n_122,
      \temp_req_q_reg[7]_1\ => decoder_b_n_129,
      \temp_req_q_reg[7]_2\ => decoder_b_n_123,
      \temp_req_q_reg[7]_3\ => decoder_b_n_121,
      tim_of_s => tim_of_s,
      timer_flag_q_reg => decoder_b_n_130,
      timer_int_enable_q_reg => decoder_b_n_133,
      timer_int_enable_q_reg_0 => decoder_b_n_1,
      timer_overflow_q_reg => decoder_b_n_113,
      timer_overflow_q_reg_0 => decoder_b_n_2,
      \use_xtal_div.xtal_q_reg[0]_0\ => clock_ctrl_b_n_21,
      \use_xtal_div.xtal_q_reg[0]_1\(0) => prescaler_q,
      \use_xtal_div.xtal_q_reg[0]_2\(0) => counter_q,
      \use_xtal_div.xtal_q_reg[0]_3\ => clock_ctrl_b_n_87,
      \use_xtal_div.xtal_q_reg[0]_4\ => clock_ctrl_b_n_89,
      \use_xtal_div.xtal_q_reg[1]_0\(0) => temp_req_q,
      \use_xtal_div.xtal_q_reg[1]_1\ => clock_ctrl_b_n_88,
      \use_xtal_div.xtal_q_reg[1]_2\ => clock_ctrl_b_n_90,
      xtal3 => xtal3,
      xtal_q(1 downto 0) => xtal_q(1 downto 0)
    );
cond_branch_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_cond_branch
     port map (
      SR(0) => SR(0),
      cnd_take_branch_s => cnd_take_branch_s,
      soundclk => soundclk,
      take_branch_q_reg_0 => decoder_b_n_49
    );
decoder_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_decoder
     port map (
      D(7) => decoder_b_n_6,
      D(6) => decoder_b_n_7,
      D(5) => decoder_b_n_8,
      D(4) => decoder_b_n_9,
      D(3) => decoder_b_n_10,
      D(2) => decoder_b_n_11,
      D(1) => decoder_b_n_12,
      D(0) => decoder_b_n_13,
      E(0) => bus_q,
      \FSM_onehot_int_state_q_reg[1]\ => decoder_b_n_106,
      \FSM_onehot_mstate_q_reg[4]\ => decoder_b_n_117,
      O(0) => p_0_in_1,
      Q(5) => decoder_b_n_22,
      Q(4) => decoder_b_n_23,
      Q(3) => decoder_b_n_24,
      Q(2) => decoder_b_n_25,
      Q(1) => decoder_b_n_26,
      Q(0) => decoder_b_n_27,
      S(0) => psw_b_n_7,
      SR(0) => SR(0),
      \accu_shadow_q_reg[7]\(7) => alu_b_n_27,
      \accu_shadow_q_reg[7]\(6) => alu_b_n_28,
      \accu_shadow_q_reg[7]\(5) => alu_b_n_29,
      \accu_shadow_q_reg[7]\(4) => alu_b_n_30,
      \accu_shadow_q_reg[7]\(3) => alu_b_n_31,
      \accu_shadow_q_reg[7]\(2) => alu_b_n_32,
      \accu_shadow_q_reg[7]\(1) => alu_b_n_33,
      \accu_shadow_q_reg[7]\(0) => alu_b_n_34,
      \accu_shadow_q_reg[7]_i_3_0\ => clock_ctrl_b_n_39,
      \accumulator_q[3]_i_2_0\ => clock_ctrl_b_n_41,
      \accumulator_q_reg[3]\ => clock_ctrl_b_n_16,
      \accumulator_q_reg[3]_0\ => clock_ctrl_b_n_73,
      \accumulator_q_reg[3]_1\ => clock_ctrl_b_n_55,
      \accumulator_q_reg[7]\(7) => decoder_b_n_67,
      \accumulator_q_reg[7]\(6) => decoder_b_n_68,
      \accumulator_q_reg[7]\(5) => decoder_b_n_69,
      \accumulator_q_reg[7]\(4) => decoder_b_n_70,
      \accumulator_q_reg[7]\(3) => decoder_b_n_71,
      \accumulator_q_reg[7]\(2) => decoder_b_n_72,
      \accumulator_q_reg[7]\(1) => decoder_b_n_73,
      \accumulator_q_reg[7]\(0) => decoder_b_n_74,
      \accumulator_q_reg[7]_0\ => clock_ctrl_b_n_11,
      ale => \^ale\,
      branch_taken_q_reg_0 => decoder_b_n_5,
      branch_taken_q_reg_1 => decoder_b_n_101,
      branch_taken_q_reg_2 => clock_ctrl_b_n_21,
      branch_taken_s => branch_taken_s,
      \bus_q[7]_i_4_0\ => clock_ctrl_b_n_37,
      \bus_q_reg[7]\ => clock_ctrl_b_n_54,
      clk_multi_cycle_s => clk_multi_cycle_s,
      clk_second_cycle_s => clk_second_cycle_s,
      cnd_take_branch_s => cnd_take_branch_s,
      cnd_tf_s => cnd_tf_s,
      \counter_q_reg[0]\ => clock_ctrl_b_n_10,
      \counter_q_reg[4]\ => \use_timer.timer_b_n_15\,
      \counter_q_reg[5]\ => \use_timer.timer_b_n_14\,
      \counter_q_reg[6]\(4 downto 2) => \p_0_in__0\(6 downto 4),
      \counter_q_reg[6]\(1 downto 0) => \p_0_in__0\(1 downto 0),
      \counter_q_reg[6]_0\ => \use_timer.timer_b_n_4\,
      dac_out(6 downto 3) => \^dac_out\(7 downto 4),
      dac_out(2 downto 0) => \^dac_out\(2 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_addr_q => dmem_addr_q,
      \dmem_addr_q_reg[4]\ => clock_ctrl_b_n_42,
      \dmem_addr_q_reg[5]\(5 downto 0) => dmem_addr_s(5 downto 0),
      \dmem_addr_q_reg[5]_0\(5) => dmem_ctrl_b_n_0,
      \dmem_addr_q_reg[5]_0\(4) => dmem_ctrl_b_n_1,
      \dmem_addr_q_reg[5]_0\(3) => dmem_ctrl_b_n_2,
      \dmem_addr_q_reg[5]_0\(2) => dmem_ctrl_b_n_3,
      \dmem_addr_q_reg[5]_0\(1) => dmem_ctrl_b_n_4,
      \dmem_addr_q_reg[5]_0\(0) => dmem_ctrl_b_n_5,
      \dmem_addr_q_reg[5]_1\ => clock_ctrl_b_n_35,
      \dmem_addr_q_reg[5]_2\ => clock_ctrl_b_n_60,
      \dmem_addr_q_reg[5]_3\ => clock_ctrl_b_n_61,
      dmem_we => dmem_we,
      f1_q_reg_0 => clock_ctrl_b_n_59,
      \inc_sel_q_reg[0]\ => decoder_b_n_63,
      \inc_sel_q_reg[0]_0\ => \use_timer.timer_b_n_3\,
      \inc_sel_q_reg[0]_1\ => clock_ctrl_b_n_9,
      \inc_sel_q_reg[1]\ => decoder_b_n_62,
      \inc_sel_q_reg[1]_0\ => clock_ctrl_b_n_20,
      \inc_sel_q_reg[1]_1\ => \use_timer.timer_b_n_2\,
      int_enable_q_reg => decoder_b_n_3,
      int_enable_q_reg_0 => clock_ctrl_b_n_90,
      int_in_progress_q_reg => clock_ctrl_b_n_72,
      int_pending_s => int_pending_s,
      int_q_reg => int_q_reg,
      int_type_q => int_type_q,
      int_type_q_reg => decoder_b_n_113,
      mb_q => mb_q,
      mb_q_reg_0 => clock_ctrl_b_n_19,
      mem_reg_0_63_0_0_i_11_0 => clock_ctrl_b_n_45,
      mem_reg_0_63_0_0_i_11_1 => clock_ctrl_b_n_17,
      \mnemonic_q_reg[0]_0\ => decoder_b_n_46,
      \mnemonic_q_reg[0]_1\ => decoder_b_n_48,
      \mnemonic_q_reg[0]_2\ => decoder_b_n_61,
      \mnemonic_q_reg[0]_3\ => decoder_b_n_99,
      \mnemonic_q_reg[0]_4\ => decoder_b_n_108,
      \mnemonic_q_reg[0]_5\ => decoder_b_n_126,
      \mnemonic_q_reg[0]_6\ => decoder_b_n_127,
      \mnemonic_q_reg[0]_7\ => decoder_b_n_128,
      \mnemonic_q_reg[0]_8\ => decoder_b_n_135,
      \mnemonic_q_reg[1]_0\ => decoder_b_n_47,
      \mnemonic_q_reg[1]_1\ => decoder_b_n_124,
      \mnemonic_q_reg[1]_2\ => decoder_b_n_129,
      \mnemonic_q_reg[1]_3\ => decoder_b_n_130,
      \mnemonic_q_reg[1]_4\ => decoder_b_n_131,
      \mnemonic_q_reg[1]_5\ => decoder_b_n_132,
      \mnemonic_q_reg[1]_6\ => decoder_b_n_134,
      \mnemonic_q_reg[2]_0\(1) => accumulator_q(7),
      \mnemonic_q_reg[2]_0\(0) => accumulator_q(3),
      \mnemonic_q_reg[2]_1\ => decoder_b_n_112,
      \mnemonic_q_reg[2]_2\ => decoder_b_n_119,
      \mnemonic_q_reg[3]_0\ => decoder_b_n_123,
      \mnemonic_q_reg[3]_1\ => decoder_b_n_133,
      \mnemonic_q_reg[4]_0\ => decoder_b_n_38,
      \mnemonic_q_reg[4]_1\ => decoder_b_n_51,
      \mnemonic_q_reg[4]_2\ => decoder_b_n_104,
      \mnemonic_q_reg[5]_0\ => decoder_b_n_34,
      \mnemonic_q_reg[5]_1\ => decoder_b_n_36,
      \mnemonic_q_reg[5]_2\ => decoder_b_n_37,
      \mnemonic_q_reg[5]_3\ => decoder_b_n_97,
      \mnemonic_q_reg[5]_4\ => decoder_b_n_115,
      \mnemonic_q_reg[5]_5\ => decoder_b_n_118,
      \mnemonic_q_reg[5]_6\ => decoder_b_n_120,
      \mnemonic_q_reg[5]_7\ => decoder_b_n_121,
      \mnemonic_q_reg[5]_8\ => decoder_b_n_122,
      \mnemonic_q_reg[5]_9\(0) => mnemonic_q,
      \opc_opcode_q_reg[0]_0\(0) => clock_ctrl_b_n_12,
      \opc_opcode_q_reg[1]_0\ => decoder_b_n_107,
      \opc_opcode_q_reg[1]_1\(0) => p_0_in(7),
      \opc_opcode_q_reg[1]_2\(0) => p1_q,
      \opc_opcode_q_reg[2]_0\ => decoder_b_n_109,
      \opc_opcode_q_reg[4]_0\ => clock_ctrl_b_n_34,
      \opc_opcode_q_reg[5]_0\ => decoder_b_n_94,
      \opc_opcode_q_reg[7]_0\(5 downto 4) => cnd_comp_value_s(2 downto 1),
      \opc_opcode_q_reg[7]_0\(3) => decoder_b_n_30,
      \opc_opcode_q_reg[7]_0\(2) => p_2_in,
      \opc_opcode_q_reg[7]_0\(1) => p_0_in_3,
      \opc_opcode_q_reg[7]_0\(0) => p_1_in17_in,
      \opc_opcode_q_reg_rep[7]_0\(5) => clock_ctrl_b_n_28,
      \opc_opcode_q_reg_rep[7]_0\(4) => clock_ctrl_b_n_29,
      \opc_opcode_q_reg_rep[7]_0\(3) => clock_ctrl_b_n_30,
      \opc_opcode_q_reg_rep[7]_0\(2) => clock_ctrl_b_n_31,
      \opc_opcode_q_reg_rep[7]_0\(1) => clock_ctrl_b_n_32,
      \opc_opcode_q_reg_rep[7]_0\(0) => clock_ctrl_b_n_33,
      outreg(7 downto 0) => outreg(7 downto 0),
      \outreg_reg[7]\(7 downto 0) => \^dmem_dout\(7 downto 0),
      \outreg_reg[7]_0\ => clock_ctrl_b_n_43,
      \p1_q[1]_i_7_0\ => clock_ctrl_b_n_46,
      \p1_q[2]_i_13\ => alu_b_n_24,
      \p1_q[2]_i_4\ => clock_ctrl_b_n_38,
      \p1_q[2]_i_4_0\ => clock_ctrl_b_n_49,
      \p1_q[2]_i_4_1\ => clock_ctrl_b_n_48,
      \p1_q[3]_i_5_0\ => clock_ctrl_b_n_71,
      \p1_q[6]_i_3\ => alu_b_n_0,
      \p1_q[7]_i_14_0\ => clock_ctrl_b_n_14,
      \p1_q[7]_i_14_1\ => clock_ctrl_b_n_75,
      \p1_q[7]_i_15_0\ => clock_ctrl_b_n_63,
      \p1_q[7]_i_17_0\ => alu_b_n_25,
      \p1_q[7]_i_24_0\ => clock_ctrl_b_n_65,
      \p1_q[7]_i_25_0\ => clock_ctrl_b_n_68,
      \p1_q[7]_i_34_0\ => clock_ctrl_b_n_64,
      \p1_q[7]_i_34_1\ => clock_ctrl_b_n_8,
      \p1_q[7]_i_34_2\ => clock_ctrl_b_n_15,
      \p1_q[7]_i_35_0\ => clock_ctrl_b_n_76,
      \p1_q[7]_i_46_0\ => clock_ctrl_b_n_27,
      \p1_q[7]_i_9\(6 downto 3) => counter_q_reg(7 downto 4),
      \p1_q[7]_i_9\(2 downto 0) => counter_q_reg(2 downto 0),
      \p1_q[7]_i_9_0\(7 downto 0) => p2_q(7 downto 0),
      \p1_q_reg[7]_i_8_0\ => clock_ctrl_b_n_70,
      \p2_q_reg[0]\ => clock_ctrl_b_n_86,
      \p2_q_reg[1]\ => alu_b_n_1,
      \p2_q_reg[1]_0\ => clock_ctrl_b_n_85,
      \p2_q_reg[1]_1\ => clock_ctrl_b_n_7,
      \p2_q_reg[1]_2\ => clock_ctrl_b_n_67,
      \p2_q_reg[2]\(3) => clock_ctrl_b_n_1,
      \p2_q_reg[2]\(2) => clock_ctrl_b_n_2,
      \p2_q_reg[2]\(1) => clock_ctrl_b_n_3,
      \p2_q_reg[2]\(0) => clock_ctrl_b_n_4,
      \p2_q_reg[2]_0\ => clock_ctrl_b_n_50,
      \p2_q_reg[2]_1\ => alu_b_n_22,
      \p2_q_reg[2]_2\ => clock_ctrl_b_n_80,
      \p2_q_reg[3]\ => clock_ctrl_b_n_79,
      \p2_q_reg[3]_0\ => clock_ctrl_b_n_5,
      \p2_q_reg[3]_1\ => alu_b_n_18,
      \p2_q_reg[3]_2\ => pmem_ctrl_b_n_14,
      \p2_q_reg[3]_3\ => \use_p1.p1_b_n_0\,
      \p2_q_reg[3]_4\ => clock_ctrl_b_n_84,
      \p2_q_reg[4]\ => clock_ctrl_b_n_36,
      \p2_q_reg[4]_0\ => clock_ctrl_b_n_83,
      \p2_q_reg[4]_1\ => alu_b_n_19,
      \p2_q_reg[5]\ => clock_ctrl_b_n_51,
      \p2_q_reg[5]_0\ => alu_b_n_20,
      \p2_q_reg[6]\ => clock_ctrl_b_n_82,
      \p2_q_reg[6]_0\ => alu_b_n_21,
      \p2_q_reg[7]\ => clock_ctrl_b_n_81,
      p_0_in(0) => p_0_in_0(10),
      p_1_in(0) => p_1_in_2(0),
      program_counter_q(11 downto 0) => program_counter_q(11 downto 0),
      \program_counter_q_reg[7]\(7 downto 0) => pmem_addr_s(7 downto 0),
      \program_counter_q_reg[7]_0\ => clock_ctrl_b_n_44,
      \program_counter_q_reg[7]_1\ => clock_ctrl_b_n_0,
      \program_counter_q_reg[7]_2\ => clock_ctrl_b_n_26,
      \program_counter_q_reg[8]\ => decoder_b_n_53,
      \program_counter_q_reg[8]_0\ => pmem_ctrl_b_n_12,
      \program_counter_q_reg[9]\ => decoder_b_n_52,
      \program_counter_q_reg[9]_0\ => pmem_ctrl_b_n_13,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q[3]_i_2_0\ => alu_b_n_23,
      \psw_q[3]_i_5_0\ => clock_ctrl_b_n_62,
      \psw_q[3]_i_9_0\ => clock_ctrl_b_n_56,
      \psw_q_reg[0]\ => decoder_b_n_57,
      \psw_q_reg[1]\ => decoder_b_n_56,
      \psw_q_reg[2]\ => decoder_b_n_55,
      \psw_q_reg[2]_0\ => alu_b_n_26,
      \psw_q_reg[2]_i_4_0\(7) => p_1_in,
      \psw_q_reg[2]_i_4_0\(6) => alu_b_n_11,
      \psw_q_reg[2]_i_4_0\(5) => alu_b_n_12,
      \psw_q_reg[2]_i_4_0\(4) => alu_b_n_13,
      \psw_q_reg[2]_i_4_0\(3) => alu_b_n_14,
      \psw_q_reg[2]_i_4_0\(2) => alu_b_n_15,
      \psw_q_reg[2]_i_4_0\(1) => alu_b_n_16,
      \psw_q_reg[2]_i_4_0\(0) => alu_b_n_17,
      \psw_q_reg[2]_i_4_1\(7) => alu_b_n_2,
      \psw_q_reg[2]_i_4_1\(6) => alu_b_n_3,
      \psw_q_reg[2]_i_4_1\(5) => alu_b_n_4,
      \psw_q_reg[2]_i_4_1\(4) => alu_b_n_5,
      \psw_q_reg[2]_i_4_1\(3) => alu_b_n_6,
      \psw_q_reg[2]_i_4_1\(2) => alu_b_n_7,
      \psw_q_reg[2]_i_4_1\(1) => alu_b_n_8,
      \psw_q_reg[2]_i_4_1\(0) => alu_b_n_9,
      \psw_q_reg[3]\ => decoder_b_n_54,
      second_cycle_q_reg => decoder_b_n_66,
      sfx_port(2 downto 0) => sfx_port(2 downto 0),
      soundclk => soundclk,
      \sp_q_reg[0]\ => decoder_b_n_59,
      \sp_q_reg[0]_0\ => decoder_b_n_60,
      \sp_q_reg[0]_1\ => psw_b_n_6,
      \sp_q_reg[1]\ => psw_b_n_5,
      \sp_q_reg[2]\ => decoder_b_n_58,
      \sp_q_reg[2]_0\ => psw_b_n_4,
      \sp_q_reg[2]_1\ => clock_ctrl_b_n_66,
      take_branch_q_i_3_0 => clock_ctrl_b_n_78,
      take_branch_q_i_7_0 => clock_ctrl_b_n_18,
      take_branch_q_reg => decoder_b_n_49,
      take_branch_q_reg_0 => decoder_b_n_96,
      tim_start_t_s => tim_start_t_s,
      timer_flag_q_reg => clock_ctrl_b_n_87,
      timer_int_enable_q_reg => decoder_b_n_1,
      timer_int_enable_q_reg_0 => clock_ctrl_b_n_88,
      timer_overflow_q_reg => decoder_b_n_2,
      timer_overflow_q_reg_0 => clock_ctrl_b_n_89,
      timer_overflow_q_reg_1 => clock_ctrl_b_n_53,
      \use_xtal_div.xtal_q_reg[0]\ => decoder_b_n_50,
      \use_xtal_div.xtal_q_reg[0]_0\(0) => p_0_in_0(7),
      xtal3 => xtal3,
      xtal_q(1 downto 0) => xtal_q(1 downto 0)
    );
dmem_ctrl_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_dmem_ctrl
     port map (
      D(5 downto 0) => dmem_addr_s(5 downto 0),
      E(0) => dmem_addr_q,
      Q(5) => dmem_ctrl_b_n_0,
      Q(4) => dmem_ctrl_b_n_1,
      Q(3) => dmem_ctrl_b_n_2,
      Q(2) => dmem_ctrl_b_n_3,
      Q(1) => dmem_ctrl_b_n_4,
      Q(0) => dmem_ctrl_b_n_5,
      SR(0) => SR(0),
      soundclk => soundclk
    );
pmem_ctrl_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_pmem_ctrl
     port map (
      D(6 downto 0) => \^dmem_dout\(7 downto 1),
      E(0) => pmem_addr_q,
      Q(0) => counter_q_reg(3),
      SR(0) => SR(0),
      \p1_q[3]_i_3\ => decoder_b_n_61,
      \p1_q[3]_i_3_0\ => decoder_b_n_108,
      \p1_q[3]_i_3_1\ => clock_ctrl_b_n_46,
      p_0_in(1) => p_0_in_0(10),
      p_0_in(0) => p_0_in_0(7),
      \pmem_addr_q_reg[10]_0\(10) => pmem_ctrl_b_n_15,
      \pmem_addr_q_reg[10]_0\(9) => pmem_ctrl_b_n_16,
      \pmem_addr_q_reg[10]_0\(8) => pmem_ctrl_b_n_17,
      \pmem_addr_q_reg[10]_0\(7) => pmem_ctrl_b_n_18,
      \pmem_addr_q_reg[10]_0\(6) => pmem_ctrl_b_n_19,
      \pmem_addr_q_reg[10]_0\(5) => pmem_ctrl_b_n_20,
      \pmem_addr_q_reg[10]_0\(4) => pmem_ctrl_b_n_21,
      \pmem_addr_q_reg[10]_0\(3) => pmem_ctrl_b_n_22,
      \pmem_addr_q_reg[10]_0\(2) => pmem_ctrl_b_n_23,
      \pmem_addr_q_reg[10]_0\(1) => pmem_ctrl_b_n_24,
      \pmem_addr_q_reg[10]_0\(0) => pmem_ctrl_b_n_25,
      \pmem_addr_q_reg[7]_0\(7 downto 0) => pmem_addr_s(7 downto 0),
      \pmem_addr_q_reg[8]_0\ => decoder_b_n_112,
      program_counter_q(11 downto 0) => program_counter_q(11 downto 0),
      \program_counter_q_reg[0]_0\(0) => p_1_in_2(0),
      \program_counter_q_reg[10]_0\ => decoder_b_n_51,
      \program_counter_q_reg[11]_0\ => pmem_ctrl_b_n_14,
      \program_counter_q_reg[11]_1\ => decoder_b_n_50,
      \program_counter_q_reg[2]_0\ => decoder_b_n_96,
      \program_counter_q_reg[6]_0\ => pmem_ctrl_b_n_12,
      \program_counter_q_reg[8]_0\ => pmem_ctrl_b_n_13,
      \program_counter_q_reg[8]_1\ => decoder_b_n_53,
      \program_counter_q_reg[9]_0\ => decoder_b_n_52,
      soundclk => soundclk
    );
psw_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_psw
     port map (
      S(0) => psw_b_n_7,
      SR(0) => SR(0),
      \p1_q_reg[3]_i_16\ => decoder_b_n_115,
      \p1_q_reg[3]_i_16_0\(0) => alu_b_n_17,
      psw_aux_carry_s => psw_aux_carry_s,
      psw_bs_s => psw_bs_s,
      psw_carry_s => psw_carry_s,
      psw_f0_s => psw_f0_s,
      \psw_q_reg[0]_0\ => decoder_b_n_57,
      \psw_q_reg[1]_0\ => decoder_b_n_56,
      \psw_q_reg[2]_0\ => decoder_b_n_55,
      \psw_q_reg[3]_0\ => decoder_b_n_54,
      soundclk => soundclk,
      \sp_q_reg[0]_0\ => psw_b_n_6,
      \sp_q_reg[0]_1\ => decoder_b_n_60,
      \sp_q_reg[1]_0\ => psw_b_n_5,
      \sp_q_reg[1]_1\ => decoder_b_n_59,
      \sp_q_reg[2]_0\ => psw_b_n_4,
      \sp_q_reg[2]_1\ => decoder_b_n_58
    );
\use_db_bus.db_bus_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_db_bus
     port map (
      E(0) => bus_q,
      SR(0) => SR(0),
      \addr_reg[0]\ => decoder_b_n_66,
      \addr_reg[7]\(7) => pmem_ctrl_b_n_18,
      \addr_reg[7]\(6) => pmem_ctrl_b_n_19,
      \addr_reg[7]\(5) => pmem_ctrl_b_n_20,
      \addr_reg[7]\(4) => pmem_ctrl_b_n_21,
      \addr_reg[7]\(3) => pmem_ctrl_b_n_22,
      \addr_reg[7]\(2) => pmem_ctrl_b_n_23,
      \addr_reg[7]\(1) => pmem_ctrl_b_n_24,
      \addr_reg[7]\(0) => pmem_ctrl_b_n_25,
      \bus_q_reg[7]_0\(7 downto 0) => \bus_q_reg[7]\(7 downto 0),
      \bus_q_reg[7]_1\(7 downto 0) => \^dmem_dout\(7 downto 0),
      soundclk => soundclk
    );
\use_p1.p1_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p1
     port map (
      E(0) => p1_q,
      SR(0) => SR(0),
      dac_out(7 downto 0) => \^dac_out\(7 downto 0),
      \p1_q[3]_i_3\ => decoder_b_n_107,
      \p1_q_reg[3]_0\ => \use_p1.p1_b_n_0\,
      \p1_q_reg[7]_0\(7 downto 0) => \^dmem_dout\(7 downto 0),
      soundclk => soundclk
    );
\use_p2.p2_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_p2
     port map (
      D(0) => D(0),
      E(1) => p_0_in(7),
      E(0) => p_0_in(3),
      Q(7 downto 0) => p2_q(7 downto 0),
      SR(0) => SR(0),
      addra(2 downto 0) => addra(2 downto 0),
      dac_mute => dac_mute,
      \p2_o_reg[0]_0\ => clock_ctrl_b_n_25,
      \p2_o_reg[2]_0\(2) => pmem_ctrl_b_n_15,
      \p2_o_reg[2]_0\(1) => pmem_ctrl_b_n_16,
      \p2_o_reg[2]_0\(0) => pmem_ctrl_b_n_17,
      \p2_q_reg[7]_0\(7 downto 0) => \^dmem_dout\(7 downto 0),
      pb_out(0) => pb_out(6),
      soundclk => soundclk
    );
\use_timer.timer_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_timer
     port map (
      D(4 downto 2) => \p_0_in__0\(6 downto 4),
      D(1 downto 0) => \p_0_in__0\(1 downto 0),
      E(0) => prescaler_q,
      Q(7 downto 0) => counter_q_reg(7 downto 0),
      SR(0) => SR(0),
      \counter_q_reg[2]_0\ => decoder_b_n_94,
      \counter_q_reg[3]_0\ => \use_timer.timer_b_n_4\,
      \counter_q_reg[3]_1\ => \use_timer.timer_b_n_15\,
      \counter_q_reg[4]_0\ => \use_timer.timer_b_n_14\,
      \counter_q_reg[7]_0\(2) => \^dmem_dout\(7),
      \counter_q_reg[7]_0\(1 downto 0) => \^dmem_dout\(3 downto 2),
      \counter_q_reg[7]_1\(0) => counter_q,
      \inc_sel_q_reg[0]_0\ => \use_timer.timer_b_n_3\,
      \inc_sel_q_reg[0]_1\ => \use_timer.timer_b_n_13\,
      \inc_sel_q_reg[0]_2\ => decoder_b_n_63,
      \inc_sel_q_reg[1]_0\ => \use_timer.timer_b_n_2\,
      \inc_sel_q_reg[1]_1\ => decoder_b_n_62,
      overflow_q_reg_0 => clock_ctrl_b_n_11,
      sfx_port(0) => sfx_port(1),
      soundclk => soundclk,
      t1_q_reg_0 => \use_timer.timer_b_n_1\,
      t1_q_reg_1 => clock_ctrl_b_n_24,
      tim_of_s => tim_of_s,
      tim_start_t_s => tim_start_t_s,
      xtal3 => xtal3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80s is
  port (
    BusAck_reg : out STD_LOGIC;
    BusAck_reg_rep : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    wr_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    bus_sel : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BusAck_reg_0 : out STD_LOGIC;
    BusAck_reg_1 : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    first_last_reg : out STD_LOGIC;
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    first_last_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    first_last_reg_1 : out STD_LOGIC;
    first_last_reg_2 : out STD_LOGIC;
    \dma_addr_reg[0][4]\ : out STD_LOGIC;
    \dma_addr_reg[0][5]\ : out STD_LOGIC;
    first_last_reg_3 : out STD_LOGIC;
    first_last_reg_4 : out STD_LOGIC;
    first_last_reg_5 : out STD_LOGIC;
    first_last_reg_6 : out STD_LOGIC;
    first_last_reg_7 : out STD_LOGIC;
    first_last_reg_8 : out STD_LOGIC;
    \dma_cnt_reg[0][4]\ : out STD_LOGIC;
    \dma_cnt_reg[0][5]\ : out STD_LOGIC;
    first_last_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    first_last_reg_10 : out STD_LOGIC;
    \slave_shared_master_bus[wrn]\ : out STD_LOGIC;
    rd_n : out STD_LOGIC;
    mem_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tileram_ena : out STD_LOGIC;
    \m_obus_reg[rdn]\ : out STD_LOGIC;
    r_Tx_Active_reg : out STD_LOGIC;
    \cref_reg[0]\ : out STD_LOGIC;
    \cref_reg[1]\ : out STD_LOGIC;
    \sfx_port_reg[0]\ : out STD_LOGIC;
    \sfx_port_reg[1]\ : out STD_LOGIC;
    \sfx_port_reg[2]\ : out STD_LOGIC;
    \sfx_port_reg[3]\ : out STD_LOGIC;
    \sfx_port_reg[4]\ : out STD_LOGIC;
    \sfx_port_reg[5]\ : out STD_LOGIC;
    wr_n_reg_1 : out STD_LOGIC;
    debug_ahi : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slave_shared_master_bus[rdn]\ : out STD_LOGIC;
    \m_obus_reg[addr][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    outreg : out STD_LOGIC;
    \m_obus_reg[addr][7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clear : out STD_LOGIC;
    cpu_m1 : out STD_LOGIC;
    iorq_n_reg_inv_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpu_wait : in STD_LOGIC;
    out_busy : in STD_LOGIC;
    \dma_master_bus[wrn]\ : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \debug_ahi[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \first_last__0\ : in STD_LOGIC;
    \dma_mode_reg[0][1]\ : in STD_LOGIC;
    r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_mode_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_obus_reg[dslave][0]\ : in STD_LOGIC;
    \s_obus_reg[dslave][0]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_obus_reg[dslave][5]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \s_obus_reg[dslave][1]\ : in STD_LOGIC;
    \s_obus_reg[dslave][1]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][2]_1\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]_0\ : in STD_LOGIC;
    \dma_addr_reg[0][15]\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \s_obus_reg[dslave][3]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sfx_port_reg[5]_0\ : in STD_LOGIC;
    \s_obus_reg[dslave][3]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dma_addr_reg[1][15]\ : in STD_LOGIC;
    \s_obus_reg[dslave][6]\ : in STD_LOGIC;
    \s_obus_reg[dslave][7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dma_addr_reg[2][8]\ : in STD_LOGIC;
    cpu_clk_rise : in STD_LOGIC;
    wrn_d : in STD_LOGIC;
    \dma_master_bus[rdn]\ : in STD_LOGIC;
    rdn_d : in STD_LOGIC;
    \di_reg_reg[7]_0\ : in STD_LOGIC;
    \oport_bus[dslave]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \di_reg_reg[6]_0\ : in STD_LOGIC;
    \di_reg_reg[5]_0\ : in STD_LOGIC;
    \di_reg_reg[4]_0\ : in STD_LOGIC;
    \di_reg_reg[3]_0\ : in STD_LOGIC;
    \di_reg_reg[2]_0\ : in STD_LOGIC;
    \di_reg_reg[1]_0\ : in STD_LOGIC;
    \di_reg_reg[0]_0\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    in_valid : in STD_LOGIC;
    out_valid_reg : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    walk_out : in STD_LOGIC;
    jump_out : in STD_LOGIC;
    crash_out : in STD_LOGIC;
    sfx_port : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \io_bus_reg[dslave][4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_bus_reg[dslave][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpu_nmi : in STD_LOGIC;
    debug_cpu_sig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80s is
  signal \^clear\ : STD_LOGIC;
  signal di_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal di_reg0 : STD_LOGIC;
  signal i_tv80_core_n_1 : STD_LOGIC;
  signal i_tv80_core_n_129 : STD_LOGIC;
  signal i_tv80_core_n_130 : STD_LOGIC;
  signal i_tv80_core_n_131 : STD_LOGIC;
  signal \^mem_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_n\ : STD_LOGIC;
  signal \^wr_n\ : STD_LOGIC;
begin
  clear <= \^clear\;
  mem_reg(7 downto 0) <= \^mem_reg\(7 downto 0);
  rd_n <= \^rd_n\;
  wr_n <= \^wr_n\;
\di_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(0),
      Q => di_reg(0)
    );
\di_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(1),
      Q => di_reg(1)
    );
\di_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(2),
      Q => di_reg(2)
    );
\di_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(3),
      Q => di_reg(3)
    );
\di_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(4),
      Q => di_reg(4)
    );
\di_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(5),
      Q => di_reg(5)
    );
\di_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(6),
      Q => di_reg(6)
    );
\di_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => di_reg0,
      CLR => \^clear\,
      D => \^mem_reg\(7),
      Q => di_reg(7)
    );
i_tv80_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80_core
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      \A_reg[15]_0\(13 downto 0) => A(13 downto 0),
      BusAck_reg_0 => BusAck_reg,
      BusAck_reg_1 => bus_sel(1),
      BusAck_reg_2 => BusAck_reg_0,
      BusAck_reg_3 => BusAck_reg_1,
      BusAck_reg_4 => bus_sel(2),
      BusAck_reg_rep_0 => BusAck_reg_rep,
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => di_reg(7 downto 0),
      WEA(0) => WEA(0),
      addra(1 downto 0) => addra(1 downto 0),
      addrb(2 downto 1) => addrb(13 downto 12),
      addrb(0) => addrb(4),
      cpu_clk_rise => cpu_clk_rise,
      cpu_m1 => cpu_m1,
      cpu_nmi => cpu_nmi,
      cpu_wait => cpu_wait,
      crash_out => crash_out,
      \cref_reg[0]\ => \cref_reg[0]\,
      \cref_reg[1]\ => \cref_reg[1]\,
      debug_ahi(1 downto 0) => debug_ahi(1 downto 0),
      \debug_ahi[7]\(15 downto 0) => \debug_ahi[7]\(15 downto 0),
      debug_cpu_sig(0) => debug_cpu_sig(0),
      debug_enables(3 downto 0) => debug_enables(3 downto 0),
      \di_reg_reg[0]\ => \di_reg_reg[0]_0\,
      \di_reg_reg[1]\ => \di_reg_reg[1]_0\,
      \di_reg_reg[2]\ => \di_reg_reg[2]_0\,
      \di_reg_reg[3]\ => \di_reg_reg[3]_0\,
      \di_reg_reg[4]\ => \di_reg_reg[4]_0\,
      \di_reg_reg[5]\ => \di_reg_reg[5]_0\,
      \di_reg_reg[6]\ => \di_reg_reg[6]_0\,
      \di_reg_reg[7]\ => \di_reg_reg[7]_0\,
      \di_reg_reg[7]_0\(6 downto 0) => \di_reg_reg[7]_1\(6 downto 0),
      \di_reg_reg[7]_1\(7 downto 0) => \di_reg_reg[7]_2\(7 downto 0),
      \dma_addr_reg[0][15]\ => \dma_addr_reg[0][15]\,
      \dma_addr_reg[0][4]\ => \dma_addr_reg[0][4]\,
      \dma_addr_reg[0][5]\ => \dma_addr_reg[0][5]\,
      \dma_addr_reg[1][15]\ => \dma_addr_reg[1][15]\,
      \dma_addr_reg[2][8]\ => \dma_addr_reg[2][8]\,
      \dma_cnt_reg[0][4]\ => \dma_cnt_reg[0][4]\,
      \dma_cnt_reg[0][5]\ => \dma_cnt_reg[0][5]\,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      \dma_mode_reg[0][1]\ => \dma_mode_reg[0][1]\,
      \dma_mode_reg[0]_0\(0) => \dma_mode_reg[0]_0\(0),
      dout(7 downto 0) => dout(7 downto 0),
      \first_last__0\ => \first_last__0\,
      first_last_reg => first_last_reg,
      first_last_reg_0 => first_last_reg_0,
      first_last_reg_1 => first_last_reg_1,
      first_last_reg_10 => first_last_reg_10,
      first_last_reg_2 => first_last_reg_2,
      first_last_reg_3 => first_last_reg_3,
      first_last_reg_4 => first_last_reg_4,
      first_last_reg_5 => first_last_reg_5,
      first_last_reg_6 => first_last_reg_6,
      first_last_reg_7 => first_last_reg_7,
      first_last_reg_8 => first_last_reg_8,
      first_last_reg_9(1 downto 0) => first_last_reg_9(1 downto 0),
      in_valid => in_valid,
      \io_bus_reg[dslave][4]\(4 downto 0) => \io_bus_reg[dslave][4]\(4 downto 0),
      \io_bus_reg[dslave][4]_0\(4 downto 0) => \io_bus_reg[dslave][4]_0\(4 downto 0),
      \io_bus_reg[dslave][7]\(3 downto 0) => \io_bus_reg[dslave][7]\(3 downto 0),
      jump_out => jump_out,
      \m_obus_reg[addr][0]\ => addrb(0),
      \m_obus_reg[addr][10]\ => addrb(10),
      \m_obus_reg[addr][11]\ => addrb(11),
      \m_obus_reg[addr][11]_0\ => bus_sel(0),
      \m_obus_reg[addr][1]\ => addrb(1),
      \m_obus_reg[addr][1]_0\(0) => \m_obus_reg[addr][1]\(0),
      \m_obus_reg[addr][2]\ => addrb(2),
      \m_obus_reg[addr][2]_0\(0) => \m_obus_reg[addr][2]\(0),
      \m_obus_reg[addr][3]\ => addrb(3),
      \m_obus_reg[addr][5]\ => addrb(5),
      \m_obus_reg[addr][6]\ => addrb(6),
      \m_obus_reg[addr][7]\ => addrb(7),
      \m_obus_reg[addr][7]_0\ => \m_obus_reg[addr][7]\,
      \m_obus_reg[addr][7]_1\(6 downto 0) => \m_obus_reg[addr][7]_0\(6 downto 0),
      \m_obus_reg[addr][8]\ => \m_obus_reg[addr][8]\,
      \m_obus_reg[addr][8]_0\ => addrb(8),
      \m_obus_reg[addr][9]\ => addrb(9),
      \m_obus_reg[rdn]\ => \m_obus_reg[rdn]\,
      \m_obus_reg[wrn]\ => \slave_shared_master_bus[wrn]\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      \mcycle_reg[0]_0\ => i_tv80_core_n_129,
      \mcycle_reg[0]_rep_0\ => i_tv80_core_n_1,
      mem_reg(7 downto 0) => \^mem_reg\(7 downto 0),
      mem_reg_0(8 downto 0) => mem_reg_0(8 downto 0),
      mem_reg_1 => mem_reg_1,
      mem_reg_2 => mem_reg_2,
      mem_reg_3(7 downto 0) => mem_reg_3(7 downto 0),
      \oport_bus[dslave]\(7 downto 0) => \oport_bus[dslave]\(7 downto 0),
      out_busy => out_busy,
      out_valid_reg => out_valid_reg,
      outreg => outreg,
      r(0) => r(0),
      r_Tx_Active_reg => r_Tx_Active_reg,
      rdn_d => rdn_d,
      rdn_d_reg => \^rd_n\,
      rst_n => rst_n,
      rst_n_0 => \^clear\,
      \s_obus_reg[dslave][0]\ => \s_obus_reg[dslave][0]\,
      \s_obus_reg[dslave][0]_0\ => \s_obus_reg[dslave][0]_0\,
      \s_obus_reg[dslave][1]\ => \s_obus_reg[dslave][1]\,
      \s_obus_reg[dslave][1]_0\ => \s_obus_reg[dslave][1]_0\,
      \s_obus_reg[dslave][2]\ => \s_obus_reg[dslave][2]\,
      \s_obus_reg[dslave][2]_0\ => \s_obus_reg[dslave][2]_0\,
      \s_obus_reg[dslave][2]_1\ => \s_obus_reg[dslave][2]_1\,
      \s_obus_reg[dslave][3]\ => \s_obus_reg[dslave][3]\,
      \s_obus_reg[dslave][3]_0\ => \s_obus_reg[dslave][3]_0\,
      \s_obus_reg[dslave][3]_1\(7 downto 0) => \s_obus_reg[dslave][3]_1\(7 downto 0),
      \s_obus_reg[dslave][3]_2\(9 downto 0) => \s_obus_reg[dslave][3]_2\(9 downto 0),
      \s_obus_reg[dslave][5]\(13 downto 0) => \s_obus_reg[dslave][5]\(13 downto 0),
      \s_obus_reg[dslave][6]\ => \s_obus_reg[dslave][6]\,
      \s_obus_reg[dslave][7]\(15 downto 0) => \s_obus_reg[dslave][7]\(15 downto 0),
      \s_obus_reg[dslave][7]_0\(10 downto 0) => \s_obus_reg[dslave][7]_0\(10 downto 0),
      \s_obus_reg[dslave][7]_1\ => \s_obus_reg[dslave][7]_1\,
      \s_obus_reg[dslave][7]_2\(15 downto 0) => Q(15 downto 0),
      sfx_port(2 downto 0) => sfx_port(2 downto 0),
      \sfx_port_reg[0]\ => \sfx_port_reg[0]\,
      \sfx_port_reg[1]\ => \sfx_port_reg[1]\,
      \sfx_port_reg[2]\ => \sfx_port_reg[2]\,
      \sfx_port_reg[3]\ => \sfx_port_reg[3]\,
      \sfx_port_reg[4]\ => \sfx_port_reg[4]\,
      \sfx_port_reg[5]\ => \sfx_port_reg[5]\,
      \sfx_port_reg[5]_0\ => \sfx_port_reg[5]_0\,
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      tileram_ena => tileram_ena,
      \tstate_reg[1]_0\ => i_tv80_core_n_131,
      \tstate_reg[2]_0\(0) => di_reg0,
      \tstate_reg[2]_1\ => i_tv80_core_n_130,
      walk_out => walk_out,
      wr_n_reg(0) => wr_n_reg_0(0),
      wr_n_reg_0 => wr_n_reg_1,
      wrn_d => wrn_d,
      wrn_d_reg => \^wr_n\
    );
iorq_n_reg_inv: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^clear\,
      D => i_tv80_core_n_129,
      Q => iorq_n_reg_inv_0(1)
    );
mreq_n_reg_inv: unisim.vcomponents.FDCE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      CLR => \^clear\,
      D => i_tv80_core_n_131,
      Q => iorq_n_reg_inv_0(0)
    );
rd_n_reg: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => i_tv80_core_n_130,
      PRE => \^clear\,
      Q => \^rd_n\
    );
wr_n_reg: unisim.vcomponents.FDPE
     port map (
      C => mem_reg_0(1),
      CE => '1',
      D => i_tv80_core_n_1,
      PRE => \^clear\,
      Q => \^wr_n\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal doutb_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\bindec_b.bindec_inst_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_1
     port map (
      addrb(1 downto 0) => addrb(13 downto 12),
      enb => enb,
      enb_array(2 downto 0) => enb_array(2 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      addrb(1 downto 0) => addrb(13 downto 12),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      doutb_array(31 downto 0) => doutb_array(31 downto 0),
      enb => enb
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      doutb_array(7 downto 0) => doutb_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(15 downto 8),
      doutb_array(7 downto 0) => doutb_array(15 downto 8),
      ena => ena,
      ena_array(0) => ena_array(1),
      enb_array(0) => enb_array(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(23 downto 16),
      doutb_array(7 downto 0) => doutb_array(23 downto 16),
      ena => ena,
      ena_array(0) => ena_array(2),
      enb_array(0) => enb_array(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta_array(7 downto 0) => douta_array(31 downto 24),
      doutb_array(7 downto 0) => doutb_array(31 downto 24),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized10\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized10\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized3\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized3\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized4\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized4\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized5\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized5\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized6\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized6\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized7\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized7\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized8\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized8\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized9\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized9\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized10\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized10\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized10\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized3\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized3\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized4\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized4\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized5\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized5\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized6\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized6\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized7\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized7\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized7\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized8\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized8\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized8\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized9\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized9\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized10\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized10\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized10\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized3\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized3\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized4\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized4\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized5\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized5\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized6\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized6\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized7\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized7\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized7\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized8\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized8\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized8\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized9\ : entity is "blk_mem_gen_v8_4_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized9\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     5.071399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "cpu_program_rom_dp.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "tile_2n_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "tile_2n_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "obj_7e_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "obj_7e_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "obj_7f_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "obj_7f_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "palette_2e_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "palette_2e_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized7\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "palette_2f_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "palette_2f_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized8\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "sou_3h_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "sou_3h_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "sou_3f_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "sou_3f_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized10\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "tile_3p_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "tile_3p_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "tile_3n_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "tile_3n_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "obj_7c_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "obj_7c_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "obj_7d_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "obj_7d_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ : entity is "blk_mem_gen_v8_4_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp : entity is "cpu_program_rom_dp,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.071399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "cpu_program_rom_dp.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => dinb(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom : entity is "obj_7c_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7c_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7c_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized7\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom : entity is "obj_7d_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7d_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7d_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized9\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom : entity is "obj_7e_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7e_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7e_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized11\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom : entity is "obj_7f_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "obj_7f_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "obj_7f_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized13\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom : entity is "palette_2e_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "palette_2e_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "palette_2e_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized15\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom : entity is "palette_2f_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "palette_2f_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "palette_2f_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized17\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom : entity is "sou_3f_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sou_3f_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sou_3f_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized21\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom : entity is "sou_3h_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sou_3h_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sou_3h_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized19\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom : entity is "tile_2n_prom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.210399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_2n_prom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_2n_prom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom : entity is "tile_3n_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_3n_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_3n_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom : entity is "tile_3p_rom,blk_mem_gen_v8_4_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "tile_3p_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "tile_3p_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_sound is
  port (
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sfx_port : in STD_LOGIC_VECTOR ( 2 downto 0 );
    soundclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_q_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_sound;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_sound is
  signal \addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal ale : STD_LOGIC;
  signal coderom_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal datarom_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dmem_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmem_we : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_3f : label is "sou_3f_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_3f : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_3f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3h : label is "sou_3h_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3h : label is "yes";
  attribute x_core_info of rom_3h : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(0),
      Q => \addr_reg_n_0_[0]\,
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(1),
      Q => \addr_reg_n_0_[1]\,
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(2),
      Q => \addr_reg_n_0_[2]\,
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(3),
      Q => \addr_reg_n_0_[3]\,
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(4),
      Q => \addr_reg_n_0_[4]\,
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(5),
      Q => \addr_reg_n_0_[5]\,
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(6),
      Q => \addr_reg_n_0_[6]\,
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => soundclk,
      CE => ale,
      D => dout(7),
      Q => \addr_reg_n_0_[7]\,
      R => '0'
    );
cpu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_t48_core
     port map (
      D(0) => D(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      addra(2 downto 0) => pb_out(2 downto 0),
      ale => ale,
      \bus_q_reg[7]\(7 downto 0) => dout(7 downto 0),
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_dout(7 downto 0) => dmem_dout(7 downto 0),
      dmem_we => dmem_we,
      douta(7 downto 0) => datarom_data(7 downto 0),
      int_q_reg => int_q_reg,
      outreg(7 downto 0) => dmem_din(7 downto 0),
      \p1_q[7]_i_9\(7 downto 0) => coderom_data(7 downto 0),
      sfx_port(2 downto 0) => sfx_port(2 downto 0),
      soundclk => soundclk
    );
i8035_int_ram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized3\
     port map (
      Q(7 downto 0) => dmem_din(7 downto 0),
      dmem_addr(5 downto 0) => dmem_addr(5 downto 0),
      dmem_data_o(7 downto 0) => dmem_dout(7 downto 0),
      dmem_we => dmem_we,
      soundclk => soundclk
    );
rom_3f: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3f_rom
     port map (
      addra(10 downto 8) => pb_out(2 downto 0),
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      clka => soundclk,
      douta(7 downto 0) => datarom_data(7 downto 0),
      ena => '1'
    );
rom_3h: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sou_3h_rom
     port map (
      addra(10 downto 8) => pb_out(2 downto 0),
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      clka => soundclk,
      douta(7 downto 0) => coderom_data(7 downto 0),
      ena => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_paletter is
  port (
    flip_ena_reg : out STD_LOGIC;
    flip_ena_reg_0 : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    masterclk : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC;
    cmpblk2 : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    prom_2e_i_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmpblk2_d_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_paletter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_paletter is
  signal cmpblk2_d : STD_LOGIC;
  signal cmpblk2_d_i_1_n_0 : STD_LOGIC;
  signal palette_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_sig[2]_i_1_n_0\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of prom_2e : label is "palette_2e_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of prom_2e : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of prom_2e : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of prom_2e_i_11 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of prom_2e_i_12 : label is "soft_lutpair275";
  attribute CHECK_LICENSE_TYPE of prom_2f : label is "palette_2f_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of prom_2f : label is "yes";
  attribute x_core_info of prom_2f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
\b_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(0),
      Q => b_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\b_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(1),
      Q => b_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
cmpblk2_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => cmpblk2,
      I1 => cmpblk2_d_reg_0(2),
      I2 => cmpblk2_d_reg_0(1),
      I3 => cmpblk2_d_reg_0(0),
      I4 => Q(0),
      I5 => cmpblk2_d,
      O => cmpblk2_d_i_1_n_0
    );
cmpblk2_d_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => cmpblk2_d_i_1_n_0,
      Q => cmpblk2_d,
      S => clear
    );
\g_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(2),
      Q => g_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\g_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(3),
      Q => g_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
\g_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(4),
      Q => g_sig(2),
      R => \r_sig[2]_i_1_n_0\
    );
prom_2e: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2e_prom
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => masterclk,
      douta(3 downto 0) => palette_out(3 downto 0),
      ena => '1'
    );
prom_2e_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prom_2e_i_8,
      I1 => Q(2),
      O => flip_ena_reg
    );
prom_2e_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => prom_2e_i_8,
      I1 => Q(1),
      O => flip_ena_reg_0
    );
prom_2f: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_palette_2f_prom
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => masterclk,
      douta(3 downto 0) => palette_out(7 downto 4),
      ena => '1'
    );
\r_sig[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => cmpblk2_d,
      I1 => cmpblk2,
      I2 => rst_n,
      O => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(5),
      Q => r_sig(0),
      R => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(6),
      Q => r_sig(1),
      R => \r_sig[2]_i_1_n_0\
    );
\r_sig_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => Q(0),
      D => palette_out(7),
      Q => r_sig(2),
      R => \r_sig[2]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_program_rom_wrapper is
  port (
    doutprogrom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkprogrom : in STD_LOGIC;
    enprogrom : in STD_LOGIC;
    weprogrom : in STD_LOGIC;
    addrprogrom : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinprogrom : in STD_LOGIC_VECTOR ( 7 downto 0 );
    masterclk : in STD_LOGIC;
    debug_enables : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_program_rom_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_program_rom_wrapper is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst : label is "cpu_program_rom_dp,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cpu_program_rom_dp
     port map (
      addra(13 downto 0) => addrprogrom(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clkprogrom,
      clkb => masterclk,
      dina(7 downto 0) => dinprogrom(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => doutprogrom(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => enprogrom,
      enb => debug_enables(0),
      wea(0) => weprogrom,
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spritegen is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cmpblk20 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \htiming_reg[3]\ : out STD_LOGIC;
    \phi_reg[0]\ : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 5 downto 0 );
    masterclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \vtiming_fc_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vtiming_fc_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spritegen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spritegen is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmpblk20\ : STD_LOGIC;
  signal do_scratch_write : STD_LOGIC;
  signal do_scratch_write0 : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_1\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_2\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry__0_n_3\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_0\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_1\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_2\ : STD_LOGIC;
  signal \do_scratch_write2__0_carry_n_3\ : STD_LOGIC;
  signal do_scratch_write_clk : STD_LOGIC;
  signal do_scratch_write_i_1_n_0 : STD_LOGIC;
  signal \^htiming_reg[3]\ : STD_LOGIC;
  signal \linebuf_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \linebuf_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \linebuf_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal linebuf_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \linebuf_dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal linebuf_flip : STD_LOGIC;
  signal linebuf_flip0 : STD_LOGIC;
  signal linebuf_hblkn : STD_LOGIC;
  signal linebuf_newdata : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal linebuf_wr : STD_LOGIC;
  signal obj_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal obj_vid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal objram_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \objrom_buf[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \objrom_buf_reg[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \objrom_buf_reg[1]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal objrom_index : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \objrom_out[0]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \objrom_out[1]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \^phi_reg[0]\ : STD_LOGIC;
  signal scratch_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \scratch_din[7]_i_1_n_0\ : STD_LOGIC;
  signal scratch_load_addr0 : STD_LOGIC;
  signal \scratch_load_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \scratch_load_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal scratch_load_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal scratch_wr : STD_LOGIC;
  signal scratch_wr_d : STD_LOGIC;
  signal scratchpad_n_1 : STD_LOGIC;
  signal scratchpad_n_10 : STD_LOGIC;
  signal scratchpad_n_11 : STD_LOGIC;
  signal scratchpad_n_12 : STD_LOGIC;
  signal scratchpad_n_13 : STD_LOGIC;
  signal scratchpad_n_14 : STD_LOGIC;
  signal scratchpad_n_15 : STD_LOGIC;
  signal scratchpad_n_16 : STD_LOGIC;
  signal scratchpad_n_17 : STD_LOGIC;
  signal scratchpad_n_18 : STD_LOGIC;
  signal scratchpad_n_19 : STD_LOGIC;
  signal scratchpad_n_2 : STD_LOGIC;
  signal scratchpad_n_20 : STD_LOGIC;
  signal scratchpad_n_21 : STD_LOGIC;
  signal scratchpad_n_22 : STD_LOGIC;
  signal scratchpad_n_23 : STD_LOGIC;
  signal scratchpad_n_24 : STD_LOGIC;
  signal scratchpad_n_27 : STD_LOGIC;
  signal scratchpad_n_28 : STD_LOGIC;
  signal scratchpad_n_29 : STD_LOGIC;
  signal scratchpad_n_3 : STD_LOGIC;
  signal scratchpad_n_30 : STD_LOGIC;
  signal scratchpad_n_4 : STD_LOGIC;
  signal scratchpad_n_5 : STD_LOGIC;
  signal scratchpad_n_6 : STD_LOGIC;
  signal scratchpad_n_7 : STD_LOGIC;
  signal scratchpad_n_8 : STD_LOGIC;
  signal scratchpad_n_9 : STD_LOGIC;
  signal sprite_hflip : STD_LOGIC;
  signal sprite_hflip_buf : STD_LOGIC;
  signal sprite_hflip_i_1_n_0 : STD_LOGIC;
  signal sprite_palette : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sprite_vflip : STD_LOGIC;
  signal sprite_vflip_i_1_n_0 : STD_LOGIC;
  signal sprite_vpos0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sprite_vpos0_carry__0_n_1\ : STD_LOGIC;
  signal \sprite_vpos0_carry__0_n_2\ : STD_LOGIC;
  signal \sprite_vpos0_carry__0_n_3\ : STD_LOGIC;
  signal sprite_vpos0_carry_n_0 : STD_LOGIC;
  signal sprite_vpos0_carry_n_1 : STD_LOGIC;
  signal sprite_vpos0_carry_n_2 : STD_LOGIC;
  signal sprite_vpos0_carry_n_3 : STD_LOGIC;
  signal \sprite_vpos[7]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_vpos_reg_n_0_[7]\ : STD_LOGIC;
  signal stop_sprite_output_reg_n_0 : STD_LOGIC;
  signal vf_added : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal vtiming_f : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal vtiming_fc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_do_scratch_write2__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_vpos0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \do_scratch_write2__0_carry_i_2\ : label is "lutpair0";
  attribute HLUTNM of \do_scratch_write2__0_carry_i_5\ : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \htiming[9]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \linebuf_addr[4]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \linebuf_addr[7]_i_4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \linebuf_addr[7]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \objrom_buf[0][11]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \objrom_buf[0][12]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \objrom_buf[0][13]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \objrom_buf[0][14]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \objrom_buf[0][15]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \objrom_buf[0][15]_i_4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \objrom_buf[0][3]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \objrom_buf[0][7]_i_2\ : label is "soft_lutpair286";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_7c : label is "obj_7c_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_7c : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_7c : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7d : label is "obj_7d_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7d : label is "yes";
  attribute x_core_info of rom_7d : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7e : label is "obj_7e_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7e : label is "yes";
  attribute x_core_info of rom_7e : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_7f : label is "obj_7f_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_7f : label is "yes";
  attribute x_core_info of rom_7f : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute SOFT_HLUTNM of \scratch_load_addr[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \scratch_load_addr[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \scratch_load_addr[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \scratch_load_addr[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \scratch_load_addr[6]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \scratch_load_addr[7]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \vtiming_fc[4]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \vtiming_fc[5]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \vtiming_fc[6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \vtiming_fc[7]_i_1\ : label is "soft_lutpair290";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
  cmpblk20 <= \^cmpblk20\;
  \htiming_reg[3]\ <= \^htiming_reg[3]\;
  \phi_reg[0]\ <= \^phi_reg[0]\;
\do_scratch_write2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \do_scratch_write2__0_carry_n_0\,
      CO(2) => \do_scratch_write2__0_carry_n_1\,
      CO(1) => \do_scratch_write2__0_carry_n_2\,
      CO(0) => \do_scratch_write2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \do_scratch_write2__0_carry_i_1_n_0\,
      DI(2) => \do_scratch_write2__0_carry_i_2_n_0\,
      DI(1 downto 0) => objram_buf(1 downto 0),
      O(3 downto 0) => \NLW_do_scratch_write2__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \do_scratch_write2__0_carry_i_3_n_0\,
      S(2) => \do_scratch_write2__0_carry_i_4_n_0\,
      S(1) => \do_scratch_write2__0_carry_i_5_n_0\,
      S(0) => \do_scratch_write2__0_carry_i_6_n_0\
    );
\do_scratch_write2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \do_scratch_write2__0_carry_n_0\,
      CO(3) => \NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \do_scratch_write2__0_carry__0_n_1\,
      CO(1) => \do_scratch_write2__0_carry__0_n_2\,
      CO(0) => \do_scratch_write2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \do_scratch_write2__0_carry__0_i_1_n_0\,
      DI(1) => \do_scratch_write2__0_carry__0_i_2_n_0\,
      DI(0) => \do_scratch_write2__0_carry__0_i_3_n_0\,
      O(3 downto 0) => vf_added(7 downto 4),
      S(3) => \do_scratch_write2__0_carry__0_i_4_n_0\,
      S(2) => \do_scratch_write2__0_carry__0_i_5_n_0\,
      S(1) => \do_scratch_write2__0_carry__0_i_6_n_0\,
      S(0) => \do_scratch_write2__0_carry__0_i_7_n_0\
    );
\do_scratch_write2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(5),
      I1 => \vtiming_fc_reg[7]_0\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_1_n_0\
    );
\do_scratch_write2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(4),
      I1 => \vtiming_fc_reg[7]_0\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_2_n_0\
    );
\do_scratch_write2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => objram_buf(3),
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_3_n_0\
    );
\do_scratch_write2__0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D12E2ED1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(6),
      I1 => objram_buf(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I3 => \vtiming_fc_reg[7]_0\(7),
      I4 => objram_buf(7),
      O => \do_scratch_write2__0_carry__0_i_4_n_0\
    );
\do_scratch_write2__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(5),
      I1 => objram_buf(5),
      I2 => objram_buf(6),
      I3 => \vtiming_fc_reg[7]_0\(6),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_5_n_0\
    );
\do_scratch_write2__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(4),
      I1 => objram_buf(4),
      I2 => objram_buf(5),
      I3 => \vtiming_fc_reg[7]_0\(5),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_6_n_0\
    );
\do_scratch_write2__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D1EE1"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(3),
      I1 => objram_buf(3),
      I2 => objram_buf(4),
      I3 => \vtiming_fc_reg[7]_0\(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry__0_i_7_n_0\
    );
\do_scratch_write2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => objram_buf(3),
      O => \do_scratch_write2__0_carry_i_1_n_0\
    );
\do_scratch_write2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(1),
      O => \do_scratch_write2__0_carry_i_2_n_0\
    );
\do_scratch_write2__0_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66996969"
    )
        port map (
      I0 => objram_buf(3),
      I1 => \vtiming_fc_reg[7]_0\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I3 => \vtiming_fc_reg[7]_0\(2),
      I4 => objram_buf(2),
      O => \do_scratch_write2__0_carry_i_3_n_0\
    );
\do_scratch_write2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \do_scratch_write2__0_carry_i_2_n_0\,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I2 => \vtiming_fc_reg[7]_0\(2),
      I3 => objram_buf(2),
      O => \do_scratch_write2__0_carry_i_4_n_0\
    );
\do_scratch_write2__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_fc_reg[7]_0\(1),
      I1 => objram_buf(1),
      O => \do_scratch_write2__0_carry_i_5_n_0\
    );
\do_scratch_write2__0_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => objram_buf(0),
      I1 => \vtiming_fc_reg[7]_0\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \do_scratch_write2__0_carry_i_6_n_0\
    );
do_scratch_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => do_scratch_write,
      I1 => do_scratch_write_clk,
      I2 => do_scratch_write0,
      I3 => rst_n,
      I4 => Q(9),
      O => do_scratch_write_i_1_n_0
    );
do_scratch_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => mem_reg_0(2),
      I3 => mem_reg_0(1),
      I4 => mem_reg_0(0),
      O => do_scratch_write_clk
    );
do_scratch_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => scratch_din(8),
      I1 => vf_added(7),
      I2 => vf_added(4),
      I3 => vf_added(6),
      I4 => vf_added(5),
      O => do_scratch_write0
    );
do_scratch_write_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => do_scratch_write_i_1_n_0,
      Q => do_scratch_write,
      R => '0'
    );
\htiming[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => mem_reg_0(1),
      I2 => mem_reg_0(2),
      O => \^phi_reg[0]\
    );
\htiming[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \^htiming_reg[3]\
    );
\linebuf_addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \linebuf_addr_reg_n_0_[2]\,
      I1 => \linebuf_addr_reg_n_0_[0]\,
      I2 => \linebuf_addr_reg_n_0_[1]\,
      I3 => \linebuf_addr_reg_n_0_[3]\,
      O => \linebuf_addr[4]_i_2_n_0\
    );
\linebuf_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => Q(9),
      I1 => linebuf_hblkn,
      I2 => \^cmpblk20\,
      I3 => rst_n,
      O => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(9),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \linebuf_addr[7]_i_4_n_0\
    );
\linebuf_addr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \linebuf_addr_reg_n_0_[4]\,
      I1 => \linebuf_addr_reg_n_0_[3]\,
      I2 => \linebuf_addr_reg_n_0_[1]\,
      I3 => \linebuf_addr_reg_n_0_[0]\,
      I4 => \linebuf_addr_reg_n_0_[2]\,
      O => \linebuf_addr[7]_i_5_n_0\
    );
\linebuf_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_16,
      Q => \linebuf_addr_reg_n_0_[0]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_15,
      Q => \linebuf_addr_reg_n_0_[1]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_14,
      Q => \linebuf_addr_reg_n_0_[2]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_13,
      Q => \linebuf_addr_reg_n_0_[3]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_12,
      Q => \linebuf_addr_reg_n_0_[4]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_11,
      Q => \linebuf_addr_reg_n_0_[5]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_10,
      Q => \linebuf_addr_reg_n_0_[6]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => linebuf_wr,
      D => scratchpad_n_9,
      Q => \linebuf_addr_reg_n_0_[7]\,
      R => \linebuf_addr[7]_i_1_n_0\
    );
\linebuf_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => sprite_palette(0),
      Q => linebuf_newdata(2),
      R => clear
    );
\linebuf_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => sprite_palette(1),
      Q => linebuf_newdata(3),
      R => clear
    );
\linebuf_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => sprite_palette(2),
      Q => linebuf_newdata(4),
      R => clear
    );
\linebuf_col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => sprite_palette(3),
      Q => linebuf_newdata(5),
      R => clear
    );
\linebuf_dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => mem_reg_0(0),
      I2 => mem_reg_0(1),
      O => \linebuf_dout_buf[5]_i_1_n_0\
    );
\linebuf_dout_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(0),
      Q => obj_vid(0),
      R => clear
    );
\linebuf_dout_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(1),
      Q => obj_vid(1),
      R => clear
    );
\linebuf_dout_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(2),
      Q => obj_col(0),
      R => clear
    );
\linebuf_dout_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(3),
      Q => obj_col(1),
      R => clear
    );
\linebuf_dout_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(4),
      Q => obj_col(2),
      R => clear
    );
\linebuf_dout_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \linebuf_dout_buf[5]_i_1_n_0\,
      D => linebuf_dout(5),
      Q => obj_col(3),
      R => clear
    );
linebuf_flip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => Q(9),
      O => linebuf_flip0
    );
linebuf_flip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => linebuf_flip0,
      Q => linebuf_flip,
      R => clear
    );
linebuf_hblkn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^phi_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \^cmpblk20\
    );
linebuf_hblkn_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => \^e\(0),
      Q => linebuf_hblkn,
      R => clear
    );
linebuffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized2\
     port map (
      D(5 downto 0) => linebuf_dout(5 downto 0),
      E(0) => linebuf_wr,
      Q(3 downto 0) => Q(3 downto 0),
      linebuf_flip => linebuf_flip,
      linebuf_hblkn => linebuf_hblkn,
      masterclk => masterclk,
      mem_reg_0(3 downto 0) => linebuf_newdata(5 downto 2),
      mem_reg_1(2 downto 0) => mem_reg_0(2 downto 0),
      mem_reg_2(7) => \linebuf_addr_reg_n_0_[7]\,
      mem_reg_2(6) => \linebuf_addr_reg_n_0_[6]\,
      mem_reg_2(5) => \linebuf_addr_reg_n_0_[5]\,
      mem_reg_2(4) => \linebuf_addr_reg_n_0_[4]\,
      mem_reg_2(3) => \linebuf_addr_reg_n_0_[3]\,
      mem_reg_2(2) => \linebuf_addr_reg_n_0_[2]\,
      mem_reg_2(1) => \linebuf_addr_reg_n_0_[1]\,
      mem_reg_2(0) => \linebuf_addr_reg_n_0_[0]\,
      \objrom_buf_reg[0]_7\(15 downto 0) => \objrom_buf_reg[0]_7\(15 downto 0),
      \objrom_buf_reg[1]_8\(15 downto 0) => \objrom_buf_reg[1]_8\(15 downto 0),
      sprite_hflip_buf => sprite_hflip_buf
    );
objram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0_0\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => \^d\(7 downto 0),
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg_0(0) => mem_reg(0)
    );
\objram_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(0),
      Q => objram_buf(0),
      R => '0'
    );
\objram_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(1),
      Q => objram_buf(1),
      R => '0'
    );
\objram_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(2),
      Q => objram_buf(2),
      R => '0'
    );
\objram_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(3),
      Q => objram_buf(3),
      R => '0'
    );
\objram_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(4),
      Q => objram_buf(4),
      R => '0'
    );
\objram_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(5),
      Q => objram_buf(5),
      R => '0'
    );
\objram_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(6),
      Q => objram_buf(6),
      R => '0'
    );
\objram_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => \^d\(7),
      Q => objram_buf(7),
      R => '0'
    );
\objrom_buf[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(0),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(0),
      O => \objrom_buf[0][0]_i_1_n_0\
    );
\objrom_buf[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(10),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(10),
      O => \objrom_buf[0][10]_i_1_n_0\
    );
\objrom_buf[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(11),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_7\(11),
      O => \objrom_buf[0][11]_i_1_n_0\
    );
\objrom_buf[0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => Q(2),
      I1 => sprite_hflip_buf,
      I2 => Q(3),
      O => \objrom_buf[0][11]_i_2_n_0\
    );
\objrom_buf[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(12),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(12),
      O => \objrom_buf[0][12]_i_1_n_0\
    );
\objrom_buf[0][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      I2 => Q(0),
      O => \objrom_buf[0][12]_i_2_n_0\
    );
\objrom_buf[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(13),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(13),
      O => \objrom_buf[0][13]_i_1_n_0\
    );
\objrom_buf[0][13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      I2 => Q(0),
      O => \objrom_buf[0][13]_i_2_n_0\
    );
\objrom_buf[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(14),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(14),
      O => \objrom_buf[0][14]_i_1_n_0\
    );
\objrom_buf[0][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => Q(0),
      I1 => sprite_hflip_buf,
      I2 => Q(1),
      O => \objrom_buf[0][14]_i_2_n_0\
    );
\objrom_buf[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(15),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_7\(15),
      O => \objrom_buf[0][15]_i_1_n_0\
    );
\objrom_buf[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^htiming_reg[3]\,
      I1 => \sprite_vpos_reg_n_0_[6]\,
      I2 => \sprite_vpos_reg_n_0_[4]\,
      I3 => \sprite_vpos_reg_n_0_[7]\,
      I4 => \sprite_vpos_reg_n_0_[5]\,
      I5 => stop_sprite_output_reg_n_0,
      O => \objrom_buf[0][15]_i_2_n_0\
    );
\objrom_buf[0][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => Q(2),
      I1 => sprite_hflip_buf,
      I2 => Q(3),
      O => \objrom_buf[0][15]_i_3_n_0\
    );
\objrom_buf[0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Q(1),
      I1 => sprite_hflip_buf,
      I2 => Q(0),
      O => \objrom_buf[0][15]_i_4_n_0\
    );
\objrom_buf[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(1),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(1),
      O => \objrom_buf[0][1]_i_1_n_0\
    );
\objrom_buf[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(2),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(2),
      O => \objrom_buf[0][2]_i_1_n_0\
    );
\objrom_buf[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(3),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_7\(3),
      O => \objrom_buf[0][3]_i_1_n_0\
    );
\objrom_buf[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => Q(3),
      I1 => sprite_hflip_buf,
      I2 => Q(2),
      O => \objrom_buf[0][3]_i_2_n_0\
    );
\objrom_buf[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(4),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(4),
      O => \objrom_buf[0][4]_i_1_n_0\
    );
\objrom_buf[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(5),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(5),
      O => \objrom_buf[0][5]_i_1_n_0\
    );
\objrom_buf[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(6),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(6),
      O => \objrom_buf[0][6]_i_1_n_0\
    );
\objrom_buf[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(7),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[0]_7\(7),
      O => \objrom_buf[0][7]_i_1_n_0\
    );
\objrom_buf[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => Q(2),
      I1 => sprite_hflip_buf,
      I2 => Q(3),
      O => \objrom_buf[0][7]_i_2_n_0\
    );
\objrom_buf[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(8),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(8),
      O => \objrom_buf[0][8]_i_1_n_0\
    );
\objrom_buf[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[0]_5\(9),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[0]_7\(9),
      O => \objrom_buf[0][9]_i_1_n_0\
    );
\objrom_buf[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(0),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(0),
      O => \objrom_buf[1][0]_i_1_n_0\
    );
\objrom_buf[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(10),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(10),
      O => \objrom_buf[1][10]_i_1_n_0\
    );
\objrom_buf[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(11),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_8\(11),
      O => \objrom_buf[1][11]_i_1_n_0\
    );
\objrom_buf[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(12),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(12),
      O => \objrom_buf[1][12]_i_1_n_0\
    );
\objrom_buf[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(13),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(13),
      O => \objrom_buf[1][13]_i_1_n_0\
    );
\objrom_buf[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(14),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(14),
      O => \objrom_buf[1][14]_i_1_n_0\
    );
\objrom_buf[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(15),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][15]_i_3_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_8\(15),
      O => \objrom_buf[1][15]_i_1_n_0\
    );
\objrom_buf[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(1),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(1),
      O => \objrom_buf[1][1]_i_1_n_0\
    );
\objrom_buf[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(2),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(2),
      O => \objrom_buf[1][2]_i_1_n_0\
    );
\objrom_buf[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(3),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][3]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_8\(3),
      O => \objrom_buf[1][3]_i_1_n_0\
    );
\objrom_buf[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(4),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(4),
      O => \objrom_buf[1][4]_i_1_n_0\
    );
\objrom_buf[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(5),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(5),
      O => \objrom_buf[1][5]_i_1_n_0\
    );
\objrom_buf[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(6),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][14]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(6),
      O => \objrom_buf[1][6]_i_1_n_0\
    );
\objrom_buf[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(7),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][7]_i_2_n_0\,
      I4 => \objrom_buf[0][15]_i_4_n_0\,
      I5 => \objrom_buf_reg[1]_8\(7),
      O => \objrom_buf[1][7]_i_1_n_0\
    );
\objrom_buf[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(8),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][12]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(8),
      O => \objrom_buf[1][8]_i_1_n_0\
    );
\objrom_buf[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF80808080"
    )
        port map (
      I0 => \objrom_out[1]_6\(9),
      I1 => \^phi_reg[0]\,
      I2 => \objrom_buf[0][15]_i_2_n_0\,
      I3 => \objrom_buf[0][11]_i_2_n_0\,
      I4 => \objrom_buf[0][13]_i_2_n_0\,
      I5 => \objrom_buf_reg[1]_8\(9),
      O => \objrom_buf[1][9]_i_1_n_0\
    );
\objrom_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][0]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(0),
      R => '0'
    );
\objrom_buf_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][10]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(10),
      R => '0'
    );
\objrom_buf_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][11]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(11),
      R => '0'
    );
\objrom_buf_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][12]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(12),
      R => '0'
    );
\objrom_buf_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][13]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(13),
      R => '0'
    );
\objrom_buf_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][14]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(14),
      R => '0'
    );
\objrom_buf_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][15]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(15),
      R => '0'
    );
\objrom_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][1]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(1),
      R => '0'
    );
\objrom_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][2]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(2),
      R => '0'
    );
\objrom_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][3]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(3),
      R => '0'
    );
\objrom_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][4]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(4),
      R => '0'
    );
\objrom_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][5]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(5),
      R => '0'
    );
\objrom_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][6]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(6),
      R => '0'
    );
\objrom_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][7]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(7),
      R => '0'
    );
\objrom_buf_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][8]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(8),
      R => '0'
    );
\objrom_buf_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[0][9]_i_1_n_0\,
      Q => \objrom_buf_reg[0]_7\(9),
      R => '0'
    );
\objrom_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][0]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(0),
      R => '0'
    );
\objrom_buf_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][10]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(10),
      R => '0'
    );
\objrom_buf_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][11]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(11),
      R => '0'
    );
\objrom_buf_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][12]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(12),
      R => '0'
    );
\objrom_buf_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][13]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(13),
      R => '0'
    );
\objrom_buf_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][14]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(14),
      R => '0'
    );
\objrom_buf_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][15]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(15),
      R => '0'
    );
\objrom_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][1]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(1),
      R => '0'
    );
\objrom_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][2]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(2),
      R => '0'
    );
\objrom_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][3]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(3),
      R => '0'
    );
\objrom_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][4]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(4),
      R => '0'
    );
\objrom_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][5]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(5),
      R => '0'
    );
\objrom_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][6]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(6),
      R => '0'
    );
\objrom_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][7]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(7),
      R => '0'
    );
\objrom_buf_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][8]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(8),
      R => '0'
    );
\objrom_buf_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \objrom_buf[1][9]_i_1_n_0\,
      Q => \objrom_buf_reg[1]_8\(9),
      R => '0'
    );
prom_2e_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\(3),
      I1 => obj_vid(1),
      I2 => obj_vid(0),
      I3 => obj_col(3),
      O => addra(5)
    );
prom_2e_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\(2),
      I1 => obj_vid(1),
      I2 => obj_vid(0),
      I3 => obj_col(2),
      O => addra(4)
    );
prom_2e_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\(1),
      I1 => obj_vid(1),
      I2 => obj_vid(0),
      I3 => obj_col(1),
      O => addra(3)
    );
prom_2e_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\(0),
      I1 => obj_vid(1),
      I2 => obj_vid(0),
      I3 => obj_col(0),
      O => addra(2)
    );
prom_2e_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBABAAAAABA"
    )
        port map (
      I0 => obj_vid(1),
      I1 => obj_vid(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I4 => Q(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1\,
      O => addra(1)
    );
prom_2e_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDDDDDCDCCCCCDC"
    )
        port map (
      I0 => obj_vid(1),
      I1 => obj_vid(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2\,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I4 => Q(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3\,
      O => addra(0)
    );
rom_3p_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \^e\(0)
    );
rom_7c: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7c_rom
     port map (
      addra(10 downto 0) => objrom_index(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[0]_5\(15 downto 8),
      ena => Q(9)
    );
rom_7c_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[3]\,
      O => objrom_index(3)
    );
rom_7c_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[2]\,
      O => objrom_index(2)
    );
rom_7c_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[1]\,
      O => objrom_index(1)
    );
rom_7c_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_vflip,
      I1 => \sprite_vpos_reg_n_0_[0]\,
      O => objrom_index(0)
    );
rom_7d: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7d_rom
     port map (
      addra(10 downto 0) => objrom_index(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[0]_5\(7 downto 0),
      ena => Q(9)
    );
rom_7e: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7e_rom
     port map (
      addra(10 downto 0) => objrom_index(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[1]_6\(15 downto 8),
      ena => Q(9)
    );
rom_7f: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obj_7f_rom
     port map (
      addra(10 downto 0) => objrom_index(10 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \objrom_out[1]_6\(7 downto 0),
      ena => Q(9)
    );
\scratch_din[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => mem_reg_0(0),
      I2 => mem_reg_0(1),
      O => \scratch_din[7]_i_1_n_0\
    );
\scratch_din_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(0),
      Q => scratch_din(0),
      R => '0'
    );
\scratch_din_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(1),
      Q => scratch_din(1),
      R => '0'
    );
\scratch_din_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(2),
      Q => scratch_din(2),
      R => '0'
    );
\scratch_din_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(3),
      Q => scratch_din(3),
      R => '0'
    );
\scratch_din_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(4),
      Q => scratch_din(4),
      R => '0'
    );
\scratch_din_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(5),
      Q => scratch_din(5),
      R => '0'
    );
\scratch_din_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(6),
      Q => scratch_din(6),
      R => '0'
    );
\scratch_din_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \scratch_din[7]_i_1_n_0\,
      D => objram_buf(7),
      Q => scratch_din(7),
      R => '0'
    );
\scratch_load_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scratch_load_addr_reg(0),
      O => p_0_in(0)
    );
\scratch_load_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => scratch_load_addr_reg(0),
      I1 => scratch_load_addr_reg(1),
      O => p_0_in(1)
    );
\scratch_load_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => scratch_load_addr_reg(2),
      I1 => scratch_load_addr_reg(0),
      I2 => scratch_load_addr_reg(1),
      O => p_0_in(2)
    );
\scratch_load_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => scratch_load_addr_reg(3),
      I1 => scratch_load_addr_reg(1),
      I2 => scratch_load_addr_reg(0),
      I3 => scratch_load_addr_reg(2),
      O => p_0_in(3)
    );
\scratch_load_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => scratch_load_addr_reg(4),
      I1 => scratch_load_addr_reg(2),
      I2 => scratch_load_addr_reg(0),
      I3 => scratch_load_addr_reg(1),
      I4 => scratch_load_addr_reg(3),
      O => p_0_in(4)
    );
\scratch_load_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => scratch_load_addr_reg(5),
      I1 => scratch_load_addr_reg(3),
      I2 => scratch_load_addr_reg(1),
      I3 => scratch_load_addr_reg(0),
      I4 => scratch_load_addr_reg(2),
      I5 => scratch_load_addr_reg(4),
      O => p_0_in(5)
    );
\scratch_load_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \scratch_load_addr[7]_i_4_n_0\,
      I1 => scratch_load_addr_reg(6),
      O => p_0_in(6)
    );
\scratch_load_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(9),
      I1 => rst_n,
      O => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => scratch_wr,
      I1 => scratch_wr_d,
      O => scratch_load_addr0
    );
\scratch_load_addr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => scratch_load_addr_reg(7),
      I1 => \scratch_load_addr[7]_i_4_n_0\,
      I2 => scratch_load_addr_reg(6),
      O => p_0_in(7)
    );
\scratch_load_addr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => scratch_load_addr_reg(4),
      I1 => scratch_load_addr_reg(2),
      I2 => scratch_load_addr_reg(0),
      I3 => scratch_load_addr_reg(1),
      I4 => scratch_load_addr_reg(3),
      I5 => scratch_load_addr_reg(5),
      O => \scratch_load_addr[7]_i_4_n_0\
    );
\scratch_load_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(0),
      Q => scratch_load_addr_reg(0),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(1),
      Q => scratch_load_addr_reg(1),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(2),
      Q => scratch_load_addr_reg(2),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(3),
      Q => scratch_load_addr_reg(3),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(4),
      Q => scratch_load_addr_reg(4),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(5),
      Q => scratch_load_addr_reg(5),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(6),
      Q => scratch_load_addr_reg(6),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
\scratch_load_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => scratch_load_addr0,
      D => p_0_in(7),
      Q => scratch_load_addr_reg(7),
      R => \scratch_load_addr[7]_i_1_n_0\
    );
scratch_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => scratch_wr,
      Q => scratch_wr_d,
      R => '0'
    );
scratchpad: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized1\
     port map (
      D(7) => scratchpad_n_9,
      D(6) => scratchpad_n_10,
      D(5) => scratchpad_n_11,
      D(4) => scratchpad_n_12,
      D(3) => scratchpad_n_13,
      D(2) => scratchpad_n_14,
      D(1) => scratchpad_n_15,
      D(0) => scratchpad_n_16,
      DI(0) => scratchpad_n_8,
      E(0) => \sprite_vpos[7]_i_1_n_0\,
      Q(7 downto 0) => Q(9 downto 2),
      S(3) => scratchpad_n_20,
      S(2) => scratchpad_n_21,
      S(1) => scratchpad_n_22,
      S(0) => scratchpad_n_23,
      do_scratch_write => do_scratch_write,
      \linebuf_addr_reg[0]\ => \linebuf_addr[7]_i_4_n_0\,
      \linebuf_addr_reg[4]\ => \linebuf_addr[4]_i_2_n_0\,
      \linebuf_addr_reg[5]\ => \linebuf_addr[7]_i_5_n_0\,
      \linebuf_addr_reg[7]\(7) => \linebuf_addr_reg_n_0_[7]\,
      \linebuf_addr_reg[7]\(6) => \linebuf_addr_reg_n_0_[6]\,
      \linebuf_addr_reg[7]\(5) => \linebuf_addr_reg_n_0_[5]\,
      \linebuf_addr_reg[7]\(4) => \linebuf_addr_reg_n_0_[4]\,
      \linebuf_addr_reg[7]\(3) => \linebuf_addr_reg_n_0_[3]\,
      \linebuf_addr_reg[7]\(2) => \linebuf_addr_reg_n_0_[2]\,
      \linebuf_addr_reg[7]\(1) => \linebuf_addr_reg_n_0_[1]\,
      \linebuf_addr_reg[7]\(0) => \linebuf_addr_reg_n_0_[0]\,
      masterclk => masterclk,
      outreg(7) => p_2_in,
      outreg(6) => scratchpad_n_1,
      outreg(5) => scratchpad_n_2,
      outreg(4) => scratchpad_n_3,
      outreg(3) => scratchpad_n_4,
      outreg(2) => scratchpad_n_5,
      outreg(1) => scratchpad_n_6,
      outreg(0) => scratchpad_n_7,
      \outreg_reg[6]_0\(2) => scratchpad_n_17,
      \outreg_reg[6]_0\(1) => scratchpad_n_18,
      \outreg_reg[6]_0\(0) => scratchpad_n_19,
      \outreg_reg[7]_0\(7 downto 0) => scratch_din(7 downto 0),
      rst_n => rst_n,
      scratch_din_reg(0) => scratch_din(8),
      scratch_wr => scratch_wr,
      scratch_wr_d_reg(2 downto 0) => mem_reg_0(2 downto 0),
      scratch_wr_d_reg_0(7 downto 0) => scratch_load_addr_reg(7 downto 0),
      \sprite_vpos_reg[3]\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      \sprite_vpos_reg[7]\(7 downto 0) => vtiming_fc(7 downto 0),
      stop_sprite_output_reg => scratchpad_n_24,
      stop_sprite_output_reg_0 => stop_sprite_output_reg_n_0,
      \vtiming_fc_reg[3]\(3) => scratchpad_n_27,
      \vtiming_fc_reg[3]\(2) => scratchpad_n_28,
      \vtiming_fc_reg[3]\(1) => scratchpad_n_29,
      \vtiming_fc_reg[3]\(0) => scratchpad_n_30
    );
sprite_hflip_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^cmpblk20\,
      D => sprite_hflip,
      Q => sprite_hflip_buf,
      R => clear
    );
sprite_hflip_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \^phi_reg[0]\,
      O => sprite_hflip_i_1_n_0
    );
sprite_hflip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => p_2_in,
      Q => sprite_hflip,
      R => clear
    );
\sprite_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_7,
      Q => objrom_index(4),
      R => clear
    );
\sprite_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_6,
      Q => objrom_index(5),
      R => clear
    );
\sprite_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_5,
      Q => objrom_index(6),
      R => clear
    );
\sprite_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_4,
      Q => objrom_index(7),
      R => clear
    );
\sprite_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_3,
      Q => objrom_index(8),
      R => clear
    );
\sprite_index_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_2,
      Q => objrom_index(9),
      R => clear
    );
\sprite_index_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => scratchpad_n_1,
      Q => objrom_index(10),
      R => clear
    );
\sprite_palette_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_7,
      Q => sprite_palette(0),
      R => clear
    );
\sprite_palette_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_6,
      Q => sprite_palette(1),
      R => clear
    );
\sprite_palette_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_5,
      Q => sprite_palette(2),
      R => clear
    );
\sprite_palette_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_hflip_i_1_n_0,
      D => scratchpad_n_4,
      Q => sprite_palette(3),
      R => clear
    );
sprite_vflip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => sprite_vflip_i_1_n_0
    );
sprite_vflip_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_vflip_i_1_n_0,
      D => p_2_in,
      Q => sprite_vflip,
      R => clear
    );
sprite_vpos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sprite_vpos0_carry_n_0,
      CO(2) => sprite_vpos0_carry_n_1,
      CO(1) => sprite_vpos0_carry_n_2,
      CO(0) => sprite_vpos0_carry_n_3,
      CYINIT => '0',
      DI(3) => scratchpad_n_8,
      DI(2 downto 1) => vtiming_fc(2 downto 1),
      DI(0) => scratchpad_n_7,
      O(3 downto 0) => sprite_vpos0(3 downto 0),
      S(3) => scratchpad_n_27,
      S(2) => scratchpad_n_28,
      S(1) => scratchpad_n_29,
      S(0) => scratchpad_n_30
    );
\sprite_vpos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sprite_vpos0_carry_n_0,
      CO(3) => \NLW_sprite_vpos0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sprite_vpos0_carry__0_n_1\,
      CO(1) => \sprite_vpos0_carry__0_n_2\,
      CO(0) => \sprite_vpos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => scratchpad_n_17,
      DI(1) => scratchpad_n_18,
      DI(0) => scratchpad_n_19,
      O(3 downto 0) => sprite_vpos0(7 downto 4),
      S(3) => scratchpad_n_20,
      S(2) => scratchpad_n_21,
      S(1) => scratchpad_n_22,
      S(0) => scratchpad_n_23
    );
\sprite_vpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \^phi_reg[0]\,
      O => \sprite_vpos[7]_i_1_n_0\
    );
\sprite_vpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(0),
      Q => \sprite_vpos_reg_n_0_[0]\,
      R => clear
    );
\sprite_vpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(1),
      Q => \sprite_vpos_reg_n_0_[1]\,
      R => clear
    );
\sprite_vpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(2),
      Q => \sprite_vpos_reg_n_0_[2]\,
      R => clear
    );
\sprite_vpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(3),
      Q => \sprite_vpos_reg_n_0_[3]\,
      R => clear
    );
\sprite_vpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(4),
      Q => \sprite_vpos_reg_n_0_[4]\,
      R => clear
    );
\sprite_vpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(5),
      Q => \sprite_vpos_reg_n_0_[5]\,
      R => clear
    );
\sprite_vpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(6),
      Q => \sprite_vpos_reg_n_0_[6]\,
      R => clear
    );
\sprite_vpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \sprite_vpos[7]_i_1_n_0\,
      D => sprite_vpos0(7),
      Q => \sprite_vpos_reg_n_0_[7]\,
      R => clear
    );
stop_sprite_output_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => scratchpad_n_24,
      Q => stop_sprite_output_reg_n_0,
      R => '0'
    );
\vtiming_fc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(3),
      O => vtiming_f(3)
    );
\vtiming_fc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(4),
      O => vtiming_f(4)
    );
\vtiming_fc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(5),
      O => vtiming_f(5)
    );
\vtiming_fc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(6),
      O => vtiming_f(6)
    );
\vtiming_fc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I1 => \vtiming_fc_reg[7]_0\(7),
      O => vtiming_f(7)
    );
\vtiming_fc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => \vtiming_fc_reg[2]_0\(0),
      Q => vtiming_fc(0),
      R => '0'
    );
\vtiming_fc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => \vtiming_fc_reg[2]_0\(1),
      Q => vtiming_fc(1),
      R => '0'
    );
\vtiming_fc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => \vtiming_fc_reg[2]_0\(2),
      Q => vtiming_fc(2),
      R => '0'
    );
\vtiming_fc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => vtiming_f(3),
      Q => vtiming_fc(3),
      R => '0'
    );
\vtiming_fc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => vtiming_f(4),
      Q => vtiming_fc(4),
      R => '0'
    );
\vtiming_fc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => vtiming_f(5),
      Q => vtiming_fc(5),
      R => '0'
    );
\vtiming_fc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => vtiming_f(6),
      Q => vtiming_fc(6),
      R => '0'
    );
\vtiming_fc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \^e\(0),
      D => vtiming_f(7),
      Q => vtiming_fc(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tilegen is
  port (
    flip_ena_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    \htiming_reg[9]\ : out STD_LOGIC;
    \tilerom_buf_reg[0][4]_0\ : out STD_LOGIC;
    \tilerom_buf_reg[0][2]_0\ : out STD_LOGIC;
    \tilerom_buf_reg[1][4]_0\ : out STD_LOGIC;
    \tilerom_buf_reg[1][0]_0\ : out STD_LOGIC;
    cpu_wait_reg : out STD_LOGIC;
    vram_busy_reg_0 : out STD_LOGIC;
    \tile_col_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    masterclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tileram_ena : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bus_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_7 : in STD_LOGIC;
    mem_reg_8 : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_10 : in STD_LOGIC;
    mem_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\ : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    cpu_wait_p012_in : in STD_LOGIC;
    cpu_wait_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tilegen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tilegen is
  signal col_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^flip_ena_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal \tile_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tile_col[3]_i_1_n_0\ : STD_LOGIC;
  signal tileram_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tilerom_buf[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \tilerom_buf_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \tilerom_out[0]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tilerom_out[1]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vram_busy_i_1_n_0 : STD_LOGIC;
  signal \^vram_busy_reg_0\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of prom_2n : label is "tile_2n_prom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of prom_2n : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of prom_2n : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3n : label is "tile_3n_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3n : label is "yes";
  attribute x_core_info of rom_3n : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of rom_3p : label is "tile_3p_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings of rom_3p : label is "yes";
  attribute x_core_info of rom_3p : label is "blk_mem_gen_v8_4_3,Vivado 2019.1";
begin
  flip_ena_reg(2 downto 0) <= \^flip_ena_reg\(2 downto 0);
  vram_busy_reg_0 <= \^vram_busy_reg_0\;
cpu_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8ABABABA"
    )
        port map (
      I0 => cpu_wait,
      I1 => Q(1),
      I2 => cpuclk_d,
      I3 => \^vram_busy_reg_0\,
      I4 => cpu_wait_p012_in,
      I5 => cpu_wait_reg_0,
      O => cpu_wait_reg
    );
prom_2e_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[0][2]\,
      I1 => \tilerom_buf_reg_n_0_[0][3]\,
      I2 => \tilerom_buf_reg_n_0_[0][0]\,
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\,
      I4 => \tilerom_buf_reg_n_0_[0][1]\,
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      O => \tilerom_buf_reg[0][2]_0\
    );
prom_2e_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[1][4]\,
      I1 => \tilerom_buf_reg_n_0_[1][5]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I3 => \tilerom_buf_reg_n_0_[1][6]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\,
      I5 => \tilerom_buf_reg_n_0_[1][7]\,
      O => \tilerom_buf_reg[1][4]_0\
    );
prom_2e_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[1][0]\,
      I1 => \tilerom_buf_reg_n_0_[1][1]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I3 => \tilerom_buf_reg_n_0_[1][2]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\,
      I5 => \tilerom_buf_reg_n_0_[1][3]\,
      O => \tilerom_buf_reg[1][0]_0\
    );
prom_2e_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tilerom_buf_reg_n_0_[0][4]\,
      I1 => \tilerom_buf_reg_n_0_[0][5]\,
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\,
      I3 => \tilerom_buf_reg_n_0_[0][6]\,
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\,
      I5 => \tilerom_buf_reg_n_0_[0][7]\,
      O => \tilerom_buf_reg[0][4]_0\
    );
prom_2n: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_2n_prom
     port map (
      addra(7 downto 5) => tileram_addr(9 downto 7),
      addra(4 downto 0) => tileram_addr(4 downto 0),
      clka => masterclk,
      douta(3 downto 0) => col_out(3 downto 0),
      ena => '1'
    );
rom_3n: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3n_rom
     port map (
      addra(10 downto 3) => \tile_bus[dslave]\(7 downto 0),
      addra(2 downto 0) => \^flip_ena_reg\(2 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \tilerom_out[0]_4\(7 downto 0),
      ena => E(0)
    );
rom_3p: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tile_3p_rom
     port map (
      addra(10 downto 3) => \tile_bus[dslave]\(7 downto 0),
      addra(2 downto 0) => \^flip_ena_reg\(2 downto 0),
      clka => masterclk,
      douta(7 downto 0) => \tilerom_out[1]_3\(7 downto 0),
      ena => E(0)
    );
rom_3p_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_7,
      I1 => mem_reg_11(2),
      O => \^flip_ena_reg\(2)
    );
rom_3p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_7,
      I1 => mem_reg_11(1),
      O => \^flip_ena_reg\(1)
    );
rom_3p_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mem_reg_7,
      I1 => mem_reg_11(0),
      O => \^flip_ena_reg\(0)
    );
\tile_col[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \tile_col[3]_i_1_n_0\
    );
\tile_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(0),
      Q => \tile_col_reg[3]_0\(0),
      R => '0'
    );
\tile_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(1),
      Q => \tile_col_reg[3]_0\(1),
      R => '0'
    );
\tile_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(2),
      Q => \tile_col_reg[3]_0\(2),
      R => '0'
    );
\tile_col_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tile_col[3]_i_1_n_0\,
      D => col_out(3),
      Q => \tile_col_reg[3]_0\(3),
      R => '0'
    );
tileram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\
     port map (
      A(3 downto 0) => A(3 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(9 downto 4),
      WEA(0) => WEA(0),
      addra(7 downto 0) => \tile_bus[dslave]\(7 downto 0),
      addrb(5 downto 0) => addrb(5 downto 0),
      bus_sel(1 downto 0) => bus_sel(1 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      flip_ena_reg(7 downto 5) => tileram_addr(9 downto 7),
      flip_ena_reg(4 downto 0) => tileram_addr(4 downto 0),
      \htiming_reg[9]\ => \htiming_reg[9]\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_10(3 downto 0) => mem_reg_9(3 downto 0),
      mem_reg_11 => mem_reg_10,
      mem_reg_12(4 downto 0) => mem_reg_11(7 downto 3),
      mem_reg_2 => mem_reg_1,
      mem_reg_3 => mem_reg_2,
      mem_reg_4 => mem_reg_3,
      mem_reg_5 => mem_reg_4,
      mem_reg_6 => mem_reg_5,
      mem_reg_7 => mem_reg_6,
      mem_reg_8 => mem_reg_7,
      mem_reg_9 => mem_reg_8,
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0),
      tileram_ena => tileram_ena
    );
\tilerom_buf[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      O => \tilerom_buf[0][7]_i_1_n_0\
    );
\tilerom_buf_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(0),
      Q => \tilerom_buf_reg_n_0_[0][0]\,
      R => '0'
    );
\tilerom_buf_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(1),
      Q => \tilerom_buf_reg_n_0_[0][1]\,
      R => '0'
    );
\tilerom_buf_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(2),
      Q => \tilerom_buf_reg_n_0_[0][2]\,
      R => '0'
    );
\tilerom_buf_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(3),
      Q => \tilerom_buf_reg_n_0_[0][3]\,
      R => '0'
    );
\tilerom_buf_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(4),
      Q => \tilerom_buf_reg_n_0_[0][4]\,
      R => '0'
    );
\tilerom_buf_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(5),
      Q => \tilerom_buf_reg_n_0_[0][5]\,
      R => '0'
    );
\tilerom_buf_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(6),
      Q => \tilerom_buf_reg_n_0_[0][6]\,
      R => '0'
    );
\tilerom_buf_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[0]_4\(7),
      Q => \tilerom_buf_reg_n_0_[0][7]\,
      R => '0'
    );
\tilerom_buf_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(0),
      Q => \tilerom_buf_reg_n_0_[1][0]\,
      R => '0'
    );
\tilerom_buf_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(1),
      Q => \tilerom_buf_reg_n_0_[1][1]\,
      R => '0'
    );
\tilerom_buf_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(2),
      Q => \tilerom_buf_reg_n_0_[1][2]\,
      R => '0'
    );
\tilerom_buf_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(3),
      Q => \tilerom_buf_reg_n_0_[1][3]\,
      R => '0'
    );
\tilerom_buf_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(4),
      Q => \tilerom_buf_reg_n_0_[1][4]\,
      R => '0'
    );
\tilerom_buf_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(5),
      Q => \tilerom_buf_reg_n_0_[1][5]\,
      R => '0'
    );
\tilerom_buf_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(6),
      Q => \tilerom_buf_reg_n_0_[1][6]\,
      R => '0'
    );
\tilerom_buf_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \tilerom_buf[0][7]_i_1_n_0\,
      D => \tilerom_out[1]_3\(7),
      Q => \tilerom_buf_reg_n_0_[1][7]\,
      R => '0'
    );
vram_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
        port map (
      I0 => p_3_in,
      I1 => Q(2),
      I2 => Q(9),
      I3 => \^vram_busy_reg_0\,
      O => vram_busy_i_1_n_0
    );
vram_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(5),
      O => p_3_in
    );
vram_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vram_busy_i_1_n_0,
      Q => \^vram_busy_reg_0\,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_video is
  port (
    vblk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cpuclk_d_reg : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    \htiming_reg[9]_0\ : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    vram_busy_reg : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpu_wait_reg : out STD_LOGIC;
    vblk_reg_0 : out STD_LOGIC;
    masterclk : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tileram_ena : in STD_LOGIC;
    \master_out[dmaster]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    mem_reg_8 : in STD_LOGIC;
    cpuclk_d : in STD_LOGIC;
    drqn : in STD_LOGIC;
    bus_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outreg0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_10 : in STD_LOGIC;
    cpu_wait : in STD_LOGIC;
    cpu_wait_p012_in : in STD_LOGIC;
    vblk_d : in STD_LOGIC;
    cpu_nmi : in STD_LOGIC;
    cpu_nmi_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_video;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_video is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cmpblk2 : STD_LOGIC;
  signal cmpblk20 : STD_LOGIC;
  signal cmpblk2_i_1_n_0 : STD_LOGIC;
  signal cpu_wait_i_2_n_0 : STD_LOGIC;
  signal \htiming[6]_i_1_n_0\ : STD_LOGIC;
  signal \htiming[6]_i_2_n_0\ : STD_LOGIC;
  signal \htiming[8]_i_2_n_0\ : STD_LOGIC;
  signal \htiming[9]_i_2_n_0\ : STD_LOGIC;
  signal \htiming__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \htiming_reg_n_0_[9]\ : STD_LOGIC;
  signal linebuf_hblkn0 : STD_LOGIC;
  signal mux_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_vid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \obj_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pal_n_0 : STD_LOGIC;
  signal pal_n_1 : STD_LOGIC;
  signal phi : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \phi[0]_i_1_n_0\ : STD_LOGIC;
  signal \phi[1]_i_1_n_0\ : STD_LOGIC;
  signal \phi[2]_i_1_n_0\ : STD_LOGIC;
  signal sprite_n_10 : STD_LOGIC;
  signal sprite_n_11 : STD_LOGIC;
  signal tile_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tile_n_12 : STD_LOGIC;
  signal tile_n_13 : STD_LOGIC;
  signal tile_n_14 : STD_LOGIC;
  signal tile_n_15 : STD_LOGIC;
  signal \^vblk\ : STD_LOGIC;
  signal vblk_i_1_n_0 : STD_LOGIC;
  signal vclk : STD_LOGIC;
  signal vclk06_out : STD_LOGIC;
  signal vclk_i_1_n_0 : STD_LOGIC;
  signal vclk_i_3_n_0 : STD_LOGIC;
  signal \vtiming[0]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[1]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[2]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[3]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[4]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[4]_i_2_n_0\ : STD_LOGIC;
  signal \vtiming[5]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[6]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[7]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_1_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_2_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_3_n_0\ : STD_LOGIC;
  signal \vtiming[8]_i_4_n_0\ : STD_LOGIC;
  signal vtiming_f : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \vtiming_reg_n_0_[0]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[1]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[2]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[3]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[4]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[5]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[6]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[7]\ : STD_LOGIC;
  signal \vtiming_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of busrq_i_10 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of cmpblk2_i_1 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of cpu_nmi_i_1 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of cpu_wait_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \htiming[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \htiming[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \htiming[3]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \htiming[4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \htiming[6]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \htiming[8]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \phi[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \phi[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of vclk_i_2 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of video_valid_INST_0 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \vtiming[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \vtiming[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \vtiming[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \vtiming[4]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \vtiming[5]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \vtiming[6]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \vtiming[7]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \vtiming[8]_i_4\ : label is "soft_lutpair293";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  vblk <= \^vblk\;
busrq_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cpuclk_d,
      I1 => \^q\(1),
      I2 => drqn,
      O => cpuclk_d_reg
    );
cmpblk2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^vblk\,
      I1 => \htiming_reg_n_0_[9]\,
      I2 => cmpblk20,
      I3 => cmpblk2,
      O => cmpblk2_i_1_n_0
    );
cmpblk2_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => cmpblk2_i_1_n_0,
      Q => cmpblk2,
      S => clear
    );
cpu_nmi_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFFFFF"
    )
        port map (
      I0 => \^vblk\,
      I1 => vblk_d,
      I2 => cpu_nmi,
      I3 => cpu_nmi_reg,
      I4 => rst_n,
      O => vblk_reg_0
    );
cpu_wait_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vblk\,
      I1 => rst_n,
      O => cpu_wait_i_2_n_0
    );
\htiming[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \htiming__0\(0)
    );
\htiming[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \htiming__0\(1)
    );
\htiming[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \htiming__0\(2)
    );
\htiming[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \htiming__0\(3)
    );
\htiming[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \htiming__0\(4)
    );
\htiming[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \htiming__0\(5)
    );
\htiming[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \htiming[6]_i_2_n_0\,
      O => \htiming[6]_i_1_n_0\
    );
\htiming[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \htiming[6]_i_2_n_0\
    );
\htiming[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \htiming[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \htiming__0\(7)
    );
\htiming[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC1CCCCC"
    )
        port map (
      I0 => \htiming_reg_n_0_[9]\,
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \htiming[8]_i_2_n_0\,
      I4 => \^q\(7),
      O => \htiming__0\(8)
    );
\htiming[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \htiming[8]_i_2_n_0\
    );
\htiming[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \htiming_reg_n_0_[9]\,
      I1 => \^q\(8),
      I2 => \htiming[9]_i_2_n_0\,
      O => \htiming__0\(9)
    );
\htiming[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => sprite_n_10,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \htiming[9]_i_2_n_0\
    );
\htiming_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(0),
      Q => \^q\(0),
      R => clear
    );
\htiming_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(1),
      Q => \^q\(1),
      R => clear
    );
\htiming_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(2),
      Q => \^q\(2),
      R => clear
    );
\htiming_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(3),
      Q => \^q\(3),
      R => clear
    );
\htiming_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(4),
      Q => \^q\(4),
      R => clear
    );
\htiming_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(5),
      Q => \^q\(5),
      R => clear
    );
\htiming_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming[6]_i_1_n_0\,
      Q => \^q\(6),
      R => clear
    );
\htiming_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(7),
      Q => \^q\(7),
      R => clear
    );
\htiming_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(8),
      Q => \^q\(8),
      R => clear
    );
\htiming_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => sprite_n_11,
      D => \htiming__0\(9),
      Q => \htiming_reg_n_0_[9]\,
      R => clear
    );
pal: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_paletter
     port map (
      Q(2 downto 0) => \^q\(2 downto 0),
      addra(7 downto 6) => addra(1 downto 0),
      addra(5 downto 2) => mux_col(3 downto 0),
      addra(1 downto 0) => mux_vid(1 downto 0),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      clear => clear,
      cmpblk2 => cmpblk2,
      cmpblk2_d_reg_0(2 downto 0) => phi(2 downto 0),
      flip_ena_reg => pal_n_0,
      flip_ena_reg_0 => pal_n_1,
      g_sig(2 downto 0) => g_sig(2 downto 0),
      masterclk => masterclk,
      prom_2e_i_8 => mem_reg_8,
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n
    );
\phi[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => phi(0),
      I1 => phi(1),
      I2 => phi(2),
      O => \phi[0]_i_1_n_0\
    );
\phi[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi(1),
      I1 => phi(0),
      O => \phi[1]_i_1_n_0\
    );
\phi[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => phi(2),
      I1 => phi(1),
      I2 => phi(0),
      O => \phi[2]_i_1_n_0\
    );
\phi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[0]_i_1_n_0\,
      Q => phi(0),
      R => clear
    );
\phi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[1]_i_1_n_0\,
      Q => phi(1),
      R => clear
    );
\phi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \phi[2]_i_1_n_0\,
      Q => phi(2),
      R => clear
    );
sprite: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spritegen
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(7 downto 0) => \obj_bus[dslave]\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ => mem_reg_8,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\ => tile_n_14,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_1\ => tile_n_15,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_2\ => tile_n_12,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_3\ => tile_n_13,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_4\(3 downto 0) => tile_col(3 downto 0),
      E(0) => linebuf_hblkn0,
      Q(9) => \htiming_reg_n_0_[9]\,
      Q(8 downto 0) => \^q\(8 downto 0),
      addra(5 downto 2) => mux_col(3 downto 0),
      addra(1 downto 0) => mux_vid(1 downto 0),
      clear => clear,
      cmpblk20 => cmpblk20,
      \htiming_reg[3]\ => sprite_n_10,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg(0) => mem_reg_7(0),
      mem_reg_0(2 downto 0) => phi(2 downto 0),
      \phi_reg[0]\ => sprite_n_11,
      rst_n => rst_n,
      \vtiming_fc_reg[2]_0\(2 downto 0) => vtiming_f(2 downto 0),
      \vtiming_fc_reg[7]_0\(7) => \vtiming_reg_n_0_[7]\,
      \vtiming_fc_reg[7]_0\(6) => \vtiming_reg_n_0_[6]\,
      \vtiming_fc_reg[7]_0\(5) => \vtiming_reg_n_0_[5]\,
      \vtiming_fc_reg[7]_0\(4) => \vtiming_reg_n_0_[4]\,
      \vtiming_fc_reg[7]_0\(3) => \vtiming_reg_n_0_[3]\,
      \vtiming_fc_reg[7]_0\(2) => \vtiming_reg_n_0_[2]\,
      \vtiming_fc_reg[7]_0\(1) => \vtiming_reg_n_0_[1]\,
      \vtiming_fc_reg[7]_0\(0) => \vtiming_reg_n_0_[0]\
    );
tile: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tilegen
     port map (
      A(3 downto 0) => A(3 downto 0),
      D(7 downto 0) => \obj_bus[dslave]\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ => pal_n_0,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0\ => pal_n_1,
      E(0) => linebuf_hblkn0,
      Q(9) => \htiming_reg_n_0_[9]\,
      Q(8 downto 0) => \^q\(8 downto 0),
      WEA(0) => WEA(0),
      addrb(5 downto 0) => addrb(5 downto 0),
      bus_sel(1 downto 0) => bus_sel(1 downto 0),
      clear => clear,
      cpu_wait => cpu_wait,
      cpu_wait_p012_in => cpu_wait_p012_in,
      cpu_wait_reg => cpu_wait_reg,
      cpu_wait_reg_0 => cpu_wait_i_2_n_0,
      cpuclk_d => cpuclk_d,
      doutb(7 downto 0) => doutb(7 downto 0),
      flip_ena_reg(2 downto 0) => vtiming_f(2 downto 0),
      \htiming_reg[9]\ => \htiming_reg[9]_0\,
      \master_out[dmaster]\(7 downto 0) => \master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      mem_reg_10 => mem_reg_10,
      mem_reg_11(7) => \vtiming_reg_n_0_[7]\,
      mem_reg_11(6) => \vtiming_reg_n_0_[6]\,
      mem_reg_11(5) => \vtiming_reg_n_0_[5]\,
      mem_reg_11(4) => \vtiming_reg_n_0_[4]\,
      mem_reg_11(3) => \vtiming_reg_n_0_[3]\,
      mem_reg_11(2) => \vtiming_reg_n_0_[2]\,
      mem_reg_11(1) => \vtiming_reg_n_0_[1]\,
      mem_reg_11(0) => \vtiming_reg_n_0_[0]\,
      mem_reg_2 => mem_reg_2,
      mem_reg_3 => mem_reg_3,
      mem_reg_4 => mem_reg_4,
      mem_reg_5 => mem_reg_5,
      mem_reg_6 => mem_reg_6,
      mem_reg_7 => mem_reg_8,
      mem_reg_8 => \^vblk\,
      mem_reg_9(3 downto 0) => mem_reg_9(3 downto 0),
      outreg0_out(7 downto 0) => outreg0_out(7 downto 0),
      \tile_col_reg[3]_0\(3 downto 0) => tile_col(3 downto 0),
      tileram_ena => tileram_ena,
      \tilerom_buf_reg[0][2]_0\ => tile_n_13,
      \tilerom_buf_reg[0][4]_0\ => tile_n_12,
      \tilerom_buf_reg[1][0]_0\ => tile_n_15,
      \tilerom_buf_reg[1][4]_0\ => tile_n_14,
      vram_busy_reg_0 => vram_busy_reg
    );
vblk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \vtiming_reg_n_0_[6]\,
      I1 => \vtiming_reg_n_0_[7]\,
      I2 => \vtiming_reg_n_0_[5]\,
      I3 => \vtiming_reg_n_0_[4]\,
      I4 => \^vblk\,
      O => vblk_i_1_n_0
    );
vblk_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vblk_i_1_n_0,
      Q => \^vblk\,
      R => clear
    );
vclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08000000000000"
    )
        port map (
      I0 => vclk06_out,
      I1 => sprite_n_11,
      I2 => vclk_i_3_n_0,
      I3 => vclk,
      I4 => rst_n,
      I5 => \htiming_reg_n_0_[9]\,
      O => vclk_i_1_n_0
    );
vclk_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q\(6),
      I1 => \htiming[8]_i_2_n_0\,
      I2 => \^q\(7),
      O => vclk06_out
    );
vclk_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => vclk_i_3_n_0
    );
vclk_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vclk_i_1_n_0,
      Q => vclk,
      R => '0'
    );
video_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmpblk2,
      O => video_valid
    );
\vtiming[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vtiming_reg_n_0_[0]\,
      O => \vtiming[0]_i_1_n_0\
    );
\vtiming[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vtiming_reg_n_0_[0]\,
      I1 => \vtiming_reg_n_0_[1]\,
      O => \vtiming[1]_i_1_n_0\
    );
\vtiming[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \vtiming_reg_n_0_[2]\,
      I1 => \vtiming_reg_n_0_[0]\,
      I2 => \vtiming_reg_n_0_[1]\,
      O => \vtiming[2]_i_1_n_0\
    );
\vtiming[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFEAAA"
    )
        port map (
      I0 => \vtiming[4]_i_2_n_0\,
      I1 => \vtiming_reg_n_0_[1]\,
      I2 => \vtiming_reg_n_0_[0]\,
      I3 => \vtiming_reg_n_0_[2]\,
      I4 => \vtiming_reg_n_0_[3]\,
      O => \vtiming[3]_i_1_n_0\
    );
\vtiming[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \vtiming[4]_i_2_n_0\,
      I1 => \vtiming_reg_n_0_[2]\,
      I2 => \vtiming_reg_n_0_[0]\,
      I3 => \vtiming_reg_n_0_[1]\,
      I4 => \vtiming_reg_n_0_[3]\,
      I5 => \vtiming_reg_n_0_[4]\,
      O => \vtiming[4]_i_1_n_0\
    );
\vtiming[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \vtiming[8]_i_4_n_0\,
      I2 => \vtiming_reg_n_0_[6]\,
      I3 => \vtiming_reg_n_0_[7]\,
      I4 => \vtiming_reg_n_0_[5]\,
      O => \vtiming[4]_i_2_n_0\
    );
\vtiming[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8000FF"
    )
        port map (
      I0 => \vtiming_reg_n_0_[7]\,
      I1 => \vtiming_reg_n_0_[6]\,
      I2 => \vtiming_reg_n_0_[8]\,
      I3 => \vtiming[8]_i_4_n_0\,
      I4 => \vtiming_reg_n_0_[5]\,
      O => \vtiming[5]_i_1_n_0\
    );
\vtiming[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F00F0"
    )
        port map (
      I0 => \vtiming_reg_n_0_[7]\,
      I1 => \vtiming_reg_n_0_[8]\,
      I2 => \vtiming_reg_n_0_[5]\,
      I3 => \vtiming[8]_i_4_n_0\,
      I4 => \vtiming_reg_n_0_[6]\,
      O => \vtiming[6]_i_1_n_0\
    );
\vtiming[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0C00"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \vtiming_reg_n_0_[6]\,
      I2 => \vtiming[8]_i_4_n_0\,
      I3 => \vtiming_reg_n_0_[5]\,
      I4 => \vtiming_reg_n_0_[7]\,
      O => \vtiming[7]_i_1_n_0\
    );
\vtiming[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000410000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \htiming[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => vclk,
      I4 => \htiming_reg_n_0_[9]\,
      I5 => \vtiming[8]_i_3_n_0\,
      O => \vtiming[8]_i_1_n_0\
    );
\vtiming[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \vtiming_reg_n_0_[8]\,
      I1 => \vtiming[8]_i_4_n_0\,
      I2 => \vtiming_reg_n_0_[6]\,
      I3 => \vtiming_reg_n_0_[7]\,
      I4 => \vtiming_reg_n_0_[5]\,
      O => \vtiming[8]_i_2_n_0\
    );
\vtiming[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4BFFFFFFFFFFFF"
    )
        port map (
      I0 => sprite_n_10,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => phi(2),
      I4 => phi(1),
      I5 => phi(0),
      O => \vtiming[8]_i_3_n_0\
    );
\vtiming[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \vtiming_reg_n_0_[3]\,
      I1 => \vtiming_reg_n_0_[1]\,
      I2 => \vtiming_reg_n_0_[0]\,
      I3 => \vtiming_reg_n_0_[2]\,
      I4 => \vtiming_reg_n_0_[4]\,
      O => \vtiming[8]_i_4_n_0\
    );
\vtiming_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[0]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[0]\,
      R => clear
    );
\vtiming_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[1]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[1]\,
      R => clear
    );
\vtiming_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[2]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[2]\,
      R => clear
    );
\vtiming_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[3]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[3]\,
      S => clear
    );
\vtiming_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[4]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[4]\,
      S => clear
    );
\vtiming_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[5]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[5]\,
      S => clear
    );
\vtiming_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[6]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[6]\,
      S => clear
    );
\vtiming_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[7]_i_1_n_0\,
      Q => \vtiming_reg_n_0_[7]\,
      S => clear
    );
\vtiming_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => \vtiming[8]_i_1_n_0\,
      D => \vtiming[8]_i_2_n_0\,
      Q => \vtiming_reg_n_0_[8]\,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system is
  port (
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    BusAck_reg : out STD_LOGIC;
    BusAck_reg_0 : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \master_out[dmaster]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 3 downto 0 );
    debug_ahi : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutprogrom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_valid : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    ser_out : out STD_LOGIC;
    walk_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    rst_n : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    clkprogrom : in STD_LOGIC;
    enprogrom : in STD_LOGIC;
    weprogrom : in STD_LOGIC;
    addrprogrom : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinprogrom : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    ser_in : in STD_LOGIC;
    \in0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system is
  signal \^busack_reg\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^addrb\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal audio_irq_i_1_n_0 : STD_LOGIC;
  signal audio_irq_reg_n_0 : STD_LOGIC;
  signal \bgm_port[1]_i_1_n_0\ : STD_LOGIC;
  signal \bgm_port[2]_i_1_n_0\ : STD_LOGIC;
  signal \bgm_port[3]_i_2_n_0\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[0]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[1]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[2]\ : STD_LOGIC;
  signal \bgm_port_reg_n_0_[3]\ : STD_LOGIC;
  signal bus_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal \cpu_bus[addr]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cpu_bus[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cpu_clk_rise : STD_LOGIC;
  signal cpu_m1 : STD_LOGIC;
  signal cpu_nmi : STD_LOGIC;
  signal cpu_rd : STD_LOGIC;
  signal cpu_wait : STD_LOGIC;
  signal cpu_wait_p012_in : STD_LOGIC;
  signal cpu_wr : STD_LOGIC;
  signal cpuclk : STD_LOGIC;
  signal cpuclk_d : STD_LOGIC;
  signal \^crash_out\ : STD_LOGIC;
  signal cref : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^debug_cpu_sig\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^debug_enables\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dma_cnt[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \dma_cnt_reg[2]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dma_master_bus[addr]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dma_master_bus[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dma_master_bus[rdn]\ : STD_LOGIC;
  signal \dma_master_bus[wrn]\ : STD_LOGIC;
  signal \dma_mode_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dma_rdy_i_1_n_0 : STD_LOGIC;
  signal dma_rdy_reg_n_0 : STD_LOGIC;
  signal \dma_slave_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmac_n_100 : STD_LOGIC;
  signal dmac_n_109 : STD_LOGIC;
  signal dmac_n_110 : STD_LOGIC;
  signal dmac_n_111 : STD_LOGIC;
  signal dmac_n_112 : STD_LOGIC;
  signal dmac_n_113 : STD_LOGIC;
  signal dmac_n_114 : STD_LOGIC;
  signal dmac_n_115 : STD_LOGIC;
  signal dmac_n_116 : STD_LOGIC;
  signal dmac_n_117 : STD_LOGIC;
  signal dmac_n_118 : STD_LOGIC;
  signal dmac_n_119 : STD_LOGIC;
  signal dmac_n_26 : STD_LOGIC;
  signal dmac_n_27 : STD_LOGIC;
  signal dmac_n_28 : STD_LOGIC;
  signal dmac_n_29 : STD_LOGIC;
  signal dmac_n_30 : STD_LOGIC;
  signal dmac_n_31 : STD_LOGIC;
  signal dmac_n_32 : STD_LOGIC;
  signal dmac_n_33 : STD_LOGIC;
  signal dmac_n_34 : STD_LOGIC;
  signal dmac_n_35 : STD_LOGIC;
  signal dmac_n_36 : STD_LOGIC;
  signal dmac_n_37 : STD_LOGIC;
  signal dmac_n_38 : STD_LOGIC;
  signal dmac_n_39 : STD_LOGIC;
  signal dmac_n_40 : STD_LOGIC;
  signal dmac_n_41 : STD_LOGIC;
  signal dmac_n_42 : STD_LOGIC;
  signal dmac_n_43 : STD_LOGIC;
  signal dmac_n_44 : STD_LOGIC;
  signal dmac_n_45 : STD_LOGIC;
  signal dmac_n_46 : STD_LOGIC;
  signal dmac_n_47 : STD_LOGIC;
  signal dmac_n_48 : STD_LOGIC;
  signal dmac_n_49 : STD_LOGIC;
  signal dmac_n_50 : STD_LOGIC;
  signal dmac_n_51 : STD_LOGIC;
  signal dmac_n_52 : STD_LOGIC;
  signal dmac_n_53 : STD_LOGIC;
  signal dmac_n_54 : STD_LOGIC;
  signal dmac_n_55 : STD_LOGIC;
  signal dmac_n_56 : STD_LOGIC;
  signal dmac_n_57 : STD_LOGIC;
  signal dmac_n_58 : STD_LOGIC;
  signal dmac_n_59 : STD_LOGIC;
  signal dmac_n_60 : STD_LOGIC;
  signal dmac_n_61 : STD_LOGIC;
  signal dmac_n_62 : STD_LOGIC;
  signal dmac_n_79 : STD_LOGIC;
  signal dmac_n_80 : STD_LOGIC;
  signal dmac_n_81 : STD_LOGIC;
  signal dmac_n_82 : STD_LOGIC;
  signal dmac_n_83 : STD_LOGIC;
  signal dmac_n_84 : STD_LOGIC;
  signal dmac_n_85 : STD_LOGIC;
  signal dmac_n_86 : STD_LOGIC;
  signal dmac_n_87 : STD_LOGIC;
  signal dmac_n_88 : STD_LOGIC;
  signal dmac_n_89 : STD_LOGIC;
  signal dmac_n_90 : STD_LOGIC;
  signal dmac_n_91 : STD_LOGIC;
  signal dmac_n_92 : STD_LOGIC;
  signal dmac_n_93 : STD_LOGIC;
  signal dmac_n_94 : STD_LOGIC;
  signal dmac_n_95 : STD_LOGIC;
  signal dmac_n_96 : STD_LOGIC;
  signal dmac_n_97 : STD_LOGIC;
  signal dmac_n_98 : STD_LOGIC;
  signal dmac_n_99 : STD_LOGIC;
  signal drqn : STD_LOGIC;
  signal \first_last__0\ : STD_LOGIC;
  signal flip_ena_i_1_n_0 : STD_LOGIC;
  signal flip_ena_reg_n_0 : STD_LOGIC;
  signal in0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in2_reg_n_0_[7]\ : STD_LOGIC;
  signal in_valid : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][0]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][1]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][2]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][3]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][4]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][6]\ : STD_LOGIC;
  signal \io_bus_reg[dslave_n_0_][7]\ : STD_LOGIC;
  signal \^jump_out\ : STD_LOGIC;
  signal \^m_obus_reg[addr][8]\ : STD_LOGIC;
  signal \^master_out[dmaster]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mycpu_n_0 : STD_LOGIC;
  signal mycpu_n_1 : STD_LOGIC;
  signal mycpu_n_100 : STD_LOGIC;
  signal mycpu_n_101 : STD_LOGIC;
  signal mycpu_n_102 : STD_LOGIC;
  signal mycpu_n_103 : STD_LOGIC;
  signal mycpu_n_104 : STD_LOGIC;
  signal mycpu_n_105 : STD_LOGIC;
  signal mycpu_n_106 : STD_LOGIC;
  signal mycpu_n_118 : STD_LOGIC;
  signal mycpu_n_119 : STD_LOGIC;
  signal mycpu_n_120 : STD_LOGIC;
  signal mycpu_n_121 : STD_LOGIC;
  signal mycpu_n_122 : STD_LOGIC;
  signal mycpu_n_123 : STD_LOGIC;
  signal mycpu_n_124 : STD_LOGIC;
  signal mycpu_n_125 : STD_LOGIC;
  signal mycpu_n_126 : STD_LOGIC;
  signal mycpu_n_127 : STD_LOGIC;
  signal mycpu_n_128 : STD_LOGIC;
  signal mycpu_n_2 : STD_LOGIC;
  signal mycpu_n_38 : STD_LOGIC;
  signal mycpu_n_47 : STD_LOGIC;
  signal mycpu_n_54 : STD_LOGIC;
  signal mycpu_n_55 : STD_LOGIC;
  signal mycpu_n_56 : STD_LOGIC;
  signal mycpu_n_57 : STD_LOGIC;
  signal mycpu_n_58 : STD_LOGIC;
  signal mycpu_n_59 : STD_LOGIC;
  signal mycpu_n_60 : STD_LOGIC;
  signal mycpu_n_61 : STD_LOGIC;
  signal mycpu_n_62 : STD_LOGIC;
  signal mycpu_n_63 : STD_LOGIC;
  signal mycpu_n_64 : STD_LOGIC;
  signal mycpu_n_65 : STD_LOGIC;
  signal mycpu_n_66 : STD_LOGIC;
  signal mycpu_n_67 : STD_LOGIC;
  signal mycpu_n_68 : STD_LOGIC;
  signal mycpu_n_96 : STD_LOGIC;
  signal mycpu_n_97 : STD_LOGIC;
  signal mycpu_n_98 : STD_LOGIC;
  signal mycpu_n_99 : STD_LOGIC;
  signal nmi_mask_i_1_n_0 : STD_LOGIC;
  signal nmi_mask_reg_n_0 : STD_LOGIC;
  signal \oport_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_busy : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pb_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal psl2_ena_i_1_n_0 : STD_LOGIC;
  signal psl2_ena_reg_n_0 : STD_LOGIC;
  signal r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \r__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ram_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdn_d : STD_LOGIC;
  signal \rom_bus[dslave]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_obus : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfx_port : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \sfx_port[5]_i_2_n_0\ : STD_LOGIC;
  signal \slave_shared_master_bus[rdn]\ : STD_LOGIC;
  signal \slave_shared_master_bus[wrn]\ : STD_LOGIC;
  signal \sprite/objram_wr\ : STD_LOGIC;
  signal \tile/tileram_ena\ : STD_LOGIC;
  signal \tile/tileram_wr\ : STD_LOGIC;
  signal uart_n_3 : STD_LOGIC;
  signal vblk : STD_LOGIC;
  signal vblk_d : STD_LOGIC;
  signal vid_n_1 : STD_LOGIC;
  signal vid_n_10 : STD_LOGIC;
  signal vid_n_11 : STD_LOGIC;
  signal vid_n_12 : STD_LOGIC;
  signal vid_n_13 : STD_LOGIC;
  signal vid_n_14 : STD_LOGIC;
  signal vid_n_15 : STD_LOGIC;
  signal vid_n_16 : STD_LOGIC;
  signal vid_n_17 : STD_LOGIC;
  signal vid_n_18 : STD_LOGIC;
  signal vid_n_19 : STD_LOGIC;
  signal vid_n_2 : STD_LOGIC;
  signal vid_n_21 : STD_LOGIC;
  signal vid_n_3 : STD_LOGIC;
  signal vid_n_30 : STD_LOGIC;
  signal vid_n_31 : STD_LOGIC;
  signal vid_n_4 : STD_LOGIC;
  signal vid_n_5 : STD_LOGIC;
  signal vid_n_6 : STD_LOGIC;
  signal vid_n_7 : STD_LOGIC;
  signal \^walk_out\ : STD_LOGIC;
  signal wrn_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bgm_port[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \bgm_port[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \bgm_port[2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \bgm_port[3]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \dma_cnt[1][0]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sfx_port[5]_i_2\ : label is "soft_lutpair303";
begin
  BusAck_reg <= \^busack_reg\;
  D(7 downto 0) <= \^d\(7 downto 0);
  Q(0) <= \^q\(0);
  addrb(13 downto 0) <= \^addrb\(13 downto 0);
  crash_out <= \^crash_out\;
  debug_cpu_sig(7 downto 0) <= \^debug_cpu_sig\(7 downto 0);
  debug_enables(3 downto 0) <= \^debug_enables\(3 downto 0);
  jump_out <= \^jump_out\;
  \m_obus_reg[addr][8]\ <= \^m_obus_reg[addr][8]\;
  \master_out[dmaster]\(7 downto 0) <= \^master_out[dmaster]\(7 downto 0);
  walk_out <= \^walk_out\;
audio_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addrb\(1),
      I2 => \^addrb\(2),
      I3 => \^addrb\(0),
      I4 => mycpu_n_120,
      I5 => audio_irq_reg_n_0,
      O => audio_irq_i_1_n_0
    );
audio_irq_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => audio_irq_i_1_n_0,
      Q => audio_irq_reg_n_0,
      S => clear
    );
\bgm_port[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => mycpu_n_1,
      I1 => \cpu_bus[dmaster]\(0),
      I2 => \dma_master_bus[dmaster]\(0),
      O => p_1_in
    );
\bgm_port[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => mycpu_n_1,
      I1 => \cpu_bus[dmaster]\(1),
      I2 => \dma_master_bus[dmaster]\(1),
      O => \bgm_port[1]_i_1_n_0\
    );
\bgm_port[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => mycpu_n_1,
      I1 => \cpu_bus[dmaster]\(2),
      I2 => \dma_master_bus[dmaster]\(2),
      O => \bgm_port[2]_i_1_n_0\
    );
\bgm_port[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => mycpu_n_1,
      I1 => \cpu_bus[dmaster]\(3),
      I2 => \dma_master_bus[dmaster]\(3),
      O => \bgm_port[3]_i_2_n_0\
    );
\bgm_port_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => p_1_in,
      Q => \bgm_port_reg_n_0_[0]\,
      S => clear
    );
\bgm_port_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => \bgm_port[1]_i_1_n_0\,
      Q => \bgm_port_reg_n_0_[1]\,
      S => clear
    );
\bgm_port_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => \bgm_port[2]_i_1_n_0\,
      Q => \bgm_port_reg_n_0_[2]\,
      S => clear
    );
\bgm_port_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => mycpu_n_119,
      D => \bgm_port[3]_i_2_n_0\,
      Q => \bgm_port_reg_n_0_[3]\,
      S => clear
    );
cpu_nmi_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vid_n_31,
      Q => cpu_nmi,
      R => '0'
    );
cpu_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80ram
     port map (
      ADDRARDADDR(4 downto 0) => \^addrb\(4 downto 0),
      WEA(0) => \^debug_enables\(1),
      \ibus[dmaster]\(6 downto 0) => \^master_out[dmaster]\(6 downto 0),
      masterclk => masterclk,
      mem_reg => mycpu_n_106,
      mem_reg_0 => \^addrb\(11),
      mem_reg_1 => \^addrb\(10),
      mem_reg_2 => \^addrb\(9),
      mem_reg_3 => \^addrb\(8),
      mem_reg_4 => \^addrb\(7),
      mem_reg_5 => \^addrb\(6),
      mem_reg_6 => \^addrb\(5),
      mem_reg_7 => \^master_out[dmaster]\(7),
      outreg => mycpu_n_121,
      outreg0_out(7 downto 0) => \ram_bus[dslave]\(7 downto 0)
    );
cpu_rom: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_program_rom_wrapper
     port map (
      addrb(13 downto 0) => \^addrb\(13 downto 0),
      addrprogrom(13 downto 0) => addrprogrom(13 downto 0),
      clkprogrom => clkprogrom,
      debug_enables(0) => \^debug_enables\(0),
      dinprogrom(7 downto 0) => dinprogrom(7 downto 0),
      doutb(7 downto 0) => \rom_bus[dslave]\(7 downto 0),
      doutprogrom(7 downto 0) => doutprogrom(7 downto 0),
      enprogrom => enprogrom,
      masterclk => masterclk,
      weprogrom => weprogrom
    );
\cpu_wait0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \cpu_bus[addr]\(15),
      I1 => \cpu_bus[addr]\(11),
      I2 => \cpu_bus[addr]\(13),
      I3 => \cpu_bus[addr]\(10),
      I4 => \cpu_bus[addr]\(14),
      I5 => \cpu_bus[addr]\(12),
      O => cpu_wait_p012_in
    );
cpu_wait_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vid_n_30,
      Q => cpu_wait,
      R => '0'
    );
cpuclk_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => cpuclk,
      Q => cpuclk_d,
      R => '0'
    );
\cref_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_98,
      Q => cref(0),
      R => clear
    );
\cref_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_99,
      Q => cref(1),
      R => clear
    );
\debug_cpu_sig[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_rd,
      O => \^debug_cpu_sig\(0)
    );
\debug_cpu_sig[1]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_wr,
      O => \^debug_cpu_sig\(1)
    );
\debug_cpu_sig[4]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_m1,
      O => \^debug_cpu_sig\(4)
    );
\debug_cpu_sig[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080308000800080"
    )
        port map (
      I0 => vid_n_21,
      I1 => bus_sel(0),
      I2 => bus_sel(1),
      I3 => bus_sel(2),
      I4 => mycpu_n_96,
      I5 => \^m_obus_reg[addr][8]\,
      O => \^debug_cpu_sig\(5)
    );
\debug_cpu_sig[7]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cpu_nmi,
      O => \^debug_cpu_sig\(7)
    );
\dma_cnt[0][13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \cpu_bus[addr]\(1),
      I1 => \dma_master_bus[addr]\(1),
      I2 => mycpu_n_1,
      I3 => \cpu_bus[addr]\(2),
      I4 => \dma_master_bus[addr]\(2),
      O => \dma_cnt[0][13]_i_3_n_0\
    );
\dma_cnt[1][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \cpu_bus[addr]\(1),
      I1 => \dma_master_bus[addr]\(1),
      I2 => mycpu_n_0,
      I3 => \cpu_bus[addr]\(2),
      I4 => \dma_master_bus[addr]\(2),
      O => \dma_cnt[1][0]_i_3_n_0\
    );
dma_rdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addrb\(0),
      I2 => \sfx_port[5]_i_2_n_0\,
      I3 => mycpu_n_120,
      I4 => dma_rdy_reg_n_0,
      O => dma_rdy_i_1_n_0
    );
dma_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => dma_rdy_i_1_n_0,
      Q => dma_rdy_reg_n_0,
      R => clear
    );
dmac: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fakedma
     port map (
      D(5 downto 4) => s_obus(7 downto 6),
      D(3 downto 0) => s_obus(3 downto 0),
      E(1) => mycpu_n_66,
      E(0) => mycpu_n_67,
      Q(15) => dmac_n_26,
      Q(14) => dmac_n_27,
      Q(13) => dmac_n_28,
      Q(12) => dmac_n_29,
      Q(11) => dmac_n_30,
      Q(10) => dmac_n_31,
      Q(9) => dmac_n_32,
      Q(8) => dmac_n_33,
      Q(7) => dmac_n_34,
      Q(6) => dmac_n_35,
      Q(5) => dmac_n_36,
      Q(4) => dmac_n_37,
      Q(3) => dmac_n_38,
      Q(2) => dmac_n_39,
      Q(1) => dmac_n_40,
      Q(0) => dmac_n_41,
      busrq_i_3_0 => vid_n_10,
      clear => clear,
      cpu_clk_rise => cpu_clk_rise,
      cpu_wait => cpu_wait,
      cpuclk_d => cpuclk_d,
      debug_cpu_sig(0) => \^debug_cpu_sig\(6),
      \dma_addr_reg[0][15]_0\(15) => dmac_n_42,
      \dma_addr_reg[0][15]_0\(14) => dmac_n_43,
      \dma_addr_reg[0][15]_0\(13) => dmac_n_44,
      \dma_addr_reg[0][15]_0\(12) => dmac_n_45,
      \dma_addr_reg[0][15]_0\(11) => dmac_n_46,
      \dma_addr_reg[0][15]_0\(10) => dmac_n_47,
      \dma_addr_reg[0][15]_0\(9) => dmac_n_48,
      \dma_addr_reg[0][15]_0\(8) => dmac_n_49,
      \dma_addr_reg[0][15]_0\(7) => dmac_n_50,
      \dma_addr_reg[0][15]_0\(6) => dmac_n_51,
      \dma_addr_reg[0][15]_0\(5) => dmac_n_52,
      \dma_addr_reg[0][15]_0\(4) => dmac_n_53,
      \dma_addr_reg[0][15]_0\(3) => dmac_n_54,
      \dma_addr_reg[0][15]_0\(2) => dmac_n_55,
      \dma_addr_reg[0][15]_0\(1) => dmac_n_56,
      \dma_addr_reg[0][15]_0\(0) => dmac_n_57,
      \dma_addr_reg[0][15]_1\ => mycpu_n_55,
      \dma_addr_reg[0][7]_0\ => mycpu_n_54,
      \dma_addr_reg[1][15]_0\ => mycpu_n_63,
      \dma_addr_reg[1][7]_0\ => mycpu_n_62,
      \dma_addr_reg[2][10]_0\ => dmac_n_84,
      \dma_addr_reg[2][15]_0\(10) => dmac_n_109,
      \dma_addr_reg[2][15]_0\(9) => dmac_n_110,
      \dma_addr_reg[2][15]_0\(8) => dmac_n_111,
      \dma_addr_reg[2][15]_0\(7) => dmac_n_112,
      \dma_addr_reg[2][15]_0\(6) => dmac_n_113,
      \dma_addr_reg[2][15]_0\(5) => dmac_n_114,
      \dma_addr_reg[2][15]_0\(4) => dmac_n_115,
      \dma_addr_reg[2][15]_0\(3) => dmac_n_116,
      \dma_addr_reg[2][15]_0\(2) => dmac_n_117,
      \dma_addr_reg[2][15]_0\(1) => dmac_n_118,
      \dma_addr_reg[2][15]_0\(0) => dmac_n_119,
      \dma_addr_reg[3][0]_0\ => dmac_n_59,
      \dma_addr_reg[3][10]_0\ => dmac_n_61,
      \dma_addr_reg[3][1]_0\ => dmac_n_60,
      \dma_addr_reg[3][3]_0\ => dmac_n_81,
      \dma_addr_reg[3][3]_1\ => mycpu_n_1,
      \dma_addr_reg[3][6]_0\ => dmac_n_82,
      \dma_addr_reg[3][7]_0\ => dmac_n_83,
      \dma_addr_reg[3][7]_1\(7 downto 0) => \cpu_bus[dmaster]\(7 downto 0),
      \dma_cnt_reg[0][0]_0\(0) => cpuclk,
      \dma_cnt_reg[0][0]_1\ => \dma_cnt[0][13]_i_3_n_0\,
      \dma_cnt_reg[0][13]_0\(13) => dmac_n_87,
      \dma_cnt_reg[0][13]_0\(12) => dmac_n_88,
      \dma_cnt_reg[0][13]_0\(11) => dmac_n_89,
      \dma_cnt_reg[0][13]_0\(10) => dmac_n_90,
      \dma_cnt_reg[0][13]_0\(9) => dmac_n_91,
      \dma_cnt_reg[0][13]_0\(8) => dmac_n_92,
      \dma_cnt_reg[0][13]_0\(7) => dmac_n_93,
      \dma_cnt_reg[0][13]_0\(6) => dmac_n_94,
      \dma_cnt_reg[0][13]_0\(5) => dmac_n_95,
      \dma_cnt_reg[0][13]_0\(4) => dmac_n_96,
      \dma_cnt_reg[0][13]_0\(3) => dmac_n_97,
      \dma_cnt_reg[0][13]_0\(2) => dmac_n_98,
      \dma_cnt_reg[0][13]_0\(1) => dmac_n_99,
      \dma_cnt_reg[0][13]_0\(0) => dmac_n_100,
      \dma_cnt_reg[1][0]_0\ => \dma_cnt[1][0]_i_3_n_0\,
      \dma_cnt_reg[1][11]_0\(9 downto 4) => \r__0\(11 downto 6),
      \dma_cnt_reg[1][11]_0\(3 downto 0) => \r__0\(3 downto 0),
      \dma_cnt_reg[2][10]_0\ => dmac_n_58,
      \dma_cnt_reg[2][11]_0\(7) => \dma_cnt_reg[2]_1\(11),
      \dma_cnt_reg[2][11]_0\(6 downto 3) => \dma_cnt_reg[2]_1\(9 downto 6),
      \dma_cnt_reg[2][11]_0\(2) => \dma_cnt_reg[2]_1\(3),
      \dma_cnt_reg[2][11]_0\(1 downto 0) => \dma_cnt_reg[2]_1\(1 downto 0),
      \dma_cnt_reg[3][0]_0\ => mycpu_n_0,
      \dma_cnt_reg[3][11]_0\ => dmac_n_62,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      \dma_mode_reg[0][1]_0\ => mycpu_n_47,
      \dma_mode_reg[0]_0\(0) => \dma_mode_reg[0]_0\(1),
      \dma_mode_reg[1][1]_0\ => mycpu_n_38,
      \dma_value_reg[7]_0\(7 downto 0) => \^d\(7 downto 0),
      drqn => drqn,
      \first_last__0\ => \first_last__0\,
      first_last_reg_0 => mycpu_n_68,
      \m_obus_reg[addr][15]_0\(15 downto 0) => \dma_master_bus[addr]\(15 downto 0),
      \m_obus_reg[addr][3]_0\ => dmac_n_79,
      \m_obus_reg[addr][3]_1\ => dmac_n_80,
      \m_obus_reg[addr][3]_2\ => dmac_n_85,
      \m_obus_reg[dmaster][7]_0\(7 downto 0) => \dma_master_bus[dmaster]\(7 downto 0),
      \master_out[addr]\(1) => \^addrb\(3),
      \master_out[addr]\(0) => \^addrb\(0),
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      r(0) => r(15),
      rd_n => cpu_rd,
      rdn_d => rdn_d,
      rst_n => rst_n,
      \s_obus[dslave][5]_i_2_0\ => \sfx_port[5]_i_2_n_0\,
      \s_obus_reg[dslave][0]_0\(3 downto 0) => \cpu_bus[addr]\(3 downto 0),
      \s_obus_reg[dslave][0]_1\ => \^busack_reg\,
      \s_obus_reg[dslave][2]_0\ => mycpu_n_59,
      \s_obus_reg[dslave][2]_1\ => mycpu_n_58,
      \s_obus_reg[dslave][4]_0\ => mycpu_n_56,
      \s_obus_reg[dslave][4]_1\ => mycpu_n_64,
      \s_obus_reg[dslave][4]_2\ => mycpu_n_60,
      \s_obus_reg[dslave][4]_3\ => mycpu_n_61,
      \s_obus_reg[dslave][5]_0\ => mycpu_n_57,
      \s_obus_reg[dslave][5]_1\ => mycpu_n_65,
      \s_obus_reg[dslave][7]_0\(7 downto 0) => \dma_slave_bus[dslave]\(7 downto 0),
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      \slave_shared_master_bus[wrn]\ => \slave_shared_master_bus[wrn]\,
      \state_reg[0]_0\ => dma_rdy_reg_n_0,
      wr_n => cpu_wr,
      wr_n_reg => dmac_n_86,
      wrn_d => wrn_d
    );
flip_ena_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addrb\(1),
      I2 => \^addrb\(2),
      I3 => \^addrb\(0),
      I4 => mycpu_n_120,
      I5 => flip_ena_reg_n_0,
      O => flip_ena_i_1_n_0
    );
flip_ena_reg: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => flip_ena_i_1_n_0,
      Q => flip_ena_reg_n_0,
      S => clear
    );
\in0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(0),
      Q => in0(0),
      R => clear
    );
\in0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(1),
      Q => in0(1),
      R => clear
    );
\in0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(2),
      Q => in0(2),
      R => clear
    );
\in0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(3),
      Q => in0(3),
      R => clear
    );
\in0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in0_reg[4]_0\(4),
      Q => in0(4),
      R => clear
    );
\in1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(0),
      Q => \in1_reg_n_0_[0]\,
      R => clear
    );
\in1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(1),
      Q => \in1_reg_n_0_[1]\,
      R => clear
    );
\in1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(2),
      Q => \in1_reg_n_0_[2]\,
      R => clear
    );
\in1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(3),
      Q => \in1_reg_n_0_[3]\,
      R => clear
    );
\in1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in1_reg[4]_0\(4),
      Q => \in1_reg_n_0_[4]\,
      R => clear
    );
\in2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(0),
      Q => \in2_reg_n_0_[2]\,
      R => clear
    );
\in2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(1),
      Q => \in2_reg_n_0_[3]\,
      R => clear
    );
\in2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => pb_out(4),
      Q => \in2_reg_n_0_[6]\,
      R => clear
    );
\in2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => \in2_reg[7]_0\(2),
      Q => \in2_reg_n_0_[7]\,
      R => clear
    );
\io_bus_reg[dslave][0]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_128,
      Q => \io_bus_reg[dslave_n_0_][0]\,
      R => '0'
    );
\io_bus_reg[dslave][1]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_127,
      Q => \io_bus_reg[dslave_n_0_][1]\,
      R => '0'
    );
\io_bus_reg[dslave][2]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_126,
      Q => \io_bus_reg[dslave_n_0_][2]\,
      R => '0'
    );
\io_bus_reg[dslave][3]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_125,
      Q => \io_bus_reg[dslave_n_0_][3]\,
      R => '0'
    );
\io_bus_reg[dslave][4]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_124,
      Q => \io_bus_reg[dslave_n_0_][4]\,
      R => '0'
    );
\io_bus_reg[dslave][6]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_123,
      Q => \io_bus_reg[dslave_n_0_][6]\,
      R => '0'
    );
\io_bus_reg[dslave][7]\: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => mycpu_n_118,
      D => mycpu_n_122,
      Q => \io_bus_reg[dslave_n_0_][7]\,
      R => '0'
    );
mycpu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tv80s
     port map (
      A(13 downto 7) => \cpu_bus[addr]\(15 downto 9),
      A(6 downto 0) => \cpu_bus[addr]\(6 downto 0),
      ADDRARDADDR(9 downto 0) => \addr__0\(9 downto 0),
      BusAck_reg => mycpu_n_0,
      BusAck_reg_0 => \^busack_reg\,
      BusAck_reg_1 => BusAck_reg_0,
      BusAck_reg_rep => mycpu_n_1,
      D(5 downto 4) => s_obus(7 downto 6),
      D(3 downto 0) => s_obus(3 downto 0),
      E(0) => mycpu_n_2,
      Q(15) => dmac_n_26,
      Q(14) => dmac_n_27,
      Q(13) => dmac_n_28,
      Q(12) => dmac_n_29,
      Q(11) => dmac_n_30,
      Q(10) => dmac_n_31,
      Q(9) => dmac_n_32,
      Q(8) => dmac_n_33,
      Q(7) => dmac_n_34,
      Q(6) => dmac_n_35,
      Q(5) => dmac_n_36,
      Q(4) => dmac_n_37,
      Q(3) => dmac_n_38,
      Q(2) => dmac_n_39,
      Q(1) => dmac_n_40,
      Q(0) => dmac_n_41,
      WEA(0) => \tile/tileram_wr\,
      addra(1 downto 0) => cref(1 downto 0),
      addrb(13 downto 0) => \^addrb\(13 downto 0),
      bus_sel(2 downto 0) => bus_sel(2 downto 0),
      clear => clear,
      cpu_clk_rise => cpu_clk_rise,
      cpu_m1 => cpu_m1,
      cpu_nmi => cpu_nmi,
      cpu_wait => cpu_wait,
      crash_out => \^crash_out\,
      \cref_reg[0]\ => mycpu_n_98,
      \cref_reg[1]\ => mycpu_n_99,
      debug_ahi(1 downto 0) => debug_ahi(1 downto 0),
      \debug_ahi[7]\(15 downto 0) => \dma_master_bus[addr]\(15 downto 0),
      debug_cpu_sig(0) => \^debug_cpu_sig\(6),
      debug_enables(3 downto 0) => \^debug_enables\(3 downto 0),
      \di_reg_reg[0]_0\ => vid_n_18,
      \di_reg_reg[1]_0\ => vid_n_17,
      \di_reg_reg[2]_0\ => vid_n_16,
      \di_reg_reg[3]_0\ => vid_n_15,
      \di_reg_reg[4]_0\ => vid_n_14,
      \di_reg_reg[5]_0\ => vid_n_13,
      \di_reg_reg[6]_0\ => vid_n_12,
      \di_reg_reg[7]_0\ => vid_n_11,
      \di_reg_reg[7]_1\(6) => \io_bus_reg[dslave_n_0_][7]\,
      \di_reg_reg[7]_1\(5) => \io_bus_reg[dslave_n_0_][6]\,
      \di_reg_reg[7]_1\(4) => \io_bus_reg[dslave_n_0_][4]\,
      \di_reg_reg[7]_1\(3) => \io_bus_reg[dslave_n_0_][3]\,
      \di_reg_reg[7]_1\(2) => \io_bus_reg[dslave_n_0_][2]\,
      \di_reg_reg[7]_1\(1) => \io_bus_reg[dslave_n_0_][1]\,
      \di_reg_reg[7]_1\(0) => \io_bus_reg[dslave_n_0_][0]\,
      \di_reg_reg[7]_2\(7 downto 0) => \dma_slave_bus[dslave]\(7 downto 0),
      \dma_addr_reg[0][15]\ => \dma_cnt[0][13]_i_3_n_0\,
      \dma_addr_reg[0][4]\ => mycpu_n_56,
      \dma_addr_reg[0][5]\ => mycpu_n_57,
      \dma_addr_reg[1][15]\ => \dma_cnt[1][0]_i_3_n_0\,
      \dma_addr_reg[2][8]\ => dmac_n_86,
      \dma_cnt_reg[0][4]\ => mycpu_n_64,
      \dma_cnt_reg[0][5]\ => mycpu_n_65,
      \dma_master_bus[rdn]\ => \dma_master_bus[rdn]\,
      \dma_master_bus[wrn]\ => \dma_master_bus[wrn]\,
      \dma_mode_reg[0][1]\ => dmac_n_85,
      \dma_mode_reg[0]_0\(0) => \dma_mode_reg[0]_0\(1),
      dout(7 downto 0) => \cpu_bus[dmaster]\(7 downto 0),
      \first_last__0\ => \first_last__0\,
      first_last_reg => mycpu_n_38,
      first_last_reg_0 => mycpu_n_47,
      first_last_reg_1 => mycpu_n_54,
      first_last_reg_10 => mycpu_n_68,
      first_last_reg_2 => mycpu_n_55,
      first_last_reg_3 => mycpu_n_58,
      first_last_reg_4 => mycpu_n_59,
      first_last_reg_5 => mycpu_n_60,
      first_last_reg_6 => mycpu_n_61,
      first_last_reg_7 => mycpu_n_62,
      first_last_reg_8 => mycpu_n_63,
      first_last_reg_9(1) => mycpu_n_66,
      first_last_reg_9(0) => mycpu_n_67,
      in_valid => in_valid,
      \io_bus_reg[dslave][4]\(4) => \in1_reg_n_0_[4]\,
      \io_bus_reg[dslave][4]\(3) => \in1_reg_n_0_[3]\,
      \io_bus_reg[dslave][4]\(2) => \in1_reg_n_0_[2]\,
      \io_bus_reg[dslave][4]\(1) => \in1_reg_n_0_[1]\,
      \io_bus_reg[dslave][4]\(0) => \in1_reg_n_0_[0]\,
      \io_bus_reg[dslave][4]_0\(4 downto 0) => in0(4 downto 0),
      \io_bus_reg[dslave][7]\(3) => \in2_reg_n_0_[7]\,
      \io_bus_reg[dslave][7]\(2) => \in2_reg_n_0_[6]\,
      \io_bus_reg[dslave][7]\(1) => \in2_reg_n_0_[3]\,
      \io_bus_reg[dslave][7]\(0) => \in2_reg_n_0_[2]\,
      iorq_n_reg_inv_0(1 downto 0) => \^debug_cpu_sig\(3 downto 2),
      jump_out => \^jump_out\,
      \m_obus_reg[addr][1]\(0) => mycpu_n_119,
      \m_obus_reg[addr][2]\(0) => mycpu_n_118,
      \m_obus_reg[addr][7]\ => mycpu_n_120,
      \m_obus_reg[addr][7]_0\(6) => mycpu_n_122,
      \m_obus_reg[addr][7]_0\(5) => mycpu_n_123,
      \m_obus_reg[addr][7]_0\(4) => mycpu_n_124,
      \m_obus_reg[addr][7]_0\(3) => mycpu_n_125,
      \m_obus_reg[addr][7]_0\(2) => mycpu_n_126,
      \m_obus_reg[addr][7]_0\(1) => mycpu_n_127,
      \m_obus_reg[addr][7]_0\(0) => mycpu_n_128,
      \m_obus_reg[addr][8]\ => \^m_obus_reg[addr][8]\,
      \m_obus_reg[rdn]\ => mycpu_n_96,
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      mem_reg(7 downto 0) => \^d\(7 downto 0),
      mem_reg_0(8) => vid_n_1,
      mem_reg_0(7) => vid_n_2,
      mem_reg_0(6) => vid_n_3,
      mem_reg_0(5) => vid_n_4,
      mem_reg_0(4) => vid_n_5,
      mem_reg_0(3) => vid_n_6,
      mem_reg_0(2) => vid_n_7,
      mem_reg_0(1) => cpuclk,
      mem_reg_0(0) => \^q\(0),
      mem_reg_1 => psl2_ena_reg_n_0,
      mem_reg_2 => vid_n_19,
      mem_reg_3(7 downto 0) => \dma_master_bus[dmaster]\(7 downto 0),
      \oport_bus[dslave]\(7 downto 0) => \oport_bus[dslave]\(7 downto 0),
      out_busy => out_busy,
      out_valid_reg => uart_n_3,
      outreg => mycpu_n_121,
      r(0) => r(15),
      r_Tx_Active_reg => mycpu_n_97,
      rd_n => cpu_rd,
      rdn_d => rdn_d,
      rst_n => rst_n,
      \s_obus_reg[dslave][0]\ => dmac_n_59,
      \s_obus_reg[dslave][0]_0\ => dmac_n_79,
      \s_obus_reg[dslave][1]\ => dmac_n_60,
      \s_obus_reg[dslave][1]_0\ => dmac_n_80,
      \s_obus_reg[dslave][2]\ => dmac_n_58,
      \s_obus_reg[dslave][2]_0\ => dmac_n_84,
      \s_obus_reg[dslave][2]_1\ => dmac_n_61,
      \s_obus_reg[dslave][3]\ => dmac_n_62,
      \s_obus_reg[dslave][3]_0\ => dmac_n_81,
      \s_obus_reg[dslave][3]_1\(7) => \dma_cnt_reg[2]_1\(11),
      \s_obus_reg[dslave][3]_1\(6 downto 3) => \dma_cnt_reg[2]_1\(9 downto 6),
      \s_obus_reg[dslave][3]_1\(2) => \dma_cnt_reg[2]_1\(3),
      \s_obus_reg[dslave][3]_1\(1 downto 0) => \dma_cnt_reg[2]_1\(1 downto 0),
      \s_obus_reg[dslave][3]_2\(9 downto 4) => \r__0\(11 downto 6),
      \s_obus_reg[dslave][3]_2\(3 downto 0) => \r__0\(3 downto 0),
      \s_obus_reg[dslave][5]\(13) => dmac_n_87,
      \s_obus_reg[dslave][5]\(12) => dmac_n_88,
      \s_obus_reg[dslave][5]\(11) => dmac_n_89,
      \s_obus_reg[dslave][5]\(10) => dmac_n_90,
      \s_obus_reg[dslave][5]\(9) => dmac_n_91,
      \s_obus_reg[dslave][5]\(8) => dmac_n_92,
      \s_obus_reg[dslave][5]\(7) => dmac_n_93,
      \s_obus_reg[dslave][5]\(6) => dmac_n_94,
      \s_obus_reg[dslave][5]\(5) => dmac_n_95,
      \s_obus_reg[dslave][5]\(4) => dmac_n_96,
      \s_obus_reg[dslave][5]\(3) => dmac_n_97,
      \s_obus_reg[dslave][5]\(2) => dmac_n_98,
      \s_obus_reg[dslave][5]\(1) => dmac_n_99,
      \s_obus_reg[dslave][5]\(0) => dmac_n_100,
      \s_obus_reg[dslave][6]\ => dmac_n_82,
      \s_obus_reg[dslave][7]\(15) => dmac_n_42,
      \s_obus_reg[dslave][7]\(14) => dmac_n_43,
      \s_obus_reg[dslave][7]\(13) => dmac_n_44,
      \s_obus_reg[dslave][7]\(12) => dmac_n_45,
      \s_obus_reg[dslave][7]\(11) => dmac_n_46,
      \s_obus_reg[dslave][7]\(10) => dmac_n_47,
      \s_obus_reg[dslave][7]\(9) => dmac_n_48,
      \s_obus_reg[dslave][7]\(8) => dmac_n_49,
      \s_obus_reg[dslave][7]\(7) => dmac_n_50,
      \s_obus_reg[dslave][7]\(6) => dmac_n_51,
      \s_obus_reg[dslave][7]\(5) => dmac_n_52,
      \s_obus_reg[dslave][7]\(4) => dmac_n_53,
      \s_obus_reg[dslave][7]\(3) => dmac_n_54,
      \s_obus_reg[dslave][7]\(2) => dmac_n_55,
      \s_obus_reg[dslave][7]\(1) => dmac_n_56,
      \s_obus_reg[dslave][7]\(0) => dmac_n_57,
      \s_obus_reg[dslave][7]_0\(10) => dmac_n_109,
      \s_obus_reg[dslave][7]_0\(9) => dmac_n_110,
      \s_obus_reg[dslave][7]_0\(8) => dmac_n_111,
      \s_obus_reg[dslave][7]_0\(7) => dmac_n_112,
      \s_obus_reg[dslave][7]_0\(6) => dmac_n_113,
      \s_obus_reg[dslave][7]_0\(5) => dmac_n_114,
      \s_obus_reg[dslave][7]_0\(4) => dmac_n_115,
      \s_obus_reg[dslave][7]_0\(3) => dmac_n_116,
      \s_obus_reg[dslave][7]_0\(2) => dmac_n_117,
      \s_obus_reg[dslave][7]_0\(1) => dmac_n_118,
      \s_obus_reg[dslave][7]_0\(0) => dmac_n_119,
      \s_obus_reg[dslave][7]_1\ => dmac_n_83,
      sfx_port(2 downto 0) => sfx_port(5 downto 3),
      \sfx_port_reg[0]\ => mycpu_n_100,
      \sfx_port_reg[1]\ => mycpu_n_101,
      \sfx_port_reg[2]\ => mycpu_n_102,
      \sfx_port_reg[3]\ => mycpu_n_103,
      \sfx_port_reg[4]\ => mycpu_n_104,
      \sfx_port_reg[5]\ => mycpu_n_105,
      \sfx_port_reg[5]_0\ => \sfx_port[5]_i_2_n_0\,
      \slave_shared_master_bus[rdn]\ => \slave_shared_master_bus[rdn]\,
      \slave_shared_master_bus[wrn]\ => \slave_shared_master_bus[wrn]\,
      tileram_ena => \tile/tileram_ena\,
      walk_out => \^walk_out\,
      wr_n => cpu_wr,
      wr_n_reg_0(0) => \sprite/objram_wr\,
      wr_n_reg_1 => mycpu_n_106,
      wrn_d => wrn_d
    );
nmi_mask_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addrb\(0),
      I2 => \sfx_port[5]_i_2_n_0\,
      I3 => mycpu_n_120,
      I4 => nmi_mask_reg_n_0,
      O => nmi_mask_i_1_n_0
    );
nmi_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => nmi_mask_i_1_n_0,
      Q => nmi_mask_reg_n_0,
      R => clear
    );
psl2_ena_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^master_out[dmaster]\(0),
      I1 => \^addrb\(0),
      I2 => \^addrb\(1),
      I3 => \^addrb\(2),
      I4 => mycpu_n_120,
      I5 => psl2_ena_reg_n_0,
      O => psl2_ena_i_1_n_0
    );
psl2_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => psl2_ena_i_1_n_0,
      Q => psl2_ena_reg_n_0,
      R => clear
    );
\sfx_port[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \cpu_bus[addr]\(2),
      I1 => \dma_master_bus[addr]\(2),
      I2 => mycpu_n_0,
      I3 => \cpu_bus[addr]\(1),
      I4 => \dma_master_bus[addr]\(1),
      O => \sfx_port[5]_i_2_n_0\
    );
\sfx_port_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_100,
      Q => \^walk_out\,
      S => clear
    );
\sfx_port_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_101,
      Q => \^jump_out\,
      S => clear
    );
\sfx_port_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_102,
      Q => \^crash_out\,
      S => clear
    );
\sfx_port_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_103,
      Q => sfx_port(3),
      S => clear
    );
\sfx_port_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_104,
      Q => sfx_port(4),
      S => clear
    );
\sfx_port_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => masterclk,
      CE => '1',
      D => mycpu_n_105,
      Q => sfx_port(5),
      S => clear
    );
sou: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_sound
     port map (
      D(0) => pb_out(4),
      Q(3) => \bgm_port_reg_n_0_[3]\,
      Q(2) => \bgm_port_reg_n_0_[2]\,
      Q(1) => \bgm_port_reg_n_0_[1]\,
      Q(0) => \bgm_port_reg_n_0_[0]\,
      SR(0) => clear,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      int_q_reg => audio_irq_reg_n_0,
      sfx_port(2 downto 0) => sfx_port(5 downto 3),
      soundclk => soundclk
    );
\state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cpuclk,
      I1 => cpuclk_d,
      O => cpu_clk_rise
    );
uart: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_z80_uart
     port map (
      E(0) => mycpu_n_2,
      SR(0) => clear,
      in_valid => in_valid,
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      \oport_bus[dslave]\(7 downto 0) => \oport_bus[dslave]\(7 downto 0),
      out_busy => out_busy,
      out_valid_reg_0 => uart_n_3,
      out_valid_reg_1 => mycpu_n_97,
      rst_n => rst_n,
      ser_in => ser_in,
      ser_out => ser_out
    );
vblk_d_reg: unisim.vcomponents.FDRE
     port map (
      C => masterclk,
      CE => '1',
      D => vblk,
      Q => vblk_d,
      R => clear
    );
vid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_video
     port map (
      A(3) => \cpu_bus[addr]\(9),
      A(2 downto 0) => \cpu_bus[addr]\(6 downto 4),
      ADDRARDADDR(9 downto 0) => \addr__0\(9 downto 0),
      Q(8) => vid_n_1,
      Q(7) => vid_n_2,
      Q(6) => vid_n_3,
      Q(5) => vid_n_4,
      Q(4) => vid_n_5,
      Q(3) => vid_n_6,
      Q(2) => vid_n_7,
      Q(1) => cpuclk,
      Q(0) => \^q\(0),
      WEA(0) => \tile/tileram_wr\,
      addra(1 downto 0) => cref(1 downto 0),
      addrb(5 downto 4) => \^addrb\(8 downto 7),
      addrb(3 downto 0) => \^addrb\(3 downto 0),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      bus_sel(1 downto 0) => bus_sel(1 downto 0),
      clear => clear,
      cpu_nmi => cpu_nmi,
      cpu_nmi_reg => nmi_mask_reg_n_0,
      cpu_wait => cpu_wait,
      cpu_wait_p012_in => cpu_wait_p012_in,
      cpu_wait_reg => vid_n_30,
      cpuclk_d => cpuclk_d,
      cpuclk_d_reg => vid_n_10,
      doutb(7 downto 0) => \rom_bus[dslave]\(7 downto 0),
      drqn => drqn,
      g_sig(2 downto 0) => g_sig(2 downto 0),
      \htiming_reg[9]_0\ => vid_n_19,
      \master_out[dmaster]\(7 downto 0) => \^master_out[dmaster]\(7 downto 0),
      masterclk => masterclk,
      mem_reg => vid_n_11,
      mem_reg_0 => vid_n_12,
      mem_reg_1 => vid_n_13,
      mem_reg_10 => mycpu_n_0,
      mem_reg_2 => vid_n_14,
      mem_reg_3 => vid_n_15,
      mem_reg_4 => vid_n_16,
      mem_reg_5 => vid_n_17,
      mem_reg_6 => vid_n_18,
      mem_reg_7(0) => \sprite/objram_wr\,
      mem_reg_8 => flip_ena_reg_n_0,
      mem_reg_9(3) => \dma_master_bus[addr]\(9),
      mem_reg_9(2 downto 0) => \dma_master_bus[addr]\(6 downto 4),
      outreg0_out(7 downto 0) => \ram_bus[dslave]\(7 downto 0),
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      tileram_ena => \tile/tileram_ena\,
      vblk => vblk,
      vblk_d => vblk_d,
      vblk_reg_0 => vid_n_31,
      video_valid => video_valid,
      vram_busy_reg => vid_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system_wrapper is
  port (
    \m_obus_reg[addr][8]\ : out STD_LOGIC;
    pixelclk : out STD_LOGIC;
    BusAck_reg : out STD_LOGIC;
    BusAck_reg_0 : out STD_LOGIC;
    \m_obus_reg[addr][11]\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    debug_dslave : out STD_LOGIC_VECTOR ( 6 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_obus_reg[dmaster][7]\ : out STD_LOGIC;
    \m_obus_reg[addr][2]\ : out STD_LOGIC;
    \m_obus_reg[addr][1]\ : out STD_LOGIC;
    \m_obus_reg[addr][0]\ : out STD_LOGIC;
    \m_obus_reg[addr][3]\ : out STD_LOGIC;
    \m_obus_reg[dmaster][0]\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_obus_reg[addr][8]_0\ : out STD_LOGIC;
    \m_obus_reg[addr][9]\ : out STD_LOGIC;
    \m_obus_reg[addr][7]\ : out STD_LOGIC;
    \m_obus_reg[addr][6]\ : out STD_LOGIC;
    \m_obus_reg[addr][5]\ : out STD_LOGIC;
    \m_obus_reg[addr][10]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_ahi : out STD_LOGIC_VECTOR ( 3 downto 0 );
    doutprogrom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_valid : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dac_mute : out STD_LOGIC;
    ser_out : out STD_LOGIC;
    walk_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    rst_n : in STD_LOGIC;
    masterclk : in STD_LOGIC;
    clkprogrom : in STD_LOGIC;
    enprogrom : in STD_LOGIC;
    weprogrom : in STD_LOGIC;
    addrprogrom : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinprogrom : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soundclk : in STD_LOGIC;
    ser_in : in STD_LOGIC;
    p1_b1 : in STD_LOGIC;
    p1_d : in STD_LOGIC;
    p1_u : in STD_LOGIC;
    p1_l : in STD_LOGIC;
    p1_r : in STD_LOGIC;
    p2_b1 : in STD_LOGIC;
    p2_d : in STD_LOGIC;
    p2_u : in STD_LOGIC;
    p2_l : in STD_LOGIC;
    p2_r : in STD_LOGIC;
    coin_sw : in STD_LOGIC;
    p2_sw : in STD_LOGIC;
    p1_sw : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system_wrapper is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system
     port map (
      BusAck_reg => BusAck_reg,
      BusAck_reg_0 => BusAck_reg_0,
      D(7 downto 1) => debug_dslave(6 downto 0),
      D(0) => mem_reg,
      Q(0) => pixelclk,
      addrb(13 downto 12) => debug_ahi(1 downto 0),
      addrb(11) => \m_obus_reg[addr][11]\,
      addrb(10) => \m_obus_reg[addr][10]\,
      addrb(9) => \m_obus_reg[addr][9]\,
      addrb(8) => \m_obus_reg[addr][8]_0\,
      addrb(7) => \m_obus_reg[addr][7]\,
      addrb(6) => \m_obus_reg[addr][6]\,
      addrb(5) => \m_obus_reg[addr][5]\,
      addrb(4) => ADDRARDADDR(0),
      addrb(3) => \m_obus_reg[addr][3]\,
      addrb(2) => \m_obus_reg[addr][2]\,
      addrb(1) => \m_obus_reg[addr][1]\,
      addrb(0) => \m_obus_reg[addr][0]\,
      addrprogrom(13 downto 0) => addrprogrom(13 downto 0),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      clkprogrom => clkprogrom,
      crash_out => crash_out,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      debug_ahi(1 downto 0) => debug_ahi(3 downto 2),
      debug_cpu_sig(7 downto 0) => debug_cpu_sig(7 downto 0),
      debug_enables(3 downto 0) => debug_enables(3 downto 0),
      dinprogrom(7 downto 0) => dinprogrom(7 downto 0),
      doutprogrom(7 downto 0) => doutprogrom(7 downto 0),
      enprogrom => enprogrom,
      g_sig(2 downto 0) => g_sig(2 downto 0),
      \in0_reg[4]_0\(4) => p1_b1,
      \in0_reg[4]_0\(3) => p1_d,
      \in0_reg[4]_0\(2) => p1_u,
      \in0_reg[4]_0\(1) => p1_l,
      \in0_reg[4]_0\(0) => p1_r,
      \in1_reg[4]_0\(4) => p2_b1,
      \in1_reg[4]_0\(3) => p2_d,
      \in1_reg[4]_0\(2) => p2_u,
      \in1_reg[4]_0\(1) => p2_l,
      \in1_reg[4]_0\(0) => p2_r,
      \in2_reg[7]_0\(2) => coin_sw,
      \in2_reg[7]_0\(1) => p2_sw,
      \in2_reg[7]_0\(0) => p1_sw,
      jump_out => jump_out,
      \m_obus_reg[addr][8]\ => \m_obus_reg[addr][8]\,
      \master_out[dmaster]\(7) => \m_obus_reg[dmaster][7]\,
      \master_out[dmaster]\(6 downto 1) => DIADI(5 downto 0),
      \master_out[dmaster]\(0) => \m_obus_reg[dmaster][0]\,
      masterclk => masterclk,
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      ser_in => ser_in,
      ser_out => ser_out,
      soundclk => soundclk,
      video_valid => video_valid,
      walk_out => walk_out,
      weprogrom => weprogrom
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    masterclk : in STD_LOGIC;
    soundclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    ser_in : in STD_LOGIC;
    ser_out : out STD_LOGIC;
    pixelclk : out STD_LOGIC;
    video_valid : out STD_LOGIC;
    r_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_sig : out STD_LOGIC_VECTOR ( 2 downto 0 );
    b_sig : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_mute : out STD_LOGIC;
    dac_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    walk_out : out STD_LOGIC;
    jump_out : out STD_LOGIC;
    crash_out : out STD_LOGIC;
    p1_r : in STD_LOGIC;
    p1_l : in STD_LOGIC;
    p1_u : in STD_LOGIC;
    p1_d : in STD_LOGIC;
    p1_b1 : in STD_LOGIC;
    p2_r : in STD_LOGIC;
    p2_l : in STD_LOGIC;
    p2_u : in STD_LOGIC;
    p2_d : in STD_LOGIC;
    p2_b1 : in STD_LOGIC;
    p1_sw : in STD_LOGIC;
    p2_sw : in STD_LOGIC;
    coin_sw : in STD_LOGIC;
    clkprogrom : in STD_LOGIC;
    enprogrom : in STD_LOGIC;
    weprogrom : in STD_LOGIC;
    addrprogrom : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinprogrom : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutprogrom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_wait : in STD_LOGIC;
    debug_ahi : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_alo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_dmaster : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_dslave : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_cpu_sig : out STD_LOGIC_VECTOR ( 7 downto 0 );
    debug_enables : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dkong_dkong_system_wrapper_0_0,dkong_system_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dkong_system_wrapper,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^debug_enables\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  debug_enables(7 downto 6) <= \^debug_enables\(7 downto 6);
  debug_enables(5) <= \<const0>\;
  debug_enables(4 downto 0) <= \^debug_enables\(4 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dkong_system_wrapper
     port map (
      ADDRARDADDR(0) => debug_alo(4),
      BusAck_reg => \^debug_enables\(4),
      BusAck_reg_0 => \^debug_enables\(6),
      DIADI(5 downto 0) => debug_dmaster(6 downto 1),
      addrprogrom(13 downto 0) => addrprogrom(13 downto 0),
      b_sig(1 downto 0) => b_sig(1 downto 0),
      clkprogrom => clkprogrom,
      coin_sw => coin_sw,
      crash_out => crash_out,
      dac_mute => dac_mute,
      dac_out(7 downto 0) => dac_out(7 downto 0),
      debug_ahi(3 downto 0) => debug_ahi(7 downto 4),
      debug_cpu_sig(7 downto 0) => debug_cpu_sig(7 downto 0),
      debug_dslave(6 downto 0) => debug_dslave(7 downto 1),
      debug_enables(3 downto 0) => \^debug_enables\(3 downto 0),
      dinprogrom(7 downto 0) => dinprogrom(7 downto 0),
      doutprogrom(7 downto 0) => doutprogrom(7 downto 0),
      enprogrom => enprogrom,
      g_sig(2 downto 0) => g_sig(2 downto 0),
      jump_out => jump_out,
      \m_obus_reg[addr][0]\ => debug_alo(0),
      \m_obus_reg[addr][10]\ => debug_ahi(2),
      \m_obus_reg[addr][11]\ => debug_ahi(3),
      \m_obus_reg[addr][1]\ => debug_alo(1),
      \m_obus_reg[addr][2]\ => debug_alo(2),
      \m_obus_reg[addr][3]\ => debug_alo(3),
      \m_obus_reg[addr][5]\ => debug_alo(5),
      \m_obus_reg[addr][6]\ => debug_alo(6),
      \m_obus_reg[addr][7]\ => debug_alo(7),
      \m_obus_reg[addr][8]\ => \^debug_enables\(7),
      \m_obus_reg[addr][8]_0\ => debug_ahi(0),
      \m_obus_reg[addr][9]\ => debug_ahi(1),
      \m_obus_reg[dmaster][0]\ => debug_dmaster(0),
      \m_obus_reg[dmaster][7]\ => debug_dmaster(7),
      masterclk => masterclk,
      mem_reg => debug_dslave(0),
      p1_b1 => p1_b1,
      p1_d => p1_d,
      p1_l => p1_l,
      p1_r => p1_r,
      p1_sw => p1_sw,
      p1_u => p1_u,
      p2_b1 => p2_b1,
      p2_d => p2_d,
      p2_l => p2_l,
      p2_r => p2_r,
      p2_sw => p2_sw,
      p2_u => p2_u,
      pixelclk => pixelclk,
      r_sig(2 downto 0) => r_sig(2 downto 0),
      rst_n => rst_n,
      ser_in => ser_in,
      ser_out => ser_out,
      soundclk => soundclk,
      video_valid => video_valid,
      walk_out => walk_out,
      weprogrom => weprogrom
    );
end STRUCTURE;
