# do {UART_Receiver_simulate.do} 
# vsim -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -lib xil_defaultlib -voptargs=\"+acc\" -t 1ps xil_defaultlib.UART_Receiver xil_defaultlib.glbl 
# Loading xil_defaultlib.UART_Receiver
# Loading xil_defaultlib.glbl
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
force -freeze sim:/UART_Receiver/din 1 0
force -freeze sim:/UART_Receiver/dnum 1 0
force -freeze sim:/UART_Receiver/snum 0 0
force -freeze sim:/UART_Receiver/bd_rate 00 0
force -freeze sim:/UART_Receiver/par 01 0
force -freeze sim:/UART_Receiver/rst 1 0
force -freeze sim:/UART_Receiver/clk 1 0, 0 {3 ps} -r 6
run
run
run
force -freeze sim:/UART_Receiver/rst St0 0
run
force -freeze sim:/UART_Receiver/din St0 0
run
run
run
run
force -freeze sim:/UART_Receiver/din St1 0
run
run
run
run
run
run
run
force -freeze sim:/UART_Receiver/par 00 0
run
run
force -freeze sim:/UART_Receiver/din St0 0
run
run
run
run
force -freeze sim:/UART_Receiver/din St1 0
run
force -freeze sim:/UART_Receiver/din St0 0
run
force -freeze sim:/UART_Receiver/din St1 0
run
run
run
run
