// InitName	InitType	InitLocAddr	TargName	TargType	TargLocAdd	Mask	AccessType	RdSecurity	WrSecurity	Mode
dma_axi_m1 0        	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
dma_axi_m1 0        	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
dma_axi_m1 0        	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
dma_axi_m1 0        	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
dma_axi_m1 0        	O	         0	ddr_axi_s3 0        	 O	         0	        7fffffff	RW 	''	''	''
usb_axi_m0 0        	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
usb_axi_m0 0        	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
usb_axi_m0 0        	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
usb_axi_m0 0        	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
usb_axi_m0 0        	O	         0	ddr_axi_s3 0        	 O	         0	        7fffffff	RW 	''	''	''
arm_axi_m0 0        	O	  f100c000	ACPU_WDT 0          	 T	         0	            3fff	RW 	''	''	''
arm_axi_m0 0        	O	  f1000000	SCU 0               	 T	         0	            7fff	RW 	''	''	''
arm_axi_m0 0        	O	  f1030000	SPI_ahb_s0 0        	 T	         0	            7fff	RW 	''	''	''
arm_axi_m0 0        	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1010000	UART_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1020000	UART_apb_s1 0       	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1040000	I2C_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1050000	GPT_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1070000	GPIO_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f1080000	DMA_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f10d0000	ddr_axil_s0 0       	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f10e0000	MBOX_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f10f0000	gbe_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f2000000	USB_axi_s0 0        	 O	         0	            ffff	RW 	''	''	''
arm_axi_m0 0        	O	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
arm_axi_m0 0        	O	  a0000000	fpga_ahb_s0 0       	 T	         0	        1fffffff	RW 	''	''	''
arm_axi_m0 0        	O	         0	ddr_axi_s0 0        	 O	         0	        7fffffff	RW 	''	''	''
dma_axi_m0 0        	O	  f1010000	UART_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
dma_axi_m0 0        	O	  f1020000	UART_apb_s1 0       	 T	         0	            ffff	RW 	''	''	''
dma_axi_m0 0        	O	  f1040000	I2C_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
dma_axi_m0 0        	O	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
dma_axi_m0 0        	O	  a0000000	fpga_ahb_s0 0       	 T	         0	        1fffffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1008000	BCPU_WDT 0          	 T	         0	            3fff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1000000	SCU 0               	 T	         0	            7fff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1030000	SPI_ahb_s0 0        	 T	         0	            7fff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1010000	UART_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1020000	UART_apb_s1 0       	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1040000	I2C_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1050000	GPT_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1070000	GPIO_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f1080000	DMA_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f10a0000	FCB_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f10d0000	ddr_axil_s0 0       	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f10e0000	MBOX_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f10f0000	gbe_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f2000000	USB_axi_s0 0        	 O	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f2010000	PUFCC_apb_s0 0      	 T	         0	            ffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	  a0000000	fpga_ahb_s0 0       	 T	         0	        1fffffff	RW 	''	''	''
bcpu_ahb_m0 0       	I	         0	ddr_axi_s3 0        	 O	         0	        7fffffff	RW 	''	''	''
fpga_axi_m0 0       	O	         0	ddr_axi_s1 0        	 O	         0	        7fffffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f100c000	ACPU_WDT 0          	 T	         0	            3fff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1000000	SCU 0               	 T	         0	            7fff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1030000	SPI_ahb_s0 0        	 T	         0	            7fff	RW 	''	''	''
acpu_axi_m0 0       	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1010000	UART_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1020000	UART_apb_s1 0       	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1040000	I2C_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1050000	GPT_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1070000	GPIO_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f1080000	DMA_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f10d0000	ddr_axil_s0 0       	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f10e0000	MBOX_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f10f0000	gbe_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f2000000	USB_axi_s0 0        	 O	         0	            ffff	RW 	''	''	''
acpu_axi_m0 0       	O	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
acpu_axi_m0 0       	O	  a0000000	fpga_ahb_s0 0       	 T	         0	        1fffffff	RW 	''	''	''
acpu_axi_m0 0       	O	         0	ddr_axi_s0 0        	 O	         0	        7fffffff	RW 	''	''	''
gbe_axi_m0 0        	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
gbe_axi_m0 0        	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
gbe_axi_m0 0        	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
gbe_axi_m0 0        	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
gbe_axi_m0 0        	O	         0	ddr_axi_s3 0        	 O	         0	        7fffffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1030000	SPI_ahb_s0 0        	 T	         0	            7fff	RW 	''	''	''
fpga_axi_m1 0       	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1010000	UART_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1020000	UART_apb_s1 0       	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1040000	I2C_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1050000	GPT_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1070000	GPIO_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f1080000	DMA_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f10d0000	ddr_axil_s0 0       	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f10e0000	MBOX_apb_s0 0       	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f10f0000	gbe_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f2000000	USB_axi_s0 0        	 O	         0	            ffff	RW 	''	''	''
fpga_axi_m1 0       	O	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
fpga_axi_m1 0       	O	         0	ddr_axi_s2 0        	 O	         0	        7fffffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  80000000	sram_axi_s0 0       	 O	         0	            ffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  84000000	sram_axi_s1 0       	 O	         0	            ffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  88000000	sram_axi_s2 0       	 O	         0	            ffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  8c000000	sram_axi_s3 0       	 O	         0	            ffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  f10a0000	FCB_apb_s0 0        	 T	         0	            ffff	RW 	''	''	''
pufcc_axi_m0 0      	O	  f3000000	SPI_mem_ahb 0       	 T	         0	          ffffff	RW 	''	''	''
pufcc_axi_m0 0      	O	         0	ddr_axi_s3 0        	 O	         0	        7fffffff	RW 	''	''	''
