<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version R-2021.03X+7t
  Project file /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/syntmp/run_option.xml
  Written on Wed Jul 13 15:35:06 2022


--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">mlp_conv2d_top</option>
     <option name="device_name" display_name="Device Name">rev_1: Achronix Speedster7t : AC7t1500ES0</option>
     <option name="impl_name" display_name="Implementation Name">rev_1</option>
     <option name="top_module" display_name="Top Module">mlp_conv2d_top</option>
     <option name="pipe" display_name="Pipelining">1</option>
     <option name="retiming" display_name="Retiming">1</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="maxfan" display_name="Fanout Guide">10000</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">1</option>
     <option name="no_sequential_opt" display_name="Disable Sequential Optimizations">0</option>
     <option name="fix_gated_and_generated_clocks" display_name="Clock Conversion">1</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

