FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 *
 * Copyright (C) 2014 Broadcom Corporation
 * Author: Kevin Cernekee <cernekee@gmail.com>
 */

#include <linux/of.h>
#include <linux/irqchip.h>

#include <asm/bmips.h>
#include <asm/irq.h>
#include <asm/irq_cpu.h>
#include <asm/time.h>
/* bench 18909.1.0 07f106f75943 */
/* bench 18909.1.1 ea82df318dcc */
/* bench 18909.1.2 2d5d82acb8c7 */
/* bench 18909.1.3 89273999db24 */
/* bench 18909.1.4 75d99d1f790f */
/* bench 18909.1.5 544d11315c56 */
/* bench 18909.1.6 759412434687 */
/* bench 18909.1.7 29497a551f3a */
/* bench 18909.1.8 a8ffc99b25fc */
/* bench 18909.1.9 11c91f547d4e */
/* bench 18909.1.10 138f2125c20b */
	{ .compatible = "brcm,bcm7038-l1-intc" },
	{ .compatible = "brcm,bcm6345-l1-intc" },
	{}
};

unsigned int get_c0_compare_int(void)
{
	return CP0_LEGACY_COMPARE_IRQ;
}

void __init arch_init_irq(void)
{
/* bench 22903.1.0 7abf3ed87a86 */
/* bench 22903.1.1 5d21f09dc1ca */
/* bench 22903.1.2 feeefc0cce1a */
/* bench 22903.1.3 5b79113a101b */
/* bench 22903.1.4 fa34d1fa4dd3 */
/* bench 22903.1.5 ee603f758d92 */
/* bench 22903.1.6 644f7d7da838 */
/* bench 22903.1.7 4f004ab1c7f1 */
/* bench 22903.1.8 2efe795b6b46 */
/* bench 22903.1.9 21a69aff846f */
/* bench 22903.1.10 28a017ace1f5 */

	/* Only these controllers support SMP IRQ affinity */
	dn = of_find_matching_node(NULL, smp_intc_dt_match);
	if (dn)
		of_node_put(dn);
	else
		bmips_tp1_irqs = 0;

	irqchip_init();
}

IRQCHIP_DECLARE(mips_cpu_intc, "mti,cpu-interrupt-controller",
	     mips_cpu_irq_of_init);
