#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 20 18:38:37 2021
# Process ID: 4824
# Current directory: C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/synth_2
# Command line: vivado.exe -log spiking_Web.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spiking_Web.tcl
# Log file: C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/synth_2/spiking_Web.vds
# Journal file: C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source spiking_Web.tcl -notrace
Command: synth_design -top spiking_Web -part xc7a35tcpg236-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 830.707 ; gain = 178.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spiking_Web' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:58]
	Parameter web_inputs bound to: 10 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 9 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 9 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-638] synthesizing module 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'input_detector' (1#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:41]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:53]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart' (2#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 8 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized1' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 8 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized1' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 7 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized3' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 7 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized3' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 6 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized5' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 6 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized5' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 5 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized7' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 5 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized7' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 4 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized9' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 4 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized9' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 3 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized11' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 3 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized11' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 2 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized13' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 2 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized13' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized15' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized15' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuron' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:114]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized17' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 1 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized17' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 12 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized19' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 12 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized19' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 13 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized21' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 13 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized21' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 14 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized23' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 14 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized23' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 15 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized25' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 15 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized25' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 16 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized27' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 16 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/uart.vhd:27' bound to instance 'uartx' of component 'uart' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized27' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 17 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'neuronal_cell' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:34' bound to instance 'input_neuronY' of component 'neuronal_cell' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:140]
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized29' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 17 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Synth 8-3491] module 'input_detector' declared at 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/input_detector.vhd:34' bound to instance 'holderx' of component 'input_detector' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:201]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized29' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 18 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized31' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 18 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized31' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 19 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized33' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 19 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized33' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 20 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized35' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 20 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized35' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 21 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized37' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 21 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized37' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 22 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized39' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 22 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized39' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 23 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized41' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 23 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized41' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 24 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized43' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 24 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized43' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 25 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized45' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 25 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized45' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 26 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized47' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 26 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized47' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 27 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized49' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 27 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized49' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 28 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized51' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 28 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized51' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 29 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized53' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 29 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized53' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 30 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized55' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 30 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized55' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 31 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronal_cell__parameterized57' [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
	Parameter N bound to: 10 - type: integer 
	Parameter ID bound to: 31 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 19200 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'neuronal_cell__parameterized57' (3#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/neuronal_cell.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'spiking_Web' (4#1) [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/sources_1/imports/sources vhdl/spiking_Web.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1316.805 ; gain = 664.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.512 ; gain = 682.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1334.512 ; gain = 682.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/constrs_1/imports/constrains basys3/red_neuronal_10entradas.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/constrs_1/imports/constrains basys3/red_neuronal_10entradas.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.srcs/constrs_1/imports/constrains basys3/red_neuronal_10entradas.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spiking_Web_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spiking_Web_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1401.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1401.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1401.004 ; gain = 749.168
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1401.004 ; gain = 749.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1401.004 ; gain = 749.168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized1'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized3'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized5'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized7'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized9'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized11'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized13'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized15'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized17'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized19'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized21'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized23'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized25'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized27'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized29'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized31'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized33'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized35'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized37'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized39'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized41'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized43'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized45'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized47'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized49'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized51'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized53'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized55'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'neuronal_cell__parameterized57'
INFO: [Synth 8-5546] ROM "transmit_blocks" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_instruction" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000100000000000 |                            00000
         working_stopped |           0000000010000000000000 |                            00010
             config_init |           0000000100000000000000 |                            00110
               wait_init |           0010000000000000000000 |                            00111
        wait_instruction |           0000000000000010000000 |                            01000
         set_instruction |           0100000000000000000000 |                            01001
      intruction_routing |           0000100000000000000000 |                            01010
              end_config |           0001000000000000000000 |                            10101
            wait_read_8b |           0000000000000000100000 |                            01011
               save_8bit |           0000000000000000001000 |                            01100
          buffer_refresh |           0000000000000000000001 |                            01110
           execute_write |           0000000000000000000010 |                            01101
                 send_8b |           0000000000000000010000 |                            01111
            wait_sending |           0000010000000000000000 |                            10000
   send_instruction_done |           0000000000000000000100 |                            10001
       wait_sending_done |           0000000000000100000000 |                            10010
      instruction_driver |           0000000000000001000000 |                            10011
           notmatch_wait |           0000000001000000000000 |                            10100
                soft_rst |           0000001000000000000000 |                            00001
   holder_pointer_driver |           0000000000010000000000 |                            00100
             voltage_sum |           0000000000001000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_iddle |           0000000000000000000001 |                            00000
         working_stopped |           0000000000000000000010 |                            00010
             config_init |           0000000000000000000100 |                            00110
               wait_init |           0000000000000000001000 |                            00111
        wait_instruction |           0000000000000000010000 |                            01000
         set_instruction |           0000000000000000100000 |                            01001
      intruction_routing |           0000000000000001000000 |                            01010
              end_config |           0000000000000010000000 |                            10101
            wait_read_8b |           0000000000000100000000 |                            01011
               save_8bit |           0000000000001000000000 |                            01100
          buffer_refresh |           0000000000010000000000 |                            01110
           execute_write |           0000000000100000000000 |                            01101
                 send_8b |           0000000001000000000000 |                            01111
            wait_sending |           0000000010000000000000 |                            10000
   send_instruction_done |           0000000100000000000000 |                            10001
       wait_sending_done |           0000001000000000000000 |                            10010
      instruction_driver |           0000010000000000000000 |                            10011
           notmatch_wait |           0000100000000000000000 |                            10100
                soft_rst |           0001000000000000000000 |                            00001
   holder_pointer_driver |           0010000000000000000000 |                            00100
             voltage_sum |           0100000000000000000000 |                            00011
            voltage_leak |           1000000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'neuronal_cell__parameterized57'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1401.004 ; gain = 749.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |spiking_Web__GB0 |           1|     28763|
|2     |spiking_Web__GB1 |           1|     12325|
|3     |spiking_Web__GB2 |           1|     35501|
|4     |spiking_Web__GB3 |           1|     31999|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 30    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 30    
	   2 Input      4 Bit       Adders := 140   
	   2 Input      3 Bit       Adders := 60    
	   2 Input      2 Bit       Adders := 30    
+---XORs : 
	   9 Input      1 Bit         XORs := 30    
	   8 Input      1 Bit         XORs := 30    
+---Registers : 
	               16 Bit    Registers := 240   
	               15 Bit    Registers := 30    
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 50    
	                9 Bit    Registers := 30    
	                8 Bit    Registers := 460   
	                4 Bit    Registers := 110   
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 680   
+---Muxes : 
	  48 Input     22 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 60    
	   3 Input     16 Bit        Muxes := 30    
	   2 Input     11 Bit        Muxes := 30    
	   2 Input     10 Bit        Muxes := 190   
	   6 Input     10 Bit        Muxes := 20    
	   5 Input     10 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 90    
	   2 Input      8 Bit        Muxes := 210   
	  10 Input      8 Bit        Muxes := 30    
	  22 Input      8 Bit        Muxes := 30    
	   2 Input      4 Bit        Muxes := 110   
	   3 Input      4 Bit        Muxes := 60    
	   4 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 150   
	  16 Input      3 Bit        Muxes := 30    
	   5 Input      3 Bit        Muxes := 30    
	   2 Input      2 Bit        Muxes := 30    
	  16 Input      2 Bit        Muxes := 30    
	   4 Input      2 Bit        Muxes := 30    
	   5 Input      2 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 2336  
	   3 Input      1 Bit        Muxes := 280   
	  16 Input      1 Bit        Muxes := 60    
	   4 Input      1 Bit        Muxes := 350   
	   6 Input      1 Bit        Muxes := 690   
	   5 Input      1 Bit        Muxes := 30    
	  12 Input      1 Bit        Muxes := 180   
	  14 Input      1 Bit        Muxes := 630   
	  15 Input      1 Bit        Muxes := 60    
	  22 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module input_detector__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 24    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module uart__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module input_detector__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module neuronal_cell__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  48 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:03:10 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |spiking_Web__GB0 |           1|     16539|
|2     |spiking_Web__GB1 |           1|      7107|
|3     |spiking_Web__GB2 |           1|     19512|
|4     |spiking_Web__GB3 |           1|     18542|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:03:16 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:44 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |spiking_Web__GB0 |           1|     16539|
|2     |spiking_Web__GB1 |           1|      7107|
|3     |spiking_Web__GB2 |           1|     19512|
|4     |spiking_Web__GB3 |           1|     18213|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:03:55 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:17 ; elapsed = 00:03:57 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:17 ; elapsed = 00:03:58 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:58 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:59 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:59 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:18 ; elapsed = 00:03:59 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   780|
|3     |LUT1   |   303|
|4     |LUT2   |  3712|
|5     |LUT3   |  1075|
|6     |LUT4   |  2109|
|7     |LUT5   |  2136|
|8     |LUT6   |  8262|
|9     |MUXF7  |   416|
|10    |FDCE   | 10200|
|11    |FDPE   |  1410|
|12    |IBUF   |    17|
|13    |OBUF   |    10|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               | 30432|
|2     |  \Column0[0].input_neuron              |neuronal_cell__parameterized17 |   802|
|3     |    \detectores[0].holderx              |input_detector_236             |    27|
|4     |    uartx                               |uart_237                       |   295|
|5     |  \Column0[1].input_neuron              |neuronal_cell__parameterized15 |   801|
|6     |    \detectores[0].holderx              |input_detector_234             |    19|
|7     |    uartx                               |uart_235                       |   294|
|8     |  \Column0[2].input_neuron              |neuronal_cell__parameterized13 |   785|
|9     |    \detectores[0].holderx              |input_detector_232             |    18|
|10    |    uartx                               |uart_233                       |   292|
|11    |  \Column0[3].input_neuron              |neuronal_cell__parameterized11 |   798|
|12    |    \detectores[0].holderx              |input_detector_230             |    18|
|13    |    uartx                               |uart_231                       |   296|
|14    |  \Column0[4].input_neuron              |neuronal_cell__parameterized9  |   791|
|15    |    \detectores[0].holderx              |input_detector_228             |    18|
|16    |    uartx                               |uart_229                       |   287|
|17    |  \Column0[5].input_neuron              |neuronal_cell__parameterized7  |   780|
|18    |    \detectores[0].holderx              |input_detector_226             |    18|
|19    |    uartx                               |uart_227                       |   286|
|20    |  \Column0[6].input_neuron              |neuronal_cell__parameterized5  |   785|
|21    |    \detectores[0].holderx              |input_detector_224             |    16|
|22    |    uartx                               |uart_225                       |   287|
|23    |  \Column0[7].input_neuron              |neuronal_cell__parameterized3  |   799|
|24    |    \detectores[0].holderx              |input_detector_222             |    18|
|25    |    uartx                               |uart_223                       |   285|
|26    |  \Column0[8].input_neuron              |neuronal_cell__parameterized1  |   784|
|27    |    \detectores[0].holderx              |input_detector_220             |    18|
|28    |    uartx                               |uart_221                       |   294|
|29    |  \Column0[9].input_neuron              |neuronal_cell                  |   800|
|30    |    \detectores[0].holderx              |input_detector_218             |    17|
|31    |    uartx                               |uart_219                       |   286|
|32    |  \ColumnX[1].NeuronY[0].input_neuronY  |neuronal_cell__parameterized19 |  1126|
|33    |    \detectores[0].holderx              |input_detector_207             |    12|
|34    |    \detectores[1].holderx              |input_detector_208             |     3|
|35    |    \detectores[2].holderx              |input_detector_209             |     2|
|36    |    \detectores[3].holderx              |input_detector_210             |     2|
|37    |    \detectores[4].holderx              |input_detector_211             |     2|
|38    |    \detectores[5].holderx              |input_detector_212             |     3|
|39    |    \detectores[6].holderx              |input_detector_213             |     2|
|40    |    \detectores[7].holderx              |input_detector_214             |     2|
|41    |    \detectores[8].holderx              |input_detector_215             |     2|
|42    |    \detectores[9].holderx              |input_detector_216             |    33|
|43    |    uartx                               |uart_217                       |   336|
|44    |  \ColumnX[1].NeuronY[1].input_neuronY  |neuronal_cell__parameterized21 |  1115|
|45    |    \detectores[0].holderx              |input_detector_196             |     2|
|46    |    \detectores[1].holderx              |input_detector_197             |    36|
|47    |    \detectores[2].holderx              |input_detector_198             |     2|
|48    |    \detectores[3].holderx              |input_detector_199             |     2|
|49    |    \detectores[4].holderx              |input_detector_200             |     2|
|50    |    \detectores[5].holderx              |input_detector_201             |     3|
|51    |    \detectores[6].holderx              |input_detector_202             |     2|
|52    |    \detectores[7].holderx              |input_detector_203             |     2|
|53    |    \detectores[8].holderx              |input_detector_204             |     9|
|54    |    \detectores[9].holderx              |input_detector_205             |     2|
|55    |    uartx                               |uart_206                       |   341|
|56    |  \ColumnX[1].NeuronY[2].input_neuronY  |neuronal_cell__parameterized23 |  1131|
|57    |    \detectores[0].holderx              |input_detector_185             |     2|
|58    |    \detectores[1].holderx              |input_detector_186             |     3|
|59    |    \detectores[2].holderx              |input_detector_187             |    12|
|60    |    \detectores[3].holderx              |input_detector_188             |     2|
|61    |    \detectores[4].holderx              |input_detector_189             |     2|
|62    |    \detectores[5].holderx              |input_detector_190             |     3|
|63    |    \detectores[6].holderx              |input_detector_191             |     2|
|64    |    \detectores[7].holderx              |input_detector_192             |     2|
|65    |    \detectores[8].holderx              |input_detector_193             |    33|
|66    |    \detectores[9].holderx              |input_detector_194             |     2|
|67    |    uartx                               |uart_195                       |   339|
|68    |  \ColumnX[1].NeuronY[3].input_neuronY  |neuronal_cell__parameterized25 |  1128|
|69    |    \detectores[0].holderx              |input_detector_174             |     2|
|70    |    \detectores[1].holderx              |input_detector_175             |     3|
|71    |    \detectores[2].holderx              |input_detector_176             |     2|
|72    |    \detectores[3].holderx              |input_detector_177             |    12|
|73    |    \detectores[4].holderx              |input_detector_178             |     2|
|74    |    \detectores[5].holderx              |input_detector_179             |     3|
|75    |    \detectores[6].holderx              |input_detector_180             |     2|
|76    |    \detectores[7].holderx              |input_detector_181             |     2|
|77    |    \detectores[8].holderx              |input_detector_182             |     2|
|78    |    \detectores[9].holderx              |input_detector_183             |    33|
|79    |    uartx                               |uart_184                       |   335|
|80    |  \ColumnX[1].NeuronY[4].input_neuronY  |neuronal_cell__parameterized27 |  1137|
|81    |    \detectores[0].holderx              |input_detector_163             |     2|
|82    |    \detectores[1].holderx              |input_detector_164             |     3|
|83    |    \detectores[2].holderx              |input_detector_165             |     2|
|84    |    \detectores[3].holderx              |input_detector_166             |     2|
|85    |    \detectores[4].holderx              |input_detector_167             |    12|
|86    |    \detectores[5].holderx              |input_detector_168             |     3|
|87    |    \detectores[6].holderx              |input_detector_169             |     2|
|88    |    \detectores[7].holderx              |input_detector_170             |     2|
|89    |    \detectores[8].holderx              |input_detector_171             |     2|
|90    |    \detectores[9].holderx              |input_detector_172             |    34|
|91    |    uartx                               |uart_173                       |   338|
|92    |  \ColumnX[1].NeuronY[5].input_neuronY  |neuronal_cell__parameterized29 |  1122|
|93    |    \detectores[0].holderx              |input_detector_152             |     2|
|94    |    \detectores[1].holderx              |input_detector_153             |     3|
|95    |    \detectores[2].holderx              |input_detector_154             |     2|
|96    |    \detectores[3].holderx              |input_detector_155             |     2|
|97    |    \detectores[4].holderx              |input_detector_156             |     2|
|98    |    \detectores[5].holderx              |input_detector_157             |    13|
|99    |    \detectores[6].holderx              |input_detector_158             |     2|
|100   |    \detectores[7].holderx              |input_detector_159             |     2|
|101   |    \detectores[8].holderx              |input_detector_160             |     2|
|102   |    \detectores[9].holderx              |input_detector_161             |    34|
|103   |    uartx                               |uart_162                       |   328|
|104   |  \ColumnX[1].NeuronY[6].input_neuronY  |neuronal_cell__parameterized31 |  1120|
|105   |    \detectores[0].holderx              |input_detector_141             |     2|
|106   |    \detectores[1].holderx              |input_detector_142             |     2|
|107   |    \detectores[2].holderx              |input_detector_143             |     3|
|108   |    \detectores[3].holderx              |input_detector_144             |     2|
|109   |    \detectores[4].holderx              |input_detector_145             |     1|
|110   |    \detectores[5].holderx              |input_detector_146             |     2|
|111   |    \detectores[6].holderx              |input_detector_147             |    12|
|112   |    \detectores[7].holderx              |input_detector_148             |    27|
|113   |    \detectores[8].holderx              |input_detector_149             |     9|
|114   |    \detectores[9].holderx              |input_detector_150             |     2|
|115   |    uartx                               |uart_151                       |   332|
|116   |  \ColumnX[1].NeuronY[7].input_neuronY  |neuronal_cell__parameterized33 |  1120|
|117   |    \detectores[0].holderx              |input_detector_130             |     2|
|118   |    \detectores[1].holderx              |input_detector_131             |     2|
|119   |    \detectores[2].holderx              |input_detector_132             |     3|
|120   |    \detectores[3].holderx              |input_detector_133             |     2|
|121   |    \detectores[4].holderx              |input_detector_134             |     1|
|122   |    \detectores[5].holderx              |input_detector_135             |     2|
|123   |    \detectores[6].holderx              |input_detector_136             |     2|
|124   |    \detectores[7].holderx              |input_detector_137             |    37|
|125   |    \detectores[8].holderx              |input_detector_138             |     9|
|126   |    \detectores[9].holderx              |input_detector_139             |     2|
|127   |    uartx                               |uart_140                       |   332|
|128   |  \ColumnX[1].NeuronY[8].input_neuronY  |neuronal_cell__parameterized35 |  1125|
|129   |    \detectores[0].holderx              |input_detector_119             |     2|
|130   |    \detectores[1].holderx              |input_detector_120             |     2|
|131   |    \detectores[2].holderx              |input_detector_121             |     3|
|132   |    \detectores[3].holderx              |input_detector_122             |     2|
|133   |    \detectores[4].holderx              |input_detector_123             |     2|
|134   |    \detectores[5].holderx              |input_detector_124             |     1|
|135   |    \detectores[6].holderx              |input_detector_125             |    28|
|136   |    \detectores[7].holderx              |input_detector_126             |     2|
|137   |    \detectores[8].holderx              |input_detector_127             |    12|
|138   |    \detectores[9].holderx              |input_detector_128             |     9|
|139   |    uartx                               |uart_129                       |   337|
|140   |  \ColumnX[1].NeuronY[9].input_neuronY  |neuronal_cell__parameterized37 |  1127|
|141   |    \detectores[0].holderx              |input_detector_108             |     2|
|142   |    \detectores[1].holderx              |input_detector_109             |     3|
|143   |    \detectores[2].holderx              |input_detector_110             |     2|
|144   |    \detectores[3].holderx              |input_detector_111             |     2|
|145   |    \detectores[4].holderx              |input_detector_112             |     2|
|146   |    \detectores[5].holderx              |input_detector_113             |     3|
|147   |    \detectores[6].holderx              |input_detector_114             |     2|
|148   |    \detectores[7].holderx              |input_detector_115             |     2|
|149   |    \detectores[8].holderx              |input_detector_116             |     2|
|150   |    \detectores[9].holderx              |input_detector_117             |    43|
|151   |    uartx                               |uart_118                       |   337|
|152   |  \ColumnX[2].NeuronY[0].input_neuronY  |neuronal_cell__parameterized39 |  1114|
|153   |    \detectores[0].holderx              |input_detector_97              |     2|
|154   |    \detectores[1].holderx              |input_detector_98              |     3|
|155   |    \detectores[2].holderx              |input_detector_99              |     2|
|156   |    \detectores[3].holderx              |input_detector_100             |     2|
|157   |    \detectores[4].holderx              |input_detector_101             |     2|
|158   |    \detectores[5].holderx              |input_detector_102             |    26|
|159   |    \detectores[6].holderx              |input_detector_103             |     2|
|160   |    \detectores[7].holderx              |input_detector_104             |     2|
|161   |    \detectores[8].holderx              |input_detector_105             |     2|
|162   |    \detectores[9].holderx              |input_detector_106             |     3|
|163   |    uartx                               |uart_107                       |   330|
|164   |  \ColumnX[2].NeuronY[1].input_neuronY  |neuronal_cell__parameterized41 |  1129|
|165   |    \detectores[0].holderx              |input_detector_86              |     2|
|166   |    \detectores[1].holderx              |input_detector_87              |     3|
|167   |    \detectores[2].holderx              |input_detector_88              |     2|
|168   |    \detectores[3].holderx              |input_detector_89              |     2|
|169   |    \detectores[4].holderx              |input_detector_90              |     2|
|170   |    \detectores[5].holderx              |input_detector_91              |    25|
|171   |    \detectores[6].holderx              |input_detector_92              |     2|
|172   |    \detectores[7].holderx              |input_detector_93              |     2|
|173   |    \detectores[8].holderx              |input_detector_94              |     2|
|174   |    \detectores[9].holderx              |input_detector_95              |     3|
|175   |    uartx                               |uart_96                        |   342|
|176   |  \ColumnX[2].NeuronY[2].input_neuronY  |neuronal_cell__parameterized43 |  1132|
|177   |    \detectores[0].holderx              |input_detector_75              |     2|
|178   |    \detectores[1].holderx              |input_detector_76              |     3|
|179   |    \detectores[2].holderx              |input_detector_77              |     2|
|180   |    \detectores[3].holderx              |input_detector_78              |     2|
|181   |    \detectores[4].holderx              |input_detector_79              |     2|
|182   |    \detectores[5].holderx              |input_detector_80              |     3|
|183   |    \detectores[6].holderx              |input_detector_81              |     2|
|184   |    \detectores[7].holderx              |input_detector_82              |     2|
|185   |    \detectores[8].holderx              |input_detector_83              |     2|
|186   |    \detectores[9].holderx              |input_detector_84              |    25|
|187   |    uartx                               |uart_85                        |   338|
|188   |  \ColumnX[2].NeuronY[3].input_neuronY  |neuronal_cell__parameterized45 |  1120|
|189   |    \detectores[0].holderx              |input_detector_64              |     2|
|190   |    \detectores[1].holderx              |input_detector_65              |     3|
|191   |    \detectores[2].holderx              |input_detector_66              |     2|
|192   |    \detectores[3].holderx              |input_detector_67              |     2|
|193   |    \detectores[4].holderx              |input_detector_68              |     2|
|194   |    \detectores[5].holderx              |input_detector_69              |     3|
|195   |    \detectores[6].holderx              |input_detector_70              |     2|
|196   |    \detectores[7].holderx              |input_detector_71              |     2|
|197   |    \detectores[8].holderx              |input_detector_72              |     2|
|198   |    \detectores[9].holderx              |input_detector_73              |    21|
|199   |    uartx                               |uart_74                        |   329|
|200   |  \ColumnX[2].NeuronY[4].input_neuronY  |neuronal_cell__parameterized47 |  1123|
|201   |    \detectores[0].holderx              |input_detector_53              |     2|
|202   |    \detectores[1].holderx              |input_detector_54              |     3|
|203   |    \detectores[2].holderx              |input_detector_55              |     2|
|204   |    \detectores[3].holderx              |input_detector_56              |     2|
|205   |    \detectores[4].holderx              |input_detector_57              |     2|
|206   |    \detectores[5].holderx              |input_detector_58              |     3|
|207   |    \detectores[6].holderx              |input_detector_59              |     2|
|208   |    \detectores[7].holderx              |input_detector_60              |     2|
|209   |    \detectores[8].holderx              |input_detector_61              |    23|
|210   |    \detectores[9].holderx              |input_detector_62              |     2|
|211   |    uartx                               |uart_63                        |   333|
|212   |  \ColumnX[2].NeuronY[5].input_neuronY  |neuronal_cell__parameterized49 |  1125|
|213   |    \detectores[0].holderx              |input_detector_42              |     2|
|214   |    \detectores[1].holderx              |input_detector_43              |     3|
|215   |    \detectores[2].holderx              |input_detector_44              |     2|
|216   |    \detectores[3].holderx              |input_detector_45              |     2|
|217   |    \detectores[4].holderx              |input_detector_46              |     2|
|218   |    \detectores[5].holderx              |input_detector_47              |    19|
|219   |    \detectores[6].holderx              |input_detector_48              |     2|
|220   |    \detectores[7].holderx              |input_detector_49              |     2|
|221   |    \detectores[8].holderx              |input_detector_50              |     2|
|222   |    \detectores[9].holderx              |input_detector_51              |     9|
|223   |    uartx                               |uart_52                        |   332|
|224   |  \ColumnX[2].NeuronY[6].input_neuronY  |neuronal_cell__parameterized51 |  1118|
|225   |    \detectores[0].holderx              |input_detector_31              |     3|
|226   |    \detectores[1].holderx              |input_detector_32              |     2|
|227   |    \detectores[2].holderx              |input_detector_33              |     2|
|228   |    \detectores[3].holderx              |input_detector_34              |     1|
|229   |    \detectores[4].holderx              |input_detector_35              |     1|
|230   |    \detectores[5].holderx              |input_detector_36              |    22|
|231   |    \detectores[6].holderx              |input_detector_37              |     2|
|232   |    \detectores[7].holderx              |input_detector_38              |     2|
|233   |    \detectores[8].holderx              |input_detector_39              |     4|
|234   |    \detectores[9].holderx              |input_detector_40              |     2|
|235   |    uartx                               |uart_41                        |   332|
|236   |  \ColumnX[2].NeuronY[7].input_neuronY  |neuronal_cell__parameterized53 |  1122|
|237   |    \detectores[0].holderx              |input_detector_20              |     1|
|238   |    \detectores[1].holderx              |input_detector_21              |     2|
|239   |    \detectores[2].holderx              |input_detector_22              |     2|
|240   |    \detectores[3].holderx              |input_detector_23              |     1|
|241   |    \detectores[4].holderx              |input_detector_24              |    16|
|242   |    \detectores[5].holderx              |input_detector_25              |     3|
|243   |    \detectores[6].holderx              |input_detector_26              |     3|
|244   |    \detectores[7].holderx              |input_detector_27              |     2|
|245   |    \detectores[8].holderx              |input_detector_28              |     9|
|246   |    \detectores[9].holderx              |input_detector_29              |     2|
|247   |    uartx                               |uart_30                        |   332|
|248   |  \ColumnX[2].NeuronY[8].input_neuronY  |neuronal_cell__parameterized55 |  1124|
|249   |    \detectores[0].holderx              |input_detector_9               |     2|
|250   |    \detectores[1].holderx              |input_detector_10              |     3|
|251   |    \detectores[2].holderx              |input_detector_11              |     2|
|252   |    \detectores[3].holderx              |input_detector_12              |     2|
|253   |    \detectores[4].holderx              |input_detector_13              |     2|
|254   |    \detectores[5].holderx              |input_detector_14              |     3|
|255   |    \detectores[6].holderx              |input_detector_15              |     2|
|256   |    \detectores[7].holderx              |input_detector_16              |     2|
|257   |    \detectores[8].holderx              |input_detector_17              |     2|
|258   |    \detectores[9].holderx              |input_detector_18              |    23|
|259   |    uartx                               |uart_19                        |   338|
|260   |  \ColumnX[2].NeuronY[9].input_neuronY  |neuronal_cell__parameterized57 |  1120|
|261   |    \detectores[0].holderx              |input_detector                 |     2|
|262   |    \detectores[1].holderx              |input_detector_0               |     3|
|263   |    \detectores[2].holderx              |input_detector_1               |     2|
|264   |    \detectores[3].holderx              |input_detector_2               |     2|
|265   |    \detectores[4].holderx              |input_detector_3               |     2|
|266   |    \detectores[5].holderx              |input_detector_4               |     3|
|267   |    \detectores[6].holderx              |input_detector_5               |     2|
|268   |    \detectores[7].holderx              |input_detector_6               |     2|
|269   |    \detectores[8].holderx              |input_detector_7               |     2|
|270   |    \detectores[9].holderx              |input_detector_8               |    23|
|271   |    uartx                               |uart                           |   332|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:18 ; elapsed = 00:03:59 . Memory (MB): peak = 1482.563 ; gain = 830.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:03:51 . Memory (MB): peak = 1482.563 ; gain = 764.234
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:59 . Memory (MB): peak = 1482.563 ; gain = 830.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1482.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
300 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:04:09 . Memory (MB): peak = 1482.563 ; gain = 1083.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1482.563 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/TFG VHDL versiones/23_12_2020/red_neuronal_pulsante/red_neuronal_pulsante.runs/synth_2/spiking_Web.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spiking_Web_utilization_synth.rpt -pb spiking_Web_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 18:42:58 2021...
