============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:10:02 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                       Type               Fanout Load Slew Delay Arrival   
                                  (Domain)                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R 
(fp.sdc_line_33_72_1)    ext delay                                      +500     500 R 
udma_apb_paddr[11]       in port                           6  6.5    0    +0     500 R 
g205862/A1                                                                +0     500   
g205862/ZN               INR2OPTPBD1BWP16P90(timing)       2  2.4   31   +35     535 R 
g205858/I                                                                 +0     535   
g205858/ZN               INVSKND1BWP16P90LVT(timing)       1  1.3   13   +14     549 F 
g205849/A1                                                                +0     549   
g205849/ZN               NR2SKPBD1BWP16P90(timing)         3  3.7   44   +34     583 R 
g205843/I                                                                 +0     583   
g205843/ZN               INVSKND1BWP16P90LVT(timing)       2  2.1   19   +20     603 F 
g205825/A1                                                                +0     603   
g205825/Z                CKOR2D1BWP16P90(timing)           2  3.0   22   +42     645 F 
g205810/A1                                                                +0     645   
g205810/ZN               NR2SKPD1BWP16P90(timing)          2  2.2   38   +29     674 R 
i_hyper_udma_hyperbus_i/cfg_valid_i[3] 
  g529937/A1                                                              +0     674   
  g529937/ZN             ND2SKND1BWP16P90(timing)          8  7.6   81   +66     739 F 
  g514459/A1                                                              +0     739   
  g514459/Z              OR2D0BWP16P90(timing)             5  4.8   62   +90     829 F 
  g512742/A1                                                              +0     829   
  g512742/Z              CKAN2D1BWP16P90(timing)          21 17.4   98  +100     929 F 
  g509435/C1                                                              +0     929   
  g509435/ZN             AOI222D0BWP16P90(timing)          1  1.2   90   +96    1025 R 
  g508536/A2                                                              +0    1025   
  g508536/ZN             ND4D0BWP16P90(timing)             1  1.2   72   +78    1103 F 
i_hyper_udma_hyperbus_i/cfg_data_o[3][8] 
g305545/A1                                                                +0    1103   
g305545/ZN               ND2D0BWP16P90(timing)             1  1.2   33   +41    1144 R 
g301653/A1                                                                +0    1144   
g301653/ZN               ND4D0BWP16P90(timing)             1  1.2   70   +59    1203 F 
g301517/C                                                                 +0    1203   
g301517/ZN               AOI221D0BWP16P90(timing)          1  1.2   74   +73    1276 R 
g301166/A1                                                                +0    1276   
g301166/ZN               ND4D0BWP16P90(timing)             1  1.2   73   +72    1348 F 
g301088/A1                                                                +0    1348   
g301088/ZN               NR4D0BWP16P90(timing)             1  1.2   76   +72    1420 R 
g300891/A2                                                                +0    1420   
g300891/ZN               ND3D0BWP16P90(timing)             1  0.8   45   +54    1474 F 
udma_apb_prdata[8]       interconnect                               45    +0    1474 F 
                         out port                                         +0    1474 F 
(fp.sdc_line_36_941_1)   ext delay                                      +500    1974 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R 
---------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :      26ps 
Start-point  : udma_apb_paddr[11]
End-point    : udma_apb_prdata[8]

