
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -390 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/pa.fromHdl.tcl
# create_project -name keyboard_comunication -dir "C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/planAhead_run_1" -part xc3s200ft256-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ps2_rx.ucf" [current_fileset -constrset]
Adding file 'C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/ps2_rx.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {fallingEdgeDetector.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debouncer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ps2_rx.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top ps2_rx $srcset
# add_files [list {ps2_rx.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200ft256-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/fallingEdgeDetector.vhd" into library work
Parsing VHDL file "C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/debouncer.vhd" into library work
Parsing VHDL file "C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/ps2_rx.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/ps2_rx.ucf]
Finished Parsing UCF File [C:/Users/xslade18/Desktop/bndi-master/keyboard_comunication/ps2_rx.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 21b064ac
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 510.543 ; gain = 114.879
update_compile_order -fileset sim_1
startgroup
set_property package_pin K12 [get_ports {ps_out[0]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {ps_out[1]}]
endgroup
startgroup
set_property package_pin L12 [get_ports {ps_out[2]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {ps_out[3]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {ps_out[4]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {ps_out[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {ps_out[6]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {ps_out[7]}]
endgroup
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
startgroup
set_property package_pin M16 [get_ports ps2_c]
endgroup
startgroup
set_property package_pin M15 [get_ports ps2_d]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 26 17:05:47 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
