// Seed: 1140703308
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = -1;
  tri id_4;
  assign id_4 = id_3 <= -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_8
  );
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output supply1 id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  inout uwire id_1;
  assign id_8 = id_11;
  wor   id_21 = -1;
  logic id_22;
  assign id_15 = id_20;
  wire [id_2 : -1] id_23;
  assign id_1 = 1 == -1'h0;
  assign id_9 = id_18 + 1;
endmodule
