0.7
2020.2
May 22 2025
00:13:55
C:/Projects/VivadoProjects/spi_controller/spi_controller.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sim_1/new/fifo_buffer_tb.sv,1763181734,systemVerilog,,,,fifo_buffer_tb,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sim_1/new/serial_clock_tb.sv,1763602496,systemVerilog,,,,serial_clock_tb,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sim_1/new/spi_controller_tb.sv,1763663921,systemVerilog,,,,spi_controller_tb,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/fifo_buffer.v,1763181660,verilog,,C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/serial_clock.v,,fifo_buffer,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/serial_clock.v,1763602250,verilog,,C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/spi_controller.v,,serial_clock,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/spi_controller.v,1763665186,verilog,,,,spi_controller,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
