<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_TimeController_0_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_TimeController_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_usp_rf_data_converter_0_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_proc_sys_reset_0_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_DAC_Controller_0_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_DAC_Controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_xbar_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_auto_ds_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TEST_02_Block_auto_pc_0_synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/TEST_02_Block_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_10/TEST_02.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="TEST_02_Block_TimeController_0_0_synth_1"/>
		<Parent Id="TEST_02_Block_usp_rf_data_converter_0_0_synth_1"/>
		<Parent Id="TEST_02_Block_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="TEST_02_Block_DAC_Controller_0_0_synth_1"/>
		<Parent Id="TEST_02_Block_xbar_0_synth_1"/>
		<Parent Id="TEST_02_Block_auto_ds_0_synth_1"/>
		<Parent Id="TEST_02_Block_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

