{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617998672700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617998672701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:04:32 2021 " "Processing started: Fri Apr 09 17:04:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617998672701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617998672701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorNrisc -c processadorNrisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617998672701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617998673167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadornrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file processadornrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 processadorNrisc " "Found entity 1: processadorNrisc" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617998673231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemDados.v(20) " "Verilog HDL information at MemDados.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "MemDados.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemDados.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617998673235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simula.v 3 3 " "Found 3 design units, including 3 entities, in source file simula.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucao " "Found entity 1: MemInstrucao" {  } { { "MemInstrucao.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemInstrucao.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673235 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemDados " "Found entity 2: MemDados" {  } { { "MemDados.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemDados.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673235 ""} { "Info" "ISGN_ENTITY_NAME" "3 simula " "Found entity 3: simula" {  } { { "simula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/simula.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617998673235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset simula.v(19) " "Verilog HDL Implicit Net warning at simula.v(19): created implicit net for \"reset\"" {  } { { "simula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/simula.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617998673236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processadorNrisc " "Elaborating entity \"processadorNrisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617998673292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorNrisc.v(64) " "Verilog HDL assignment warning at processadorNrisc.v(64): truncated value with size 32 to match size of target (8)" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617998673295 "|processadorNrisc"}
{ "Warning" "WSGN_SEARCH_FILE" "controle.v 1 1 " "Using design file controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "controle.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/controle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "processadorNrisc.v" "controle" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor.v 1 1 " "Using design file extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "extensor.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:extensor " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:extensor\"" {  } { { "processadorNrisc.v" "extensor" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673334 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.v " "Entity \"MUX\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/mux.v" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1617998673355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.v 1 1 " "Using design file mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:muxPreULA " "Elaborating entity \"MUX\" for hierarchy \"MUX:muxPreULA\"" {  } { { "processadorNrisc.v" "muxPreULA" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:Ula\"" {  } { { "processadorNrisc.v" "Ula" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673377 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(24) " "Verilog HDL Case Statement warning at ula.v(24): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1617998673378 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado_ULA ula.v(24) " "Verilog HDL Always Construct warning at ula.v(24): inferring latch(es) for variable \"Resultado_ULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617998673378 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zerotmp ula.v(24) " "Verilog HDL Always Construct warning at ula.v(24): inferring latch(es) for variable \"zerotmp\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zerotmp ula.v(24) " "Inferred latch for \"zerotmp\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[0\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[0\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[1\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[1\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[2\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[2\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[3\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[3\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[4\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[4\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[5\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[5\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[6\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[6\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[7\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[7\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617998673379 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WSGN_SEARCH_FILE" "registradores.v 1 1 " "Using design file registradores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/registradores.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:banco_reg " "Elaborating entity \"registradores\" for hierarchy \"registradores:banco_reg\"" {  } { { "processadorNrisc.v" "banco_reg" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_module " "Elaborating entity \"PC\" for hierarchy \"PC:PC_module\"" {  } { { "processadorNrisc.v" "PC_module" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor5to8.v 1 1 " "Using design file extensor5to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor5to8 " "Found entity 1: Extensor5to8" {  } { { "extensor5to8.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor5to8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor5to8 Extensor5to8:extensorJump " "Elaborating entity \"Extensor5to8\" for hierarchy \"Extensor5to8:extensorJump\"" {  } { { "processadorNrisc.v" "extensorJump" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor2to8.v 1 1 " "Using design file extensor2to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor2to8 " "Found entity 1: Extensor2to8" {  } { { "extensor2to8.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor2to8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617998673462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1617998673462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor2to8 Extensor2to8:extensorBEQ " "Elaborating entity \"Extensor2to8\" for hierarchy \"Extensor2to8:extensorBEQ\"" {  } { { "processadorNrisc.v" "extensorBEQ" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617998673464 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registradores:banco_reg\|banco " "RAM logic \"registradores:banco_reg\|banco\" is uninferred due to inappropriate RAM size" {  } { { "registradores.v" "banco" { Text "F:/altera/projetos/Aula10/processadorNrisc/registradores.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1617998673663 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1617998673663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|zerotmp " "Latch ULA:Ula\|zerotmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[7\] " "Ports D and ENA on the latch are fed by the same signal instr\[7\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673981 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[0\] " "Latch ULA:Ula\|Resultado_ULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673982 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[1\] " "Latch ULA:Ula\|Resultado_ULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673982 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[2\] " "Latch ULA:Ula\|Resultado_ULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673982 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[3\] " "Latch ULA:Ula\|Resultado_ULA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673982 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[4\] " "Latch ULA:Ula\|Resultado_ULA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673982 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[5\] " "Latch ULA:Ula\|Resultado_ULA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673983 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[6\] " "Latch ULA:Ula\|Resultado_ULA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673983 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[7\] " "Latch ULA:Ula\|Resultado_ULA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617998673983 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617998673983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[3\] GND " "Pin \"Endereco\[3\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617998674036 "|processadorNrisc|Endereco[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[4\] GND " "Pin \"Endereco\[4\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617998674036 "|processadorNrisc|Endereco[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[5\] GND " "Pin \"Endereco\[5\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617998674036 "|processadorNrisc|Endereco[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[6\] GND " "Pin \"Endereco\[6\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617998674036 "|processadorNrisc|Endereco[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[7\] GND " "Pin \"Endereco\[7\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617998674036 "|processadorNrisc|Endereco[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617998674036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.map.smsg " "Generated suppressed messages file F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1617998674221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617998674352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617998674352 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617998674416 "|processadorNrisc|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617998674416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617998674417 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617998674417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617998674417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617998674417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617998674442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:04:34 2021 " "Processing ended: Fri Apr 09 17:04:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617998674442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617998674442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617998674442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617998674442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617998675837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617998675840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:04:35 2021 " "Processing started: Fri Apr 09 17:04:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617998675840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617998675840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617998675840 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617998675959 ""}
{ "Info" "0" "" "Project  = processadorNrisc" {  } {  } 0 0 "Project  = processadorNrisc" 0 0 "Fitter" 0 0 1617998675960 ""}
{ "Info" "0" "" "Revision = processadorNrisc" {  } {  } 0 0 "Revision = processadorNrisc" 0 0 "Fitter" 0 0 1617998675960 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1617998676063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processadorNrisc EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processadorNrisc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617998676072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617998676115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617998676115 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617998676192 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617998676204 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617998676882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617998676882 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617998676882 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617998676884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617998676884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617998676884 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617998676884 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[0\] " "Pin Endereco\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[0] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[1\] " "Pin Endereco\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[1] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[2\] " "Pin Endereco\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[2] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[3\] " "Pin Endereco\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[3] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[4\] " "Pin Endereco\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[4] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[5\] " "Pin Endereco\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[5] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[6\] " "Pin Endereco\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[6] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Endereco\[7\] " "Pin Endereco\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Endereco[7] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Endereco[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[0\] " "Pin DadoPraEscrever\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[0] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[1\] " "Pin DadoPraEscrever\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[1] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[2\] " "Pin DadoPraEscrever\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[2] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[3\] " "Pin DadoPraEscrever\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[3] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[4\] " "Pin DadoPraEscrever\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[4] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[5\] " "Pin DadoPraEscrever\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[5] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[6\] " "Pin DadoPraEscrever\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[6] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoPraEscrever\[7\] " "Pin DadoPraEscrever\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoPraEscrever[7] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoPraEscrever[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 11 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EscreverMemoria " "Pin EscreverMemoria not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EscreverMemoria } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 12 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EscreverMemoria } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LerMemoria " "Pin LerMemoria not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LerMemoria } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 12 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LerMemoria } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 11 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[0\] " "Pin DadoLido\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[0] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[1\] " "Pin DadoLido\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[1] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[2\] " "Pin DadoLido\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[2] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[3\] " "Pin DadoLido\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[3] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[4\] " "Pin DadoLido\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[4] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[5\] " "Pin DadoLido\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[5] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[6\] " "Pin DadoLido\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[6] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadoLido\[7\] " "Pin DadoLido\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DadoLido[7] } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DadoLido[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617998677029 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1617998677029 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1617998677166 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorNrisc.sdc " "Synopsys Design Constraints File file not found: 'processadorNrisc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617998677167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617998677168 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ula\|Mux8~0  from: datad  to: combout " "Cell: Ula\|Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617998677170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1617998677170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617998677172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617998677189 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 11 0 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617998677189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:Ula\|Mux8~0  " "Automatically promoted node ULA:Ula\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1617998677189 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA:Ula|Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617998677189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617998677273 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617998677274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617998677274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617998677275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617998677275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617998677276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617998677276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617998677276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617998677277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1617998677278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617998677278 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 17 26 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 17 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1617998677280 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1617998677280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1617998677280 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617998677282 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1617998677282 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1617998677282 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617998677318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617998679748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617998679906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617998679915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617998681826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617998681826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617998681906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "F:/altera/projetos/Aula10/processadorNrisc/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1617998683895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617998683895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617998684695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1617998684697 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617998684697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1617998684709 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617998684712 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[0\] 0 " "Pin \"Endereco\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[1\] 0 " "Pin \"Endereco\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[2\] 0 " "Pin \"Endereco\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[3\] 0 " "Pin \"Endereco\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[4\] 0 " "Pin \"Endereco\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[5\] 0 " "Pin \"Endereco\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[6\] 0 " "Pin \"Endereco\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Endereco\[7\] 0 " "Pin \"Endereco\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[0\] 0 " "Pin \"DadoPraEscrever\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[1\] 0 " "Pin \"DadoPraEscrever\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[2\] 0 " "Pin \"DadoPraEscrever\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[3\] 0 " "Pin \"DadoPraEscrever\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[4\] 0 " "Pin \"DadoPraEscrever\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[5\] 0 " "Pin \"DadoPraEscrever\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[6\] 0 " "Pin \"DadoPraEscrever\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadoPraEscrever\[7\] 0 " "Pin \"DadoPraEscrever\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EscreverMemoria 0 " "Pin \"EscreverMemoria\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LerMemoria 0 " "Pin \"LerMemoria\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1617998684719 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1617998684719 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617998684873 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617998684895 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617998685093 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617998685509 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1617998685650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.fit.smsg " "Generated suppressed messages file F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617998685770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617998685954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:04:45 2021 " "Processing ended: Fri Apr 09 17:04:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617998685954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617998685954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617998685954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617998685954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617998687098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617998687099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:04:46 2021 " "Processing started: Fri Apr 09 17:04:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617998687099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617998687099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617998687099 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1617998688740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617998688809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617998689517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:04:49 2021 " "Processing ended: Fri Apr 09 17:04:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617998689517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617998689517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617998689517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617998689517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617998690131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617998691002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:04:50 2021 " "Processing started: Fri Apr 09 17:04:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617998691003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617998691003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorNrisc -c processadorNrisc " "Command: quartus_sta processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617998691003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1617998691113 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617998691307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617998691360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617998691360 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1617998691470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorNrisc.sdc " "Synopsys Design Constraints File file not found: 'processadorNrisc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1617998691484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1617998691485 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691486 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instr\[5\] instr\[5\] " "create_clock -period 1.000 -name instr\[5\] instr\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691486 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691486 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ula\|Mux8~0  from: datad  to: combout " "Cell: Ula\|Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691490 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617998691490 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1617998691492 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1617998691504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617998691517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.800 " "Worst-case setup slack is -3.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.800       -31.620 instr\[5\]  " "   -3.800       -31.620 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.901       -90.304 clock  " "   -2.901       -90.304 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042         0.000 clock  " "    0.042         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722         0.000 instr\[5\]  " "    0.722         0.000 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617998691545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617998691560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 clock  " "   -1.380       -41.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 instr\[5\]  " "   -1.222        -1.222 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691563 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1617998691722 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1617998691725 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ula\|Mux8~0  from: datad  to: combout " "Cell: Ula\|Mux8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1617998691745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1617998691749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.385 " "Worst-case setup slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385        -8.933 instr\[5\]  " "   -1.385        -8.933 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723       -17.833 clock  " "   -0.723       -17.833 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.351 " "Worst-case hold slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351        -2.477 clock  " "   -0.351        -2.477 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051        -0.136 instr\[5\]  " "   -0.051        -0.136 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617998691848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617998691854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 clock  " "   -1.380       -41.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 instr\[5\]  " "   -1.222        -1.222 instr\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1617998691870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1617998691870 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1617998692025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617998692069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617998692070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617998692199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:04:52 2021 " "Processing ended: Fri Apr 09 17:04:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617998692199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617998692199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617998692199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617998692199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617998693453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617998693453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:04:53 2021 " "Processing started: Fri Apr 09 17:04:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617998693453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617998693453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617998693453 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processadorNrisc.vo\", \"processadorNrisc_fast.vo processadorNrisc_v.sdo processadorNrisc_v_fast.sdo F:/altera/projetos/Aula10/processadorNrisc/simulation/modelsim/ simulation " "Generated files \"processadorNrisc.vo\", \"processadorNrisc_fast.vo\", \"processadorNrisc_v.sdo\" and \"processadorNrisc_v_fast.sdo\" in directory \"F:/altera/projetos/Aula10/processadorNrisc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1617998693956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617998694010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:04:54 2021 " "Processing ended: Fri Apr 09 17:04:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617998694010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617998694010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617998694010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617998694010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617998694632 ""}
