#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55eecb9d2e00 .scope module, "ram_tb" "ram_tb" 2 1;
 .timescale 0 0;
P_0x55eecb9c2bf0 .param/l "clock_period" 0 2 17, +C4<00000000000000000000000000001010>;
P_0x55eecb9c2c30 .param/l "data_width" 0 2 3, +C4<00000000000000000000000000001000>;
v0x55eecb9f08e0_0 .var "addr", 2 0;
v0x55eecb9f09c0_0 .var "clock", 0 0;
v0x55eecb9f0a90_0 .var "di", 7 0;
v0x55eecb9f0b90_0 .net "do", 7 0, v0x55eecb9f02f0_0;  1 drivers
v0x55eecb9f0c60_0 .var "en", 0 0;
v0x55eecb9f0d00_0 .var/i "i", 31 0;
v0x55eecb9f0da0_0 .var "reset", 0 0;
v0x55eecb9f0e70_0 .var "we", 0 0;
S_0x55eecb997030 .scope module, "r1" "ram" 2 15, 3 1 0, S_0x55eecb9d2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 3 "addr"
    .port_info 5 /INPUT 8 "di"
    .port_info 6 /OUTPUT 8 "do"
P_0x55eecb997200 .param/l "data_width" 0 3 1, +C4<00000000000000000000000000001000>;
v0x55eecb9972d0_0 .net "addr", 2 0, v0x55eecb9f08e0_0;  1 drivers
v0x55eecb9f0140_0 .net "clock", 0 0, v0x55eecb9f09c0_0;  1 drivers
v0x55eecb9f0200_0 .net "di", 7 0, v0x55eecb9f0a90_0;  1 drivers
v0x55eecb9f02f0_0 .var "do", 7 0;
v0x55eecb9f03d0_0 .net "en", 0 0, v0x55eecb9f0c60_0;  1 drivers
v0x55eecb9f04e0_0 .var/i "i", 31 0;
v0x55eecb9f05c0 .array "ram", 7 0, 7 0;
v0x55eecb9f0680_0 .net "reset", 0 0, v0x55eecb9f0da0_0;  1 drivers
v0x55eecb9f0740_0 .net "we", 0 0, v0x55eecb9f0e70_0;  1 drivers
E_0x55eecb9cd7e0 .event posedge, v0x55eecb9f0680_0, v0x55eecb9f0140_0;
    .scope S_0x55eecb997030;
T_0 ;
    %wait E_0x55eecb9cd7e0;
    %load/vec4 v0x55eecb9f0680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eecb9f04e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55eecb9f04e0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55eecb9f04e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %load/vec4 v0x55eecb9f04e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eecb9f04e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55eecb9f03d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x55eecb9f0740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55eecb9f05c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %load/vec4 v0x55eecb9f0200_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55eecb9f05c0, 0, 4;
    %load/vec4 v0x55eecb9f0200_0;
    %assign/vec4 v0x55eecb9f02f0_0, 0;
    %vpi_call 3 31 "$display", "ram[0]:0b%b ram[1]:0b%b ram[2]:0b%b ram[3]:0b%b \012ram[4]:0b%b ram[5]:0b%b ram[6]:0b%b ram[7]:0b%b", &A<v0x55eecb9f05c0, 0>, &A<v0x55eecb9f05c0, 1>, &A<v0x55eecb9f05c0, 2>, &A<v0x55eecb9f05c0, 3>, &A<v0x55eecb9f05c0, 4>, &A<v0x55eecb9f05c0, 5>, &A<v0x55eecb9f05c0, 6>, &A<v0x55eecb9f05c0, 7> {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 3 33 "$display", "ram[0]:0b%b ram[1]:0b%b ram[2]:0b%b ram[3]:0b%b \012ram[4]:0b%b ram[5]:0b%b ram[6]:0b%b ram[7]:0b%b", &A<v0x55eecb9f05c0, 0>, &A<v0x55eecb9f05c0, 1>, &A<v0x55eecb9f05c0, 2>, &A<v0x55eecb9f05c0, 3>, &A<v0x55eecb9f05c0, 4>, &A<v0x55eecb9f05c0, 5>, &A<v0x55eecb9f05c0, 6>, &A<v0x55eecb9f05c0, 7> {0 0 0};
T_0.7 ;
    %load/vec4 v0x55eecb9972d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55eecb9f05c0, 4;
    %assign/vec4 v0x55eecb9f02f0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55eecb9d2e00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eecb9f09c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eecb9f0da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eecb9f0c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eecb9f0e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eecb9f0da0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eecb9f0d00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55eecb9f0d00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 10, 0;
    %load/vec4 v0x55eecb9f0d00_0;
    %pad/s 8;
    %store/vec4 v0x55eecb9f0a90_0, 0, 8;
    %load/vec4 v0x55eecb9f0d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eecb9f0d00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eecb9f0e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55eecb9f08e0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x55eecb9d2e00;
T_2 ;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "This is do:%0d ,di: %0d,addr = 0x%0h,we = 0b%0b", v0x55eecb9f0b90_0, v0x55eecb9f0a90_0, v0x55eecb9f08e0_0, v0x55eecb9f0e70_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x55eecb9d2e00;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x55eecb9f09c0_0;
    %nor/r;
    %store/vec4 v0x55eecb9f09c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55eecb9d2e00;
T_4 ;
    %delay 200, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram.v";
