// Seed: 3895092492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply0 id_0
    , id_13,
    output tri1 id_1,
    input wire id_2,
    input wire id_3
    , id_14,
    input tri0 id_4,
    input wire id_5,
    input wand id_6,
    output uwire id_7,
    output tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    inout wire id_11
);
  id_15 :
  assert property (@(posedge 1 or posedge 1'b0) id_5)
  else;
  assign id_14 = 1'b0;
  module_0(
      id_14, id_13, id_13, id_14
  );
  assign id_10 = id_3;
  assign id_8  = 1;
  wire id_16;
  rtran (id_15);
endmodule
