// Seed: 3099584004
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    output supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wire id_12,
    output wire id_13,
    input uwire id_14,
    input supply0 id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input tri sample,
    input wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wire id_10
    , id_28,
    output tri1 sample,
    output logic id_12,
    input tri0 id_13,
    output wire id_14,
    input supply0 module_1,
    output tri1 id_16,
    output uwire id_17,
    input tri0 id_18,
    output wand id_19,
    output tri0 id_20,
    output wand id_21,
    input wire id_22,
    output wor id_23,
    input tri0 id_24,
    input supply1 id_25,
    output tri1 id_26
);
  wire id_29;
  assign id_28 = id_4 - 1;
  always begin
    #1;
    repeat (1) begin
      id_12 <= 1'b0;
    end
    id_11 = (id_25 == 1'h0);
  end
  module_0(
      id_4,
      id_5,
      id_17,
      id_9,
      id_20,
      id_2,
      id_26,
      id_26,
      id_19,
      id_0,
      id_2,
      id_4,
      id_20,
      id_26,
      id_24,
      id_7
  );
endmodule
