{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 13:45:43 2021 " "Info: Processing started: Thu Mar 25 13:45:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 6173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "314 314 " "Critical Warning: No exact pin location assignment(s) for 314 pins of 314 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Info: Pin estado\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Info: Pin estado\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[2\] " "Info: Pin estado\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[3\] " "Info: Pin estado\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[4\] " "Info: Pin estado\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[5\] " "Info: Pin estado\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[0\] " "Info: Pin AluResult\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[1\] " "Info: Pin AluResult\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[2\] " "Info: Pin AluResult\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[3\] " "Info: Pin AluResult\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[4\] " "Info: Pin AluResult\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[5\] " "Info: Pin AluResult\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[6\] " "Info: Pin AluResult\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[7\] " "Info: Pin AluResult\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[8\] " "Info: Pin AluResult\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[9\] " "Info: Pin AluResult\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[10\] " "Info: Pin AluResult\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[11\] " "Info: Pin AluResult\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[12\] " "Info: Pin AluResult\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[13\] " "Info: Pin AluResult\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[14\] " "Info: Pin AluResult\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[15\] " "Info: Pin AluResult\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[16\] " "Info: Pin AluResult\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[17\] " "Info: Pin AluResult\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[18\] " "Info: Pin AluResult\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[19\] " "Info: Pin AluResult\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[20\] " "Info: Pin AluResult\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[21\] " "Info: Pin AluResult\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[22\] " "Info: Pin AluResult\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[23\] " "Info: Pin AluResult\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[24\] " "Info: Pin AluResult\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[25\] " "Info: Pin AluResult\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[26\] " "Info: Pin AluResult\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[27\] " "Info: Pin AluResult\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[28\] " "Info: Pin AluResult\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[29\] " "Info: Pin AluResult\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[30\] " "Info: Pin AluResult\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[31\] " "Info: Pin AluResult\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[0\] " "Info: Pin MuxAluSrcAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[1\] " "Info: Pin MuxAluSrcAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[2\] " "Info: Pin MuxAluSrcAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[3\] " "Info: Pin MuxAluSrcAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[4\] " "Info: Pin MuxAluSrcAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[5\] " "Info: Pin MuxAluSrcAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[6\] " "Info: Pin MuxAluSrcAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[7\] " "Info: Pin MuxAluSrcAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[8\] " "Info: Pin MuxAluSrcAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[9\] " "Info: Pin MuxAluSrcAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[10\] " "Info: Pin MuxAluSrcAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[11\] " "Info: Pin MuxAluSrcAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[12\] " "Info: Pin MuxAluSrcAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[13\] " "Info: Pin MuxAluSrcAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[14\] " "Info: Pin MuxAluSrcAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[15\] " "Info: Pin MuxAluSrcAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[16\] " "Info: Pin MuxAluSrcAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[17\] " "Info: Pin MuxAluSrcAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[18\] " "Info: Pin MuxAluSrcAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[19\] " "Info: Pin MuxAluSrcAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[20\] " "Info: Pin MuxAluSrcAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[21\] " "Info: Pin MuxAluSrcAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[22\] " "Info: Pin MuxAluSrcAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[23\] " "Info: Pin MuxAluSrcAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[24\] " "Info: Pin MuxAluSrcAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[25\] " "Info: Pin MuxAluSrcAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[26\] " "Info: Pin MuxAluSrcAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[27\] " "Info: Pin MuxAluSrcAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[28\] " "Info: Pin MuxAluSrcAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[29\] " "Info: Pin MuxAluSrcAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[30\] " "Info: Pin MuxAluSrcAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[31\] " "Info: Pin MuxAluSrcAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[0\] " "Info: Pin MuxAluSrcBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[1\] " "Info: Pin MuxAluSrcBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[2\] " "Info: Pin MuxAluSrcBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[3\] " "Info: Pin MuxAluSrcBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[4\] " "Info: Pin MuxAluSrcBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[5\] " "Info: Pin MuxAluSrcBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[6\] " "Info: Pin MuxAluSrcBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[7\] " "Info: Pin MuxAluSrcBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[8\] " "Info: Pin MuxAluSrcBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[9\] " "Info: Pin MuxAluSrcBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[10\] " "Info: Pin MuxAluSrcBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[11\] " "Info: Pin MuxAluSrcBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[12\] " "Info: Pin MuxAluSrcBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[13\] " "Info: Pin MuxAluSrcBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[14\] " "Info: Pin MuxAluSrcBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[15\] " "Info: Pin MuxAluSrcBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[16\] " "Info: Pin MuxAluSrcBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[17\] " "Info: Pin MuxAluSrcBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[18\] " "Info: Pin MuxAluSrcBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[19\] " "Info: Pin MuxAluSrcBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[20\] " "Info: Pin MuxAluSrcBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[21\] " "Info: Pin MuxAluSrcBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[22\] " "Info: Pin MuxAluSrcBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[23\] " "Info: Pin MuxAluSrcBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[24\] " "Info: Pin MuxAluSrcBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[25\] " "Info: Pin MuxAluSrcBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[26\] " "Info: Pin MuxAluSrcBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[27\] " "Info: Pin MuxAluSrcBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[28\] " "Info: Pin MuxAluSrcBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[29\] " "Info: Pin MuxAluSrcBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[30\] " "Info: Pin MuxAluSrcBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[31\] " "Info: Pin MuxAluSrcBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[3\] " "Info: Pin Opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[4\] " "Info: Pin Opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[5\] " "Info: Pin Opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 105 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[0\] " "Info: Pin MemData\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[1\] " "Info: Pin MemData\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[2\] " "Info: Pin MemData\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[3\] " "Info: Pin MemData\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[4\] " "Info: Pin MemData\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[5\] " "Info: Pin MemData\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[6\] " "Info: Pin MemData\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[7\] " "Info: Pin MemData\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[8\] " "Info: Pin MemData\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[9\] " "Info: Pin MemData\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[10\] " "Info: Pin MemData\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[11\] " "Info: Pin MemData\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[12\] " "Info: Pin MemData\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[13\] " "Info: Pin MemData\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[14\] " "Info: Pin MemData\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[15\] " "Info: Pin MemData\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[16\] " "Info: Pin MemData\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[17\] " "Info: Pin MemData\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[18\] " "Info: Pin MemData\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[19\] " "Info: Pin MemData\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[20\] " "Info: Pin MemData\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[21\] " "Info: Pin MemData\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[22\] " "Info: Pin MemData\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[23\] " "Info: Pin MemData\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[24\] " "Info: Pin MemData\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[25\] " "Info: Pin MemData\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[26\] " "Info: Pin MemData\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[27\] " "Info: Pin MemData\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[28\] " "Info: Pin MemData\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[29\] " "Info: Pin MemData\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[30\] " "Info: Pin MemData\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[31\] " "Info: Pin MemData\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 109 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 130 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[0\] " "Info: Pin RegPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[1\] " "Info: Pin RegPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[2\] " "Info: Pin RegPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[3\] " "Info: Pin RegPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[4\] " "Info: Pin RegPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[5\] " "Info: Pin RegPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[6\] " "Info: Pin RegPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[7\] " "Info: Pin RegPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[8\] " "Info: Pin RegPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[9\] " "Info: Pin RegPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[10\] " "Info: Pin RegPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[11\] " "Info: Pin RegPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[12\] " "Info: Pin RegPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[13\] " "Info: Pin RegPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[14\] " "Info: Pin RegPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[15\] " "Info: Pin RegPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[16\] " "Info: Pin RegPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[17\] " "Info: Pin RegPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[18\] " "Info: Pin RegPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[19\] " "Info: Pin RegPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[20\] " "Info: Pin RegPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[21\] " "Info: Pin RegPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[22\] " "Info: Pin RegPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[23\] " "Info: Pin RegPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[24\] " "Info: Pin RegPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[25\] " "Info: Pin RegPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[26\] " "Info: Pin RegPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[27\] " "Info: Pin RegPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[28\] " "Info: Pin RegPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[29\] " "Info: Pin RegPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[30\] " "Info: Pin RegPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[31\] " "Info: Pin RegPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[0\] " "Info: Pin RegAInput\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[1\] " "Info: Pin RegAInput\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[2\] " "Info: Pin RegAInput\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[3\] " "Info: Pin RegAInput\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[4\] " "Info: Pin RegAInput\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[5\] " "Info: Pin RegAInput\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[6\] " "Info: Pin RegAInput\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[7\] " "Info: Pin RegAInput\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[8\] " "Info: Pin RegAInput\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[9\] " "Info: Pin RegAInput\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[10\] " "Info: Pin RegAInput\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[11\] " "Info: Pin RegAInput\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[12\] " "Info: Pin RegAInput\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[13\] " "Info: Pin RegAInput\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[14\] " "Info: Pin RegAInput\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[15\] " "Info: Pin RegAInput\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[16\] " "Info: Pin RegAInput\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[17\] " "Info: Pin RegAInput\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[18\] " "Info: Pin RegAInput\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[19\] " "Info: Pin RegAInput\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[20\] " "Info: Pin RegAInput\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[21\] " "Info: Pin RegAInput\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[22\] " "Info: Pin RegAInput\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[23\] " "Info: Pin RegAInput\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[24\] " "Info: Pin RegAInput\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[25\] " "Info: Pin RegAInput\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[26\] " "Info: Pin RegAInput\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[27\] " "Info: Pin RegAInput\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[28\] " "Info: Pin RegAInput\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[29\] " "Info: Pin RegAInput\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[30\] " "Info: Pin RegAInput\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[31\] " "Info: Pin RegAInput\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[0\] " "Info: Pin RegBInput\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[1\] " "Info: Pin RegBInput\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[2\] " "Info: Pin RegBInput\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[3\] " "Info: Pin RegBInput\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[4\] " "Info: Pin RegBInput\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[5\] " "Info: Pin RegBInput\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[6\] " "Info: Pin RegBInput\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[7\] " "Info: Pin RegBInput\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[8\] " "Info: Pin RegBInput\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[9\] " "Info: Pin RegBInput\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[10\] " "Info: Pin RegBInput\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[11\] " "Info: Pin RegBInput\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[12\] " "Info: Pin RegBInput\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[13\] " "Info: Pin RegBInput\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[14\] " "Info: Pin RegBInput\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[15\] " "Info: Pin RegBInput\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[16\] " "Info: Pin RegBInput\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[17\] " "Info: Pin RegBInput\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[18\] " "Info: Pin RegBInput\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[19\] " "Info: Pin RegBInput\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[20\] " "Info: Pin RegBInput\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[21\] " "Info: Pin RegBInput\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[22\] " "Info: Pin RegBInput\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[23\] " "Info: Pin RegBInput\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[24\] " "Info: Pin RegBInput\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[25\] " "Info: Pin RegBInput\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[26\] " "Info: Pin RegBInput\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[27\] " "Info: Pin RegBInput\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[28\] " "Info: Pin RegBInput\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[29\] " "Info: Pin RegBInput\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[30\] " "Info: Pin RegBInput\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[31\] " "Info: Pin RegBInput\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[0\] " "Info: Pin MuxRegDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[1\] " "Info: Pin MuxRegDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[2\] " "Info: Pin MuxRegDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[3\] " "Info: Pin MuxRegDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[4\] " "Info: Pin MuxRegDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[5\] " "Info: Pin MuxRegDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[6\] " "Info: Pin MuxRegDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[7\] " "Info: Pin MuxRegDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[8\] " "Info: Pin MuxRegDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[9\] " "Info: Pin MuxRegDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[10\] " "Info: Pin MuxRegDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[11\] " "Info: Pin MuxRegDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[12\] " "Info: Pin MuxRegDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[13\] " "Info: Pin MuxRegDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[14\] " "Info: Pin MuxRegDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[15\] " "Info: Pin MuxRegDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[16\] " "Info: Pin MuxRegDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[17\] " "Info: Pin MuxRegDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[18\] " "Info: Pin MuxRegDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[19\] " "Info: Pin MuxRegDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[20\] " "Info: Pin MuxRegDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[21\] " "Info: Pin MuxRegDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[22\] " "Info: Pin MuxRegDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[23\] " "Info: Pin MuxRegDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[24\] " "Info: Pin MuxRegDataOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[25\] " "Info: Pin MuxRegDataOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[26\] " "Info: Pin MuxRegDataOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[27\] " "Info: Pin MuxRegDataOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[28\] " "Info: Pin MuxRegDataOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[29\] " "Info: Pin MuxRegDataOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[30\] " "Info: Pin MuxRegDataOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDataOut\[31\] " "Info: Pin MuxRegDataOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDataOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 62 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDataOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[0\] " "Info: Pin MuxRegDestOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 61 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[1\] " "Info: Pin MuxRegDestOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 61 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[2\] " "Info: Pin MuxRegDestOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 61 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[3\] " "Info: Pin MuxRegDestOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 61 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDestOut\[4\] " "Info: Pin MuxRegDestOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxRegDestOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 61 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDestOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegWrite } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 58 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[0\] " "Info: Pin RegEPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[1\] " "Info: Pin RegEPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[2\] " "Info: Pin RegEPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[3\] " "Info: Pin RegEPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[4\] " "Info: Pin RegEPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[5\] " "Info: Pin RegEPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[6\] " "Info: Pin RegEPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[7\] " "Info: Pin RegEPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[8\] " "Info: Pin RegEPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[9\] " "Info: Pin RegEPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[10\] " "Info: Pin RegEPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[11\] " "Info: Pin RegEPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[12\] " "Info: Pin RegEPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[13\] " "Info: Pin RegEPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[14\] " "Info: Pin RegEPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[15\] " "Info: Pin RegEPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[16\] " "Info: Pin RegEPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[17\] " "Info: Pin RegEPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[18\] " "Info: Pin RegEPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[19\] " "Info: Pin RegEPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[20\] " "Info: Pin RegEPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[21\] " "Info: Pin RegEPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[22\] " "Info: Pin RegEPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[23\] " "Info: Pin RegEPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[24\] " "Info: Pin RegEPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[25\] " "Info: Pin RegEPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[26\] " "Info: Pin RegEPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[27\] " "Info: Pin RegEPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[28\] " "Info: Pin RegEPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[29\] " "Info: Pin RegEPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[30\] " "Info: Pin RegEPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegEPCOut\[31\] " "Info: Pin RegEPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegEPCOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 36 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegEPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcB\[0\] " "Info: Destination node Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcB\[1\] " "Info: Destination node Controle:Controle\|ALUSrcB\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcB\[2\] " "Info: Destination node Controle:Controle\|ALUSrcB\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[3\] " "Info: Destination node Controle:Controle\|RegData\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[2\] " "Info: Destination node Controle:Controle\|RegData\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegData\[1\] " "Info: Destination node Controle:Controle\|RegData\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[2\] " "Info: Destination node Controle:Controle\|RegDest\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[0\] " "Info: Destination node Controle:Controle\|RegDest\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegDest\[1\] " "Info: Destination node Controle:Controle\|RegDest\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|MemADD\[0\] " "Info: Destination node Controle:Controle\|MemADD\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|MemADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2495 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxALUSrcB:MuxALUSrcB\|Mux32~0  " "Info: Automatically promoted node MuxALUSrcB:MuxALUSrcB\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 3773 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxRegData:MuxRegData\|Mux32~0  " "Info: Automatically promoted node MuxRegData:MuxRegData\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegData:MuxRegData|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4034 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadsize:loadsize\|Equal0~0  " "Info: Automatically promoted node loadsize:loadsize\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4574 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controle:Controle\|LSControl\[1\]  " "Info: Automatically promoted node Controle:Controle\|LSControl\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|saida\[7\]~0 " "Info: Destination node loadsize:loadsize\|saida\[7\]~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4306 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|Equal2~0 " "Info: Destination node loadsize:loadsize\|Equal2~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4492 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|Equal0~0 " "Info: Destination node loadsize:loadsize\|Equal0~0" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4574 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadsize:loadsize\|saida\[31\]~1 " "Info: Destination node loadsize:loadsize\|saida\[31\]~1" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4575 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|LSControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadsize:loadsize\|saida\[7\]~0  " "Info: Automatically promoted node loadsize:loadsize\|saida\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadsize:loadsize|saida[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4306 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxMemAdd:MuxMemAdd\|Mux32~0  " "Info: Automatically promoted node MuxMemAdd:MuxMemAdd\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemAdd:MuxMemAdd|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4237 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MuxRegDest:MuxRegDest\|Mux5~0  " "Info: Automatically promoted node MuxRegDest:MuxRegDest\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDest:MuxRegDest|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 4136 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[0\] " "Info: Destination node Controle:Controle\|estado\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[1\] " "Info: Destination node Controle:Controle\|estado\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[2\] " "Info: Destination node Controle:Controle\|estado\[2\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[3\] " "Info: Destination node Controle:Controle\|estado\[3\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[4\] " "Info: Destination node Controle:Controle\|estado\[4\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[5\] " "Info: Destination node Controle:Controle\|estado\[5\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUControl\[1\] " "Info: Destination node Controle:Controle\|ALUControl\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcA " "Info: Destination node Controle:Controle\|ALUSrcA" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 11 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegWrite " "Info: Destination node Controle:Controle\|RegWrite" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|ALUSrcB\[0\] " "Info: Destination node Controle:Controle\|ALUSrcB\[0\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 2496 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "312 unused 3.3V 0 312 0 " "Info: Number of I/O pins in group: 312 (unused VREF, 3.3V VCCIO, 0 input, 312 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.428 ns register register " "Info: Estimated most critical path is register to register delay of 11.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 1 REG LAB_X17_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y18; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.401 ns Ula32:Alu\|Mux62~0 2 COMB LAB_X17_Y18 2 " "Info: 2: + IC(0.129 ns) + CELL(0.272 ns) = 0.401 ns; Loc. = LAB_X17_Y18; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.802 ns Ula32:Alu\|carry_temp\[1\]~3 3 COMB LAB_X17_Y18 4 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.802 ns; Loc. = LAB_X17_Y18; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.203 ns Ula32:Alu\|carry_temp\[3\]~54 4 COMB LAB_X17_Y18 4 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 1.203 ns; Loc. = LAB_X17_Y18; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~54'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~54 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.357 ns) 1.956 ns Ula32:Alu\|carry_temp\[5\]~50 5 COMB LAB_X22_Y18 4 " "Info: 5: + IC(0.396 ns) + CELL(0.357 ns) = 1.956 ns; Loc. = LAB_X22_Y18; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~50'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Ula32:Alu|carry_temp[3]~54 Ula32:Alu|carry_temp[5]~50 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.357 ns Ula32:Alu\|carry_temp\[7\]~46 6 COMB LAB_X22_Y18 5 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.357 ns; Loc. = LAB_X22_Y18; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~46'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[5]~50 Ula32:Alu|carry_temp[7]~46 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.758 ns Ula32:Alu\|carry_temp\[9\]~42 7 COMB LAB_X22_Y18 5 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.758 ns; Loc. = LAB_X22_Y18; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~42'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[7]~46 Ula32:Alu|carry_temp[9]~42 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.159 ns Ula32:Alu\|carry_temp\[11\]~38 8 COMB LAB_X22_Y18 5 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 3.159 ns; Loc. = LAB_X22_Y18; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~38'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[9]~42 Ula32:Alu|carry_temp[11]~38 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.560 ns Ula32:Alu\|carry_temp\[13\]~34 9 COMB LAB_X22_Y18 5 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 3.560 ns; Loc. = LAB_X22_Y18; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~34'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[11]~38 Ula32:Alu|carry_temp[13]~34 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.961 ns Ula32:Alu\|carry_temp\[15\]~30 10 COMB LAB_X22_Y18 5 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 3.961 ns; Loc. = LAB_X22_Y18; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~30'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[13]~34 Ula32:Alu|carry_temp[15]~30 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.357 ns) 4.787 ns Ula32:Alu\|carry_temp\[17\]~26 11 COMB LAB_X22_Y14 5 " "Info: 11: + IC(0.469 ns) + CELL(0.357 ns) = 4.787 ns; Loc. = LAB_X22_Y14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~26'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Ula32:Alu|carry_temp[15]~30 Ula32:Alu|carry_temp[17]~26 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.188 ns Ula32:Alu\|carry_temp\[19\]~22 12 COMB LAB_X22_Y14 5 " "Info: 12: + IC(0.044 ns) + CELL(0.357 ns) = 5.188 ns; Loc. = LAB_X22_Y14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~22'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[17]~26 Ula32:Alu|carry_temp[19]~22 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.589 ns Ula32:Alu\|carry_temp\[21\]~18 13 COMB LAB_X22_Y14 5 " "Info: 13: + IC(0.044 ns) + CELL(0.357 ns) = 5.589 ns; Loc. = LAB_X22_Y14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[19]~22 Ula32:Alu|carry_temp[21]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.990 ns Ula32:Alu\|carry_temp\[23\]~14 14 COMB LAB_X22_Y14 5 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 5.990 ns; Loc. = LAB_X22_Y14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[21]~18 Ula32:Alu|carry_temp[23]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.378 ns) 7.084 ns Ula32:Alu\|Igual~16 15 COMB LAB_X21_Y19 1 " "Info: 15: + IC(0.716 ns) + CELL(0.378 ns) = 7.084 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'Ula32:Alu\|Igual~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { Ula32:Alu|carry_temp[23]~14 Ula32:Alu|Igual~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.272 ns) 8.178 ns Ula32:Alu\|Igual~7 16 COMB LAB_X21_Y14 1 " "Info: 16: + IC(0.822 ns) + CELL(0.272 ns) = 8.178 ns; Loc. = LAB_X21_Y14; Fanout = 1; COMB Node = 'Ula32:Alu\|Igual~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { Ula32:Alu|Igual~16 Ula32:Alu|Igual~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 8.579 ns Ula32:Alu\|Igual~8 17 COMB LAB_X21_Y14 3 " "Info: 17: + IC(0.348 ns) + CELL(0.053 ns) = 8.579 ns; Loc. = LAB_X21_Y14; Fanout = 3; COMB Node = 'Ula32:Alu\|Igual~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|Igual~7 Ula32:Alu|Igual~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.053 ns) 10.252 ns Controle:Controle\|Selector26~6 18 COMB LAB_X7_Y11 1 " "Info: 18: + IC(1.620 ns) + CELL(0.053 ns) = 10.252 ns; Loc. = LAB_X7_Y11; Fanout = 1; COMB Node = 'Controle:Controle\|Selector26~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Ula32:Alu|Igual~8 Controle:Controle|Selector26~6 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 10.653 ns Controle:Controle\|Selector26~7 19 COMB LAB_X7_Y11 1 " "Info: 19: + IC(0.247 ns) + CELL(0.154 ns) = 10.653 ns; Loc. = LAB_X7_Y11; Fanout = 1; COMB Node = 'Controle:Controle\|Selector26~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Controle:Controle|Selector26~6 Controle:Controle|Selector26~7 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.272 ns) 11.273 ns Controle:Controle\|Selector26~9 20 COMB LAB_X7_Y11 1 " "Info: 20: + IC(0.348 ns) + CELL(0.272 ns) = 11.273 ns; Loc. = LAB_X7_Y11; Fanout = 1; COMB Node = 'Controle:Controle\|Selector26~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { Controle:Controle|Selector26~7 Controle:Controle|Selector26~9 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 11.428 ns Controle:Controle\|PCWrite 21 REG LAB_X7_Y11 7 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 11.428 ns; Loc. = LAB_X7_Y11; Fanout = 7; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:Controle|Selector26~9 Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.808 ns ( 50.82 % ) " "Info: Total cell delay = 5.808 ns ( 50.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.620 ns ( 49.18 % ) " "Info: Total interconnect delay = 5.620 ns ( 49.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.428 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~54 Ula32:Alu|carry_temp[5]~50 Ula32:Alu|carry_temp[7]~46 Ula32:Alu|carry_temp[9]~42 Ula32:Alu|carry_temp[11]~38 Ula32:Alu|carry_temp[13]~34 Ula32:Alu|carry_temp[15]~30 Ula32:Alu|carry_temp[17]~26 Ula32:Alu|carry_temp[19]~22 Ula32:Alu|carry_temp[21]~18 Ula32:Alu|carry_temp[23]~14 Ula32:Alu|Igual~16 Ula32:Alu|Igual~7 Ula32:Alu|Igual~8 Controle:Controle|Selector26~6 Controle:Controle|Selector26~7 Controle:Controle|Selector26~9 Controle:Controle|PCWrite } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "312 " "Warning: Found 312 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[0\] 0 " "Info: Pin \"estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[1\] 0 " "Info: Pin \"estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[2\] 0 " "Info: Pin \"estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[3\] 0 " "Info: Pin \"estado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[4\] 0 " "Info: Pin \"estado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[5\] 0 " "Info: Pin \"estado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[0\] 0 " "Info: Pin \"AluResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[1\] 0 " "Info: Pin \"AluResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[2\] 0 " "Info: Pin \"AluResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[3\] 0 " "Info: Pin \"AluResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[4\] 0 " "Info: Pin \"AluResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[5\] 0 " "Info: Pin \"AluResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[6\] 0 " "Info: Pin \"AluResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[7\] 0 " "Info: Pin \"AluResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[8\] 0 " "Info: Pin \"AluResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[9\] 0 " "Info: Pin \"AluResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[10\] 0 " "Info: Pin \"AluResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[11\] 0 " "Info: Pin \"AluResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[12\] 0 " "Info: Pin \"AluResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[13\] 0 " "Info: Pin \"AluResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[14\] 0 " "Info: Pin \"AluResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[15\] 0 " "Info: Pin \"AluResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[16\] 0 " "Info: Pin \"AluResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[17\] 0 " "Info: Pin \"AluResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[18\] 0 " "Info: Pin \"AluResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[19\] 0 " "Info: Pin \"AluResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[20\] 0 " "Info: Pin \"AluResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[21\] 0 " "Info: Pin \"AluResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[22\] 0 " "Info: Pin \"AluResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[23\] 0 " "Info: Pin \"AluResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[24\] 0 " "Info: Pin \"AluResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[25\] 0 " "Info: Pin \"AluResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[26\] 0 " "Info: Pin \"AluResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[27\] 0 " "Info: Pin \"AluResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[28\] 0 " "Info: Pin \"AluResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[29\] 0 " "Info: Pin \"AluResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[30\] 0 " "Info: Pin \"AluResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[31\] 0 " "Info: Pin \"AluResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[0\] 0 " "Info: Pin \"MuxAluSrcAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[1\] 0 " "Info: Pin \"MuxAluSrcAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[2\] 0 " "Info: Pin \"MuxAluSrcAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[3\] 0 " "Info: Pin \"MuxAluSrcAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[4\] 0 " "Info: Pin \"MuxAluSrcAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[5\] 0 " "Info: Pin \"MuxAluSrcAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[6\] 0 " "Info: Pin \"MuxAluSrcAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[7\] 0 " "Info: Pin \"MuxAluSrcAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[8\] 0 " "Info: Pin \"MuxAluSrcAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[9\] 0 " "Info: Pin \"MuxAluSrcAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[10\] 0 " "Info: Pin \"MuxAluSrcAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[11\] 0 " "Info: Pin \"MuxAluSrcAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[12\] 0 " "Info: Pin \"MuxAluSrcAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[13\] 0 " "Info: Pin \"MuxAluSrcAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[14\] 0 " "Info: Pin \"MuxAluSrcAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[15\] 0 " "Info: Pin \"MuxAluSrcAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[16\] 0 " "Info: Pin \"MuxAluSrcAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[17\] 0 " "Info: Pin \"MuxAluSrcAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[18\] 0 " "Info: Pin \"MuxAluSrcAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[19\] 0 " "Info: Pin \"MuxAluSrcAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[20\] 0 " "Info: Pin \"MuxAluSrcAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[21\] 0 " "Info: Pin \"MuxAluSrcAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[22\] 0 " "Info: Pin \"MuxAluSrcAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[23\] 0 " "Info: Pin \"MuxAluSrcAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[24\] 0 " "Info: Pin \"MuxAluSrcAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[25\] 0 " "Info: Pin \"MuxAluSrcAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[26\] 0 " "Info: Pin \"MuxAluSrcAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[27\] 0 " "Info: Pin \"MuxAluSrcAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[28\] 0 " "Info: Pin \"MuxAluSrcAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[29\] 0 " "Info: Pin \"MuxAluSrcAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[30\] 0 " "Info: Pin \"MuxAluSrcAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[31\] 0 " "Info: Pin \"MuxAluSrcAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[0\] 0 " "Info: Pin \"MuxAluSrcBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[1\] 0 " "Info: Pin \"MuxAluSrcBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[2\] 0 " "Info: Pin \"MuxAluSrcBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[3\] 0 " "Info: Pin \"MuxAluSrcBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[4\] 0 " "Info: Pin \"MuxAluSrcBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[5\] 0 " "Info: Pin \"MuxAluSrcBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[6\] 0 " "Info: Pin \"MuxAluSrcBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[7\] 0 " "Info: Pin \"MuxAluSrcBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[8\] 0 " "Info: Pin \"MuxAluSrcBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[9\] 0 " "Info: Pin \"MuxAluSrcBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[10\] 0 " "Info: Pin \"MuxAluSrcBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[11\] 0 " "Info: Pin \"MuxAluSrcBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[12\] 0 " "Info: Pin \"MuxAluSrcBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[13\] 0 " "Info: Pin \"MuxAluSrcBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[14\] 0 " "Info: Pin \"MuxAluSrcBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[15\] 0 " "Info: Pin \"MuxAluSrcBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[16\] 0 " "Info: Pin \"MuxAluSrcBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[17\] 0 " "Info: Pin \"MuxAluSrcBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[18\] 0 " "Info: Pin \"MuxAluSrcBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[19\] 0 " "Info: Pin \"MuxAluSrcBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[20\] 0 " "Info: Pin \"MuxAluSrcBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[21\] 0 " "Info: Pin \"MuxAluSrcBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[22\] 0 " "Info: Pin \"MuxAluSrcBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[23\] 0 " "Info: Pin \"MuxAluSrcBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[24\] 0 " "Info: Pin \"MuxAluSrcBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[25\] 0 " "Info: Pin \"MuxAluSrcBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[26\] 0 " "Info: Pin \"MuxAluSrcBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[27\] 0 " "Info: Pin \"MuxAluSrcBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[28\] 0 " "Info: Pin \"MuxAluSrcBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[29\] 0 " "Info: Pin \"MuxAluSrcBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[30\] 0 " "Info: Pin \"MuxAluSrcBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[31\] 0 " "Info: Pin \"MuxAluSrcBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[0\] 0 " "Info: Pin \"Opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[1\] 0 " "Info: Pin \"Opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[2\] 0 " "Info: Pin \"Opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[3\] 0 " "Info: Pin \"Opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[4\] 0 " "Info: Pin \"Opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[5\] 0 " "Info: Pin \"Opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[0\] 0 " "Info: Pin \"MemData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[1\] 0 " "Info: Pin \"MemData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[2\] 0 " "Info: Pin \"MemData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[3\] 0 " "Info: Pin \"MemData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[4\] 0 " "Info: Pin \"MemData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[5\] 0 " "Info: Pin \"MemData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[6\] 0 " "Info: Pin \"MemData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[7\] 0 " "Info: Pin \"MemData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[8\] 0 " "Info: Pin \"MemData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[9\] 0 " "Info: Pin \"MemData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[10\] 0 " "Info: Pin \"MemData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[11\] 0 " "Info: Pin \"MemData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[12\] 0 " "Info: Pin \"MemData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[13\] 0 " "Info: Pin \"MemData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[14\] 0 " "Info: Pin \"MemData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[15\] 0 " "Info: Pin \"MemData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[16\] 0 " "Info: Pin \"MemData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[17\] 0 " "Info: Pin \"MemData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[18\] 0 " "Info: Pin \"MemData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[19\] 0 " "Info: Pin \"MemData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[20\] 0 " "Info: Pin \"MemData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[21\] 0 " "Info: Pin \"MemData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[22\] 0 " "Info: Pin \"MemData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[23\] 0 " "Info: Pin \"MemData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[24\] 0 " "Info: Pin \"MemData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[25\] 0 " "Info: Pin \"MemData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[26\] 0 " "Info: Pin \"MemData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[27\] 0 " "Info: Pin \"MemData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[28\] 0 " "Info: Pin \"MemData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[29\] 0 " "Info: Pin \"MemData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[30\] 0 " "Info: Pin \"MemData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[31\] 0 " "Info: Pin \"MemData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[0\] 0 " "Info: Pin \"funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[1\] 0 " "Info: Pin \"funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[2\] 0 " "Info: Pin \"funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[3\] 0 " "Info: Pin \"funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[4\] 0 " "Info: Pin \"funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[5\] 0 " "Info: Pin \"funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[0\] 0 " "Info: Pin \"RegPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[1\] 0 " "Info: Pin \"RegPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[2\] 0 " "Info: Pin \"RegPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[3\] 0 " "Info: Pin \"RegPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[4\] 0 " "Info: Pin \"RegPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[5\] 0 " "Info: Pin \"RegPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[6\] 0 " "Info: Pin \"RegPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[7\] 0 " "Info: Pin \"RegPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[8\] 0 " "Info: Pin \"RegPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[9\] 0 " "Info: Pin \"RegPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[10\] 0 " "Info: Pin \"RegPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[11\] 0 " "Info: Pin \"RegPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[12\] 0 " "Info: Pin \"RegPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[13\] 0 " "Info: Pin \"RegPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[14\] 0 " "Info: Pin \"RegPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[15\] 0 " "Info: Pin \"RegPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[16\] 0 " "Info: Pin \"RegPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[17\] 0 " "Info: Pin \"RegPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[18\] 0 " "Info: Pin \"RegPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[19\] 0 " "Info: Pin \"RegPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[20\] 0 " "Info: Pin \"RegPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[21\] 0 " "Info: Pin \"RegPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[22\] 0 " "Info: Pin \"RegPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[23\] 0 " "Info: Pin \"RegPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[24\] 0 " "Info: Pin \"RegPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[25\] 0 " "Info: Pin \"RegPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[26\] 0 " "Info: Pin \"RegPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[27\] 0 " "Info: Pin \"RegPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[28\] 0 " "Info: Pin \"RegPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[29\] 0 " "Info: Pin \"RegPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[30\] 0 " "Info: Pin \"RegPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[31\] 0 " "Info: Pin \"RegPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[0\] 0 " "Info: Pin \"RegAInput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[1\] 0 " "Info: Pin \"RegAInput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[2\] 0 " "Info: Pin \"RegAInput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[3\] 0 " "Info: Pin \"RegAInput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[4\] 0 " "Info: Pin \"RegAInput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[5\] 0 " "Info: Pin \"RegAInput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[6\] 0 " "Info: Pin \"RegAInput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[7\] 0 " "Info: Pin \"RegAInput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[8\] 0 " "Info: Pin \"RegAInput\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[9\] 0 " "Info: Pin \"RegAInput\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[10\] 0 " "Info: Pin \"RegAInput\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[11\] 0 " "Info: Pin \"RegAInput\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[12\] 0 " "Info: Pin \"RegAInput\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[13\] 0 " "Info: Pin \"RegAInput\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[14\] 0 " "Info: Pin \"RegAInput\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[15\] 0 " "Info: Pin \"RegAInput\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[16\] 0 " "Info: Pin \"RegAInput\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[17\] 0 " "Info: Pin \"RegAInput\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[18\] 0 " "Info: Pin \"RegAInput\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[19\] 0 " "Info: Pin \"RegAInput\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[20\] 0 " "Info: Pin \"RegAInput\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[21\] 0 " "Info: Pin \"RegAInput\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[22\] 0 " "Info: Pin \"RegAInput\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[23\] 0 " "Info: Pin \"RegAInput\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[24\] 0 " "Info: Pin \"RegAInput\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[25\] 0 " "Info: Pin \"RegAInput\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[26\] 0 " "Info: Pin \"RegAInput\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[27\] 0 " "Info: Pin \"RegAInput\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[28\] 0 " "Info: Pin \"RegAInput\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[29\] 0 " "Info: Pin \"RegAInput\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[30\] 0 " "Info: Pin \"RegAInput\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[31\] 0 " "Info: Pin \"RegAInput\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[0\] 0 " "Info: Pin \"RegBInput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[1\] 0 " "Info: Pin \"RegBInput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[2\] 0 " "Info: Pin \"RegBInput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[3\] 0 " "Info: Pin \"RegBInput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[4\] 0 " "Info: Pin \"RegBInput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[5\] 0 " "Info: Pin \"RegBInput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[6\] 0 " "Info: Pin \"RegBInput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[7\] 0 " "Info: Pin \"RegBInput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[8\] 0 " "Info: Pin \"RegBInput\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[9\] 0 " "Info: Pin \"RegBInput\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[10\] 0 " "Info: Pin \"RegBInput\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[11\] 0 " "Info: Pin \"RegBInput\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[12\] 0 " "Info: Pin \"RegBInput\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[13\] 0 " "Info: Pin \"RegBInput\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[14\] 0 " "Info: Pin \"RegBInput\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[15\] 0 " "Info: Pin \"RegBInput\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[16\] 0 " "Info: Pin \"RegBInput\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[17\] 0 " "Info: Pin \"RegBInput\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[18\] 0 " "Info: Pin \"RegBInput\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[19\] 0 " "Info: Pin \"RegBInput\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[20\] 0 " "Info: Pin \"RegBInput\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[21\] 0 " "Info: Pin \"RegBInput\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[22\] 0 " "Info: Pin \"RegBInput\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[23\] 0 " "Info: Pin \"RegBInput\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[24\] 0 " "Info: Pin \"RegBInput\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[25\] 0 " "Info: Pin \"RegBInput\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[26\] 0 " "Info: Pin \"RegBInput\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[27\] 0 " "Info: Pin \"RegBInput\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[28\] 0 " "Info: Pin \"RegBInput\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[29\] 0 " "Info: Pin \"RegBInput\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[30\] 0 " "Info: Pin \"RegBInput\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[31\] 0 " "Info: Pin \"RegBInput\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[0\] 0 " "Info: Pin \"MuxRegDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[1\] 0 " "Info: Pin \"MuxRegDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[2\] 0 " "Info: Pin \"MuxRegDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[3\] 0 " "Info: Pin \"MuxRegDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[4\] 0 " "Info: Pin \"MuxRegDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[5\] 0 " "Info: Pin \"MuxRegDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[6\] 0 " "Info: Pin \"MuxRegDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[7\] 0 " "Info: Pin \"MuxRegDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[8\] 0 " "Info: Pin \"MuxRegDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[9\] 0 " "Info: Pin \"MuxRegDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[10\] 0 " "Info: Pin \"MuxRegDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[11\] 0 " "Info: Pin \"MuxRegDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[12\] 0 " "Info: Pin \"MuxRegDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[13\] 0 " "Info: Pin \"MuxRegDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[14\] 0 " "Info: Pin \"MuxRegDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[15\] 0 " "Info: Pin \"MuxRegDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[16\] 0 " "Info: Pin \"MuxRegDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[17\] 0 " "Info: Pin \"MuxRegDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[18\] 0 " "Info: Pin \"MuxRegDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[19\] 0 " "Info: Pin \"MuxRegDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[20\] 0 " "Info: Pin \"MuxRegDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[21\] 0 " "Info: Pin \"MuxRegDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[22\] 0 " "Info: Pin \"MuxRegDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[23\] 0 " "Info: Pin \"MuxRegDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[24\] 0 " "Info: Pin \"MuxRegDataOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[25\] 0 " "Info: Pin \"MuxRegDataOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[26\] 0 " "Info: Pin \"MuxRegDataOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[27\] 0 " "Info: Pin \"MuxRegDataOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[28\] 0 " "Info: Pin \"MuxRegDataOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[29\] 0 " "Info: Pin \"MuxRegDataOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[30\] 0 " "Info: Pin \"MuxRegDataOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDataOut\[31\] 0 " "Info: Pin \"MuxRegDataOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[0\] 0 " "Info: Pin \"MuxRegDestOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[1\] 0 " "Info: Pin \"MuxRegDestOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[2\] 0 " "Info: Pin \"MuxRegDestOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[3\] 0 " "Info: Pin \"MuxRegDestOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDestOut\[4\] 0 " "Info: Pin \"MuxRegDestOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite 0 " "Info: Pin \"RegWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[0\] 0 " "Info: Pin \"RegEPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[1\] 0 " "Info: Pin \"RegEPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[2\] 0 " "Info: Pin \"RegEPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[3\] 0 " "Info: Pin \"RegEPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[4\] 0 " "Info: Pin \"RegEPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[5\] 0 " "Info: Pin \"RegEPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[6\] 0 " "Info: Pin \"RegEPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[7\] 0 " "Info: Pin \"RegEPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[8\] 0 " "Info: Pin \"RegEPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[9\] 0 " "Info: Pin \"RegEPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[10\] 0 " "Info: Pin \"RegEPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[11\] 0 " "Info: Pin \"RegEPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[12\] 0 " "Info: Pin \"RegEPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[13\] 0 " "Info: Pin \"RegEPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[14\] 0 " "Info: Pin \"RegEPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[15\] 0 " "Info: Pin \"RegEPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[16\] 0 " "Info: Pin \"RegEPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[17\] 0 " "Info: Pin \"RegEPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[18\] 0 " "Info: Pin \"RegEPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[19\] 0 " "Info: Pin \"RegEPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[20\] 0 " "Info: Pin \"RegEPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[21\] 0 " "Info: Pin \"RegEPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[22\] 0 " "Info: Pin \"RegEPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[23\] 0 " "Info: Pin \"RegEPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[24\] 0 " "Info: Pin \"RegEPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[25\] 0 " "Info: Pin \"RegEPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[26\] 0 " "Info: Pin \"RegEPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[27\] 0 " "Info: Pin \"RegEPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[28\] 0 " "Info: Pin \"RegEPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[29\] 0 " "Info: Pin \"RegEPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[30\] 0 " "Info: Pin \"RegEPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegEPCOut\[31\] 0 " "Info: Pin \"RegEPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 13:45:53 2021 " "Info: Processing ended: Thu Mar 25 13:45:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
