#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar  4 12:50:22 2022
# Process ID: 6600
# Current directory: C:/Users/jblan/Documents/GitHub/ECELab2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19760 C:\Users\jblan\Documents\GitHub\ECELab2\project_2\project_2.xpr
# Log file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/jblan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_guioopen_project C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.xprWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.gen/sources_1'.
SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.oopen_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.980 ; gain = 0.000updateINFO: [Common 17-206] Exiting Vivalaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.555 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/TB_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar  4 12:51:09 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  4 12:51:09 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.555 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.555 ; gain = 0.000
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData1}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/read_data_1}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/read_data_2}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:214]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:216]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:214]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:216]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:102]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:143]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:204]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:205]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:214]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:216]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:138]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:204]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:205]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:217]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteData}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/read_data}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/write_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
WARNING: Simulation object /TB_CPU/write_addr was not found in the design.
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/mem_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/read_data}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_ALU_Result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/a}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/b}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/ALUControl}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegIn2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IFID_Instruction[28]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Sign_Ex}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData1' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegReadData2' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.555 ; gain = 0.000
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.965 ; gain = 4.957
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteNum}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteData}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
WARNING: Simulation object /TB_CPU/TBCPU/EXMEM_ALU_Result was not found in the design.
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.871 ; gain = 6.871
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/clk}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1161.312 ; gain = 6.441
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[3]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[2]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[1]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[0]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/mem_write}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_MemWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
ERROR: [VRFC 10-8387] single value range is not allowed in this mode of Verilog [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v:44]
ERROR: [VRFC 10-8387] single value range is not allowed in this mode of Verilog [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v:45]
ERROR: [VRFC 10-2865] module 'TB_CPU' ignored due to previous errors [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.703 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.977 ; gain = 4.273
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/mem_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/PC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.832 ; gain = 0.406
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/mem_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[1]}} 
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.492 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[11]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/INSTRUCTION[11]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_Reg_Read_Data_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.336 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[0]}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/clk}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/instr_data}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegIn2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.137 ; gain = 3.906
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.641 ; gain = 11.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1244.375 ; gain = 5.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.137 ; gain = 5.762
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_MemWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/EXMEM_MemRead}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/a}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/ALU/b}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.770 ; gain = 1.402
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[0]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.984 ; gain = 10.414
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[5]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.527 ; gain = 2.418
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.203 ; gain = 4.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1312.066 ; gain = 0.000
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[8]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/MEMWB_RegWrite}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1319.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.949 ; gain = 3.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.551 ; gain = 2.453
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/MEMORY[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.793 ; gain = 5.301
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/Registers/registers[6]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_CPU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:103]
WARNING: [VRFC 10-3380] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [VRFC 10-3380] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a39bacbdfecb40ffa3b11bf5ca78e0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'RegWriteData' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TB_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -view {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {TB_CPU_behav.wcfg}
TB_CPU_behav.wcfg
add_wave {{/TB_CPU/TBCPU/PC}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: CPU
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-6901] identifier 'ALU_Result' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:67]
WARNING: [Synth 8-6901] identifier 'zero' is used before its declaration [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:71]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1926.152 ; gain = 261.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (1#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ctrl' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ctrl' (3#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v:34]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (5#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v:40]
WARNING: [Synth 8-689] width (64) of port connection 'RegWriteData' does not match port width (32) of module 'Registers' [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:140]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.250 ; gain = 316.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.148 ; gain = 334.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.148 ; gain = 334.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1999.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2126.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2208.938 ; gain = 544.262
15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2208.938 ; gain = 826.172
close_design
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  4 17:32:22 2022...
