import{_ as o,c as t,al as r,o as s}from"./chunks/framework.NFAqBSgQ.js";const h=JSON.parse('{"title":"ST STM32H7","description":"","frontmatter":{},"headers":[],"relativePath":"en/platforms/arm/stm32h7/index.md","filePath":"en/platforms/arm/stm32h7/index.md"}'),a={name:"en/platforms/arm/stm32h7/index.md"};function p(i,e,l,n,d,S){return s(),t("div",null,e[0]||(e[0]=[r('<h1 id="st-stm32h7" tabindex="-1">ST STM32H7 <a class="header-anchor" href="#st-stm32h7" aria-label="Permalink to &quot;ST STM32H7&quot;">​</a></h1><h2 id="supported-mcus" tabindex="-1">Supported MCUs <a class="header-anchor" href="#supported-mcus" aria-label="Permalink to &quot;Supported MCUs&quot;">​</a></h2><p>Dual-core lines:</p><p>MCU Support Note</p><hr><p>STM32H747 STM32H757 STM32H745 STM32H755 Partial No Yes No Only STM32H747XI</p><p>Single-core lines:</p><p>MCU Support Note</p><hr><p>STM32H7A3 No<br> STM32H7B3 STM32H743 STM32H753 STM32H742 STM32H725 STM32H735 STM32H723 STM32H733 Partial Yes Yes No No No No No Only STM32H7B3LI</p><p>Value lines:</p><p>MCU Support Note</p><hr><p>STM32H7B0 STM32H750 STM32H730 No No No</p><h2 id="peripheral-support" tabindex="-1">Peripheral Support <a class="header-anchor" href="#peripheral-support" aria-label="Permalink to &quot;Peripheral Support&quot;">​</a></h2><p>The following list indicates peripherals supported in NuttX:</p><p>Peripheral Support Notes</p><hr><p>RAMECC FLASH SMM PM RCC CRS HSEM GPIO SYSCFG MDMA DMA BDMA DMA2D EXTI CRC FMC QUADSPI DLYB ADC DAC VREFBUF COMP OPAMP DFSDM DCMI LTDC JPEG RNG CRYP HASH HRTIM TIM LPTIM IWDG WWDG RTC I2C USART SPI I2S SAI SPIDIFRX SWPMI MDIOS SDMMC FDCAN OTG_FS OTG_HS ETH HDMI_CEC No Yes No ? Yes No Yes Yes Yes ? Yes Yes Yes Yes Yes Yes Yes No Yes Yes No No No No No Yes No Yes No ? No Yes No Yes Yes Yes Yes Yes Yes ? No No No ? Yes Yes Yes Yes Yes No</p><h2 id="dual-core-support" tabindex="-1">Dual-core support <a class="header-anchor" href="#dual-core-support" aria-label="Permalink to &quot;Dual-core support&quot;">​</a></h2><p>Some of the STM32H7 chips have an additional Cortex-M4 core built-in. The selection of the core for which the image is build is made using options:</p><blockquote><ul><li><code>CONFIG_ARCH_CHIP_STM32H7_CORTEXM7</code> - selects Cortex-M7 core</li><li><code>CONFIG_ARCH_CHIP_STM32H7_CORTEXM4</code> - selects Cortex-M4 core</li></ul></blockquote><p>Support for the CM7 core is always enabled, support for the CM4 core is controlled with the <code>CONFIG_STM32H7_CORTEXM4_ENABLED</code> option.</p><p>Interprocessor communication between cores is realized with the NuttX RPTUN device based on the OpenAMP framework. <code>HSEM</code> is used for synchronization and notification between cores.</p><p>32kB of the SRAM3 is reserved for shared memory and this is the only available option at the moment.</p><h2 id="supported-boards" tabindex="-1">Supported Boards <a class="header-anchor" href="#supported-boards" aria-label="Permalink to &quot;Supported Boards&quot;">​</a></h2><blockquote><p>boards/<em>/</em></p></blockquote>',27)]))}const M=o(a,[["render",p]]);export{h as __pageData,M as default};
