t # 0v 0 Add_Connectorv 1 Add_Requirementv 2 Add_Portv 3 Add_Portv 4 Preserve_Componentv 5 Preserve_Componentv 6 Preserve_Packagee 0 1 Add_requiremente 0 2 Add_srce 0 3 Add_tgte 0 6 Add_connectore 1 6 Add_requiremente 2 4 Add_porte 3 5 Add_portt # 1v 0 Add_Portv 1 Add_Connectorv 2 Add_Requirementv 3 Add_Portv 4 Preserve_Componentv 5 Preserve_Packagev 6 Preserve_Componente 0 1 Add_srce 0 6 Add_porte 1 2 Add_requiremente 1 3 Add_tgte 1 5 Add_connectore 2 5 Add_requiremente 3 4 Add_portt # 2v 0 Add_Portv 1 Add_Connectorv 2 Add_Requirementv 3 Add_Portv 4 Preserve_Componentv 5 Preserve_Componentv 6 Preserve_Packagee 0 1 Add_tgte 0 5 Add_porte 1 2 Add_requiremente 1 3 Add_srce 1 6 Add_connectore 2 6 Add_requiremente 3 4 Add_portt # 3v 0 Add_Connectorv 1 Add_Requirementv 2 Add_Portv 3 Add_Portv 4 Add_SwImplementationv 5 Preserve_Componentv 6 Preserve_Componentv 7 Preserve_Packagev 8 Preserve_Packagev 9 Preserve_SwImplementatione 0 1 Add_requiremente 0 2 Add_srce 0 3 Add_tgte 0 7 Add_connectore 1 7 Add_requiremente 2 5 Add_porte 3 6 Add_porte 4 5 Add_swimplementatione 4 8 Add_swimplementatione 5 9 Remove_componentt # 4v 0 Add_Connectorv 1 Add_Requirementv 2 Add_Portv 3 Add_Portv 4 Add_Connectorv 5 Add_Requirementv 6 Preserve_Portv 7 Preserve_Portv 8 Preserve_Componentv 9 Preserve_Componentv 10 Preserve_Packagee 0 1 Add_requiremente 0 2 Add_srce 0 3 Add_tgte 0 10 Add_connectore 1 10 Add_requiremente 2 8 Add_porte 3 9 Add_porte 4 5 Add_requiremente 4 6 Add_srce 4 7 Add_tgte 4 10 Add_connectore 5 10 Add_requirementt # 5v 0 Add_Portv 1 Add_Connectorv 2 Add_Requirementv 3 Add_Portv 4 Preserve_Componentv 5 Preserve_Componentv 6 Preserve_Packagee 0 1 Add_tgte 0 5 Add_porte 1 2 Add_requiremente 1 3 Add_srce 1 6 Add_connectore 2 6 Add_requiremente 3 4 Add_portt # 6v 0 Add_Portv 1 Add_Portv 2 Add_Connectorv 3 Add_Requirementv 4 Preserve_Packagev 5 Preserve_Componentv 6 Preserve_Componente 0 2 Add_srce 0 6 Add_porte 1 2 Add_tgte 1 5 Add_porte 2 3 Add_requiremente 2 4 Add_connectore 3 4 Add_requirementt # 7v 0 Add_Portv 1 Add_Portv 2 Add_Connectorv 3 Add_Requirementv 4 Preserve_Packagev 5 Preserve_Componentv 6 Preserve_Componente 0 2 Add_srce 0 6 Add_porte 1 2 Add_tgte 1 5 Add_porte 2 3 Add_requiremente 2 4 Add_connectore 3 4 Add_requirementt # 8v 0 Add_Portv 1 Add_Connectorv 2 Add_Requirementv 3 Add_Portv 4 Preserve_Componentv 5 Preserve_Componentv 6 Preserve_Packagee 0 1 Add_srce 0 5 Add_porte 1 2 Add_requiremente 1 3 Add_tgte 1 6 Add_connectore 2 6 Add_requiremente 3 4 Add_portt # 9v 0 Add_Portv 1 Add_Portv 2 Add_Connectorv 3 Add_Requirementv 4 Preserve_Componentv 5 Preserve_Componentv 6 Preserve_Packagee 0 2 Add_tgte 0 5 Add_porte 1 2 Add_srce 1 4 Add_porte 2 3 Add_requiremente 2 6 Add_connectore 3 6 Add_requirement