[2021-09-09 10:01:44,646]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 10:01:44,646]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:01:44,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; ".

Peak memory: 14536704 bytes

[2021-09-09 10:01:44,982]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:01:45,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 10:01:45,112]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 10:01:45,112]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:01:45,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :41
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :41
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():50
		max delay       :4
		max area        :41
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 7217152 bytes

[2021-09-09 10:01:45,138]mapper_test.py:220:[INFO]: area: 50 level: 4
[2021-09-09 12:00:24,246]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 12:00:24,246]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:00:24,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; ".

Peak memory: 14512128 bytes

[2021-09-09 12:00:24,549]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:00:24,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 12:00:24,722]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 12:00:24,723]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:00:26,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :41
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():50
		max delay       :4
		max area        :41
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15585280 bytes

[2021-09-09 12:00:26,552]mapper_test.py:220:[INFO]: area: 50 level: 4
[2021-09-09 13:30:21,179]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 13:30:21,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:30:21,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; ".

Peak memory: 14344192 bytes

[2021-09-09 13:30:21,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:30:21,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34447360 bytes

[2021-09-09 13:30:21,659]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 13:30:21,660]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:30:23,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :40
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :55
score:100
	Report mapping result:
		klut_size()     :71
		klut.num_gates():49
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15609856 bytes

[2021-09-09 13:30:23,516]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 15:06:28,693]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 15:06:28,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:06:28,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:06:28,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34533376 bytes

[2021-09-09 15:06:28,826]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 15:06:28,826]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:06:30,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15450112 bytes

[2021-09-09 15:06:30,916]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 15:35:32,564]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 15:35:32,564]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:35:32,564]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:35:32,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 15:35:32,729]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 15:35:32,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:35:34,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15478784 bytes

[2021-09-09 15:35:34,727]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 16:13:36,401]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 16:13:36,402]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:13:36,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:13:36,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34701312 bytes

[2021-09-09 16:13:36,538]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 16:13:36,538]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:13:38,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15482880 bytes

[2021-09-09 16:13:38,529]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 16:48:20,184]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 16:48:20,185]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:20,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:20,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34725888 bytes

[2021-09-09 16:48:20,362]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 16:48:20,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:22,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15335424 bytes

[2021-09-09 16:48:22,274]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-09 17:24:39,378]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-09 17:24:39,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:24:39,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:24:39,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34643968 bytes

[2021-09-09 17:24:39,515]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-09 17:24:39,515]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:24:41,504]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15548416 bytes

[2021-09-09 17:24:41,505]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-13 23:29:43,549]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-13 23:29:43,550]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:29:43,550]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:29:43,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-09-13 23:29:43,699]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-13 23:29:43,700]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:29:45,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :54
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 13484032 bytes

[2021-09-13 23:29:45,443]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-13 23:42:20,791]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-13 23:42:20,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:20,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:20,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-09-13 23:42:20,915]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-13 23:42:20,916]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:20,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6770688 bytes

[2021-09-13 23:42:20,952]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-14 08:59:34,175]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-14 08:59:34,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:59:34,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:59:34,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34263040 bytes

[2021-09-14 08:59:34,349]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-14 08:59:34,350]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:59:36,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 15400960 bytes

[2021-09-14 08:59:36,129]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-14 09:21:19,437]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-14 09:21:19,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:19,438]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:19,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-09-14 09:21:19,568]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-14 09:21:19,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:19,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 7127040 bytes

[2021-09-14 09:21:19,599]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-15 15:33:03,905]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-15 15:33:03,906]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:03,906]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:04,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34148352 bytes

[2021-09-15 15:33:04,066]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-15 15:33:04,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:05,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 14249984 bytes

[2021-09-15 15:33:05,643]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-15 15:54:41,981]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-15 15:54:41,981]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:41,982]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:42,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34340864 bytes

[2021-09-15 15:54:42,099]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-15 15:54:42,100]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:42,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6615040 bytes

[2021-09-15 15:54:42,132]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-18 14:03:33,730]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-18 14:03:33,731]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:33,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:33,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34250752 bytes

[2021-09-18 14:03:33,845]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-18 14:03:33,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:35,505]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-09-18 14:03:35,506]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-18 16:28:06,655]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-18 16:28:06,655]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:06,655]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:06,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34131968 bytes

[2021-09-18 16:28:06,828]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-18 16:28:06,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:08,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-09-18 16:28:08,436]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-22 08:58:43,629]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-22 08:58:43,629]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:43,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:43,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34226176 bytes

[2021-09-22 08:58:43,796]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-22 08:58:43,796]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:44,613]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11464704 bytes

[2021-09-22 08:58:44,614]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-22 11:26:47,600]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-22 11:26:47,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:47,600]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:47,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34320384 bytes

[2021-09-22 11:26:47,714]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-22 11:26:47,715]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:49,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-22 11:26:49,363]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-23 16:45:48,379]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-23 16:45:48,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:48,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:48,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34070528 bytes

[2021-09-23 16:45:48,494]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-23 16:45:48,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:50,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
balancing!
	current map manager:
		current min nodes:108
		current min depth:9
rewriting!
	current map manager:
		current min nodes:108
		current min depth:9
balancing!
	current map manager:
		current min nodes:108
		current min depth:8
rewriting!
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11735040 bytes

[2021-09-23 16:45:50,108]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-23 17:08:49,983]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-23 17:08:49,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:49,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:50,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34209792 bytes

[2021-09-23 17:08:50,096]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-23 17:08:50,097]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:51,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
balancing!
	current map manager:
		current min nodes:108
		current min depth:9
rewriting!
	current map manager:
		current min nodes:108
		current min depth:9
balancing!
	current map manager:
		current min nodes:108
		current min depth:8
rewriting!
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12148736 bytes

[2021-09-23 17:08:51,786]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-23 18:10:25,175]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-23 18:10:25,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:25,176]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:25,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34246656 bytes

[2021-09-23 18:10:25,294]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-23 18:10:25,294]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:26,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
balancing!
	current map manager:
		current min nodes:108
		current min depth:9
rewriting!
	current map manager:
		current min nodes:108
		current min depth:9
balancing!
	current map manager:
		current min nodes:108
		current min depth:8
rewriting!
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-09-23 18:10:26,879]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-27 16:37:32,764]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-27 16:37:32,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:32,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:32,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34562048 bytes

[2021-09-27 16:37:32,932]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-27 16:37:32,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:34,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
balancing!
	current map manager:
		current min nodes:108
		current min depth:9
rewriting!
	current map manager:
		current min nodes:108
		current min depth:9
balancing!
	current map manager:
		current min nodes:108
		current min depth:8
rewriting!
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-09-27 16:37:34,593]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-27 17:44:16,582]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-27 17:44:16,583]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:16,583]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:16,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34234368 bytes

[2021-09-27 17:44:16,699]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-27 17:44:16,699]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:18,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
balancing!
	current map manager:
		current min nodes:108
		current min depth:9
rewriting!
	current map manager:
		current min nodes:108
		current min depth:9
balancing!
	current map manager:
		current min nodes:108
		current min depth:8
rewriting!
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :55
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12148736 bytes

[2021-09-27 17:44:18,299]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-28 02:10:31,760]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-28 02:10:31,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:31,761]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:31,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34607104 bytes

[2021-09-28 02:10:31,872]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-28 02:10:31,873]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:33,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-09-28 02:10:33,556]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-28 16:49:57,073]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-28 16:49:57,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:57,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:57,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34070528 bytes

[2021-09-28 16:49:57,243]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-28 16:49:57,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:58,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12050432 bytes

[2021-09-28 16:49:58,841]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-09-28 17:28:59,151]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-09-28 17:28:59,152]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:59,152]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:59,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34082816 bytes

[2021-09-28 17:28:59,325]mapper_test.py:156:[INFO]: area: 42 level: 4
[2021-09-28 17:28:59,325]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:00,920]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-09-28 17:29:00,921]mapper_test.py:220:[INFO]: area: 58 level: 4
[2021-10-09 10:42:29,107]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-09 10:42:29,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:29,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:29,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34545664 bytes

[2021-10-09 10:42:29,276]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-09 10:42:29,276]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:29,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :54
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6930432 bytes

[2021-10-09 10:42:29,336]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-09 11:25:02,070]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-09 11:25:02,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:02,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:02,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34082816 bytes

[2021-10-09 11:25:02,191]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-09 11:25:02,192]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:02,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :54
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6930432 bytes

[2021-10-09 11:25:02,244]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-09 16:32:42,694]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-09 16:32:42,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:42,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:42,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-10-09 16:32:42,805]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-09 16:32:42,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:43,633]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-09 16:32:43,634]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-09 16:49:50,407]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-09 16:49:50,407]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:50,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:50,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-10-09 16:49:50,518]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-09 16:49:50,519]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:51,339]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-09 16:49:51,339]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-12 11:00:15,800]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-12 11:00:15,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:15,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:15,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34168832 bytes

[2021-10-12 11:00:15,920]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-12 11:00:15,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:17,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11452416 bytes

[2021-10-12 11:00:17,629]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-12 11:19:17,266]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-12 11:19:17,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:17,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:17,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-12 11:19:17,385]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-12 11:19:17,385]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:17,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :54
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6656000 bytes

[2021-10-12 11:19:17,448]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-12 13:35:43,908]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-12 13:35:43,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:35:43,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:35:44,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34000896 bytes

[2021-10-12 13:35:44,077]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-12 13:35:44,077]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:35:45,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-10-12 13:35:45,808]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-12 15:06:24,382]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-12 15:06:24,382]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:24,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:24,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-10-12 15:06:24,548]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-12 15:06:24,549]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:26,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :58
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 10944512 bytes

[2021-10-12 15:06:26,223]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-12 18:51:20,729]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-12 18:51:20,730]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:20,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:20,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34381824 bytes

[2021-10-12 18:51:20,849]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-12 18:51:20,850]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:22,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11677696 bytes

[2021-10-12 18:51:22,598]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-18 11:44:53,122]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-18 11:44:53,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:53,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:53,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34373632 bytes

[2021-10-18 11:44:53,243]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-18 11:44:53,243]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:54,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-10-18 11:44:54,984]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-18 12:04:14,845]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-18 12:04:14,845]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:14,846]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:14,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34185216 bytes

[2021-10-18 12:04:14,964]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-18 12:04:14,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:14,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 5959680 bytes

[2021-10-18 12:04:14,998]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-19 14:12:11,776]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-19 14:12:11,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:11,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:11,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34279424 bytes

[2021-10-19 14:12:11,893]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-19 14:12:11,893]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:11,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:12:11,915]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-22 13:34:22,153]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-22 13:34:22,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:22,153]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:22,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34033664 bytes

[2021-10-22 13:34:22,315]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-22 13:34:22,316]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:22,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 8839168 bytes

[2021-10-22 13:34:22,410]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-22 13:55:14,907]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-22 13:55:14,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:14,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:15,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 13:55:15,027]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-22 13:55:15,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:15,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 8757248 bytes

[2021-10-22 13:55:15,095]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-22 14:02:32,536]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-22 14:02:32,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:32,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:32,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-10-22 14:02:32,654]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-22 14:02:32,654]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:32,677]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-22 14:02:32,678]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-22 14:05:53,453]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-22 14:05:53,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:53,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:53,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34406400 bytes

[2021-10-22 14:05:53,568]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-22 14:05:53,568]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:53,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 6103040 bytes

[2021-10-22 14:05:53,589]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-23 13:34:21,248]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-23 13:34:21,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:21,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:21,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-10-23 13:34:21,365]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-23 13:34:21,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:23,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():65
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11845632 bytes

[2021-10-23 13:34:23,023]mapper_test.py:224:[INFO]: area: 65 level: 4
[2021-10-24 17:46:00,109]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-24 17:46:00,110]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:00,110]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:00,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-10-24 17:46:00,270]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-24 17:46:00,271]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:01,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :56
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11853824 bytes

[2021-10-24 17:46:01,990]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-24 18:06:26,168]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-24 18:06:26,168]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:26,168]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:26,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34283520 bytes

[2021-10-24 18:06:26,334]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-24 18:06:26,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:27,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:9
	current map manager:
		current min nodes:108
		current min depth:8
	current map manager:
		current min nodes:108
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :57
score:100
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-10-24 18:06:27,994]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 10:25:45,355]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-26 10:25:45,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:45,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:45,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-10-26 10:25:45,524]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-26 10:25:45,525]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:45,547]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	current map manager:
		current min nodes:108
		current min depth:11
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 5861376 bytes

[2021-10-26 10:25:45,548]mapper_test.py:224:[INFO]: area: 53 level: 4
[2021-10-26 11:04:17,595]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-26 11:04:17,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:17,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:17,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34222080 bytes

[2021-10-26 11:04:17,715]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-26 11:04:17,715]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:19,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-10-26 11:04:19,391]mapper_test.py:224:[INFO]: area: 53 level: 4
[2021-10-26 11:25:00,075]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-26 11:25:00,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:00,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:00,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-10-26 11:25:00,197]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-26 11:25:00,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:01,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():66
		max delay       :4
		max area        :56
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-26 11:25:01,860]mapper_test.py:224:[INFO]: area: 66 level: 4
[2021-10-26 12:23:05,947]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-26 12:23:05,947]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:05,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:06,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34512896 bytes

[2021-10-26 12:23:06,067]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-26 12:23:06,067]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:07,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-26 12:23:07,785]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 14:13:14,231]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-26 14:13:14,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:14,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:14,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 14:13:14,356]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-26 14:13:14,356]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:14,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 5824512 bytes

[2021-10-26 14:13:14,385]mapper_test.py:224:[INFO]: area: 53 level: 4
[2021-10-29 16:10:19,518]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-10-29 16:10:19,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:19,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:19,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34324480 bytes

[2021-10-29 16:10:19,635]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-10-29 16:10:19,636]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:19,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():67
		max delay       :4
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
Peak memory: 5869568 bytes

[2021-10-29 16:10:19,664]mapper_test.py:224:[INFO]: area: 67 level: 4
[2021-11-03 09:52:09,985]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-03 09:52:09,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:09,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:10,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34209792 bytes

[2021-11-03 09:52:10,102]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-03 09:52:10,102]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:10,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():67
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig_output.v
	Peak memory: 5992448 bytes

[2021-11-03 09:52:10,130]mapper_test.py:226:[INFO]: area: 67 level: 4
[2021-11-03 10:04:20,553]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-03 10:04:20,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:20,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:20,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33996800 bytes

[2021-11-03 10:04:20,670]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-03 10:04:20,670]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:20,695]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():66
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :27
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig_output.v
	Peak memory: 5947392 bytes

[2021-11-03 10:04:20,696]mapper_test.py:226:[INFO]: area: 66 level: 4
[2021-11-03 13:44:20,312]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-03 13:44:20,313]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:20,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:20,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33947648 bytes

[2021-11-03 13:44:20,430]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-03 13:44:20,431]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:20,466]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():66
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :27
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig_output.v
	Peak memory: 6090752 bytes

[2021-11-03 13:44:20,466]mapper_test.py:226:[INFO]: area: 66 level: 4
[2021-11-03 13:50:35,748]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-03 13:50:35,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:35,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:35,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 13:50:35,867]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-03 13:50:35,867]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:35,901]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():66
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :27
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig_output.v
	Peak memory: 5939200 bytes

[2021-11-03 13:50:35,902]mapper_test.py:226:[INFO]: area: 66 level: 4
[2021-11-04 15:57:31,916]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-04 15:57:31,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:31,917]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:32,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34107392 bytes

[2021-11-04 15:57:32,036]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-04 15:57:32,036]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:32,070]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig_output.v
	Peak memory: 5996544 bytes

[2021-11-04 15:57:32,071]mapper_test.py:226:[INFO]: area: 52 level: 4
[2021-11-16 12:28:24,466]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-16 12:28:24,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:24,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:24,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34447360 bytes

[2021-11-16 12:28:24,586]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-16 12:28:24,586]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:24,607]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.002029 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5967872 bytes

[2021-11-16 12:28:24,608]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-16 14:17:21,675]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-16 14:17:21,675]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:21,675]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:21,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34553856 bytes

[2021-11-16 14:17:21,800]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-16 14:17:21,801]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:21,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.00255 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-16 14:17:21,835]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-16 14:23:42,387]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-16 14:23:42,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:42,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:42,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-11-16 14:23:42,510]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-16 14:23:42,510]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:42,540]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.002541 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-16 14:23:42,541]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-17 16:36:21,310]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-17 16:36:21,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:21,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:21,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34127872 bytes

[2021-11-17 16:36:21,430]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-17 16:36:21,431]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:21,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.001688 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-17 16:36:21,460]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-18 10:18:57,247]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-18 10:18:57,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:57,247]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:57,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34508800 bytes

[2021-11-18 10:18:57,367]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-18 10:18:57,368]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:57,399]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.003935 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-18 10:18:57,400]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-23 16:11:47,795]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-23 16:11:47,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:47,796]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:47,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34074624 bytes

[2021-11-23 16:11:47,923]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-23 16:11:47,924]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:47,952]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.004566 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 6172672 bytes

[2021-11-23 16:11:47,952]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-23 16:42:46,143]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-23 16:42:46,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:46,143]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:46,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34181120 bytes

[2021-11-23 16:42:46,289]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-23 16:42:46,289]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:46,326]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.005934 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5935104 bytes

[2021-11-23 16:42:46,327]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-24 11:39:01,614]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 11:39:01,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:01,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:01,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 11:39:01,733]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 11:39:01,733]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:01,753]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.000114 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-24 11:39:01,754]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-24 12:02:15,842]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 12:02:15,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:15,842]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:15,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 12:02:15,966]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 12:02:15,967]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:15,986]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.000192 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-24 12:02:15,987]mapper_test.py:228:[INFO]: area: 58 level: 4
[2021-11-24 12:06:00,801]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 12:06:00,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:00,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:00,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34394112 bytes

[2021-11-24 12:06:00,917]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 12:06:00,917]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:00,938]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.001651 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 6017024 bytes

[2021-11-24 12:06:00,938]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-24 12:11:38,060]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 12:11:38,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:38,061]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:38,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 12:11:38,176]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 12:11:38,176]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:38,194]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00061 secs
	Report mapping result:
		klut_size()     :63
		klut.num_gates():41
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5767168 bytes

[2021-11-24 12:11:38,195]mapper_test.py:228:[INFO]: area: 41 level: 5
[2021-11-24 12:57:59,603]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 12:57:59,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:59,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:59,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34152448 bytes

[2021-11-24 12:57:59,772]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 12:57:59,772]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:59,800]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.001692 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-24 12:57:59,801]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-24 13:11:20,361]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 13:11:20,362]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:20,362]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:20,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-11-24 13:11:20,532]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 13:11:20,533]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:22,205]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.001641 secs
Mapping time: 0.002262 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 11534336 bytes

[2021-11-24 13:11:22,206]mapper_test.py:228:[INFO]: area: 52 level: 4
[2021-11-24 13:34:15,395]mapper_test.py:79:[INFO]: run case "s349_comb"
[2021-11-24 13:34:15,395]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:15,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:15,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      87.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      49.0.  Edge =      161.  Cut =      508.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      498.  T =     0.00 sec
P:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      505.  T =     0.00 sec
F:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      115.  Cut =      445.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      439.  T =     0.00 sec
A:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
E:  Del =    4.00.  Ar =      33.0.  Edge =      109.  Cut =      376.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34267136 bytes

[2021-11-24 13:34:15,561]mapper_test.py:160:[INFO]: area: 42 level: 4
[2021-11-24 13:34:15,561]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:17,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
Mapping time: 0.000112 secs
Mapping time: 0.000126 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v
	Peak memory: 11309056 bytes

[2021-11-24 13:34:17,232]mapper_test.py:228:[INFO]: area: 58 level: 4
