/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module mult_28x20_unsigned_regout_post_route (id, reset, clock0, A, B, Y);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:26.16-26.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:27.16-27.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:28.17-28.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:25.9-25.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:23.30-23.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:24.9-24.14" *)
  (* unused_bits = "1" *)
  (* unused_bits = "1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:26.16-26.17" *)
  input [0:27] A;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:27.16-27.17" *)
  input [0:19] B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:28.17-28.18" *)
  output [0:47] Y;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:25.9-25.15" *)
  input clock0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:23.30-23.32" *)
  input [0:1] id;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:24.9-24.14" *)
  input reset;
  wire \$auto$clkbufmap.cc:298:execute$52375 ;
  wire \$auto$rs_design_edit.cc:572:execute$53423 ;
  wire \$auto$rs_design_edit.cc:572:execute$53424 ;
  wire \$auto$rs_design_edit.cc:572:execute$53425 ;
  wire \$auto$rs_design_edit.cc:572:execute$53426 ;
  wire \$auto$rs_design_edit.cc:572:execute$53427 ;
  wire \$auto$rs_design_edit.cc:572:execute$53428 ;
  wire \$auto$rs_design_edit.cc:572:execute$53429 ;
  wire \$auto$rs_design_edit.cc:572:execute$53430 ;
  wire \$auto$rs_design_edit.cc:572:execute$53431 ;
  wire \$auto$rs_design_edit.cc:572:execute$53432 ;
  wire \$auto$rs_design_edit.cc:572:execute$53433 ;
  wire \$auto$rs_design_edit.cc:572:execute$53434 ;
  wire \$auto$rs_design_edit.cc:572:execute$53435 ;
  wire \$auto$rs_design_edit.cc:572:execute$53436 ;
  wire \$auto$rs_design_edit.cc:572:execute$53437 ;
  wire \$auto$rs_design_edit.cc:572:execute$53438 ;
  wire \$auto$rs_design_edit.cc:572:execute$53439 ;
  wire \$auto$rs_design_edit.cc:572:execute$53440 ;
  wire \$auto$rs_design_edit.cc:572:execute$53441 ;
  wire \$auto$rs_design_edit.cc:572:execute$53442 ;
  wire \$auto$rs_design_edit.cc:572:execute$53443 ;
  wire \$auto$rs_design_edit.cc:572:execute$53444 ;
  wire \$auto$rs_design_edit.cc:572:execute$53445 ;
  wire \$auto$rs_design_edit.cc:572:execute$53446 ;
  wire \$auto$rs_design_edit.cc:572:execute$53447 ;
  wire \$auto$rs_design_edit.cc:572:execute$53448 ;
  wire \$auto$rs_design_edit.cc:572:execute$53449 ;
  wire \$auto$rs_design_edit.cc:572:execute$53450 ;
  wire \$auto$rs_design_edit.cc:572:execute$53451 ;
  wire \$auto$rs_design_edit.cc:572:execute$53452 ;
  wire \$auto$rs_design_edit.cc:572:execute$53453 ;
  wire \$auto$rs_design_edit.cc:572:execute$53454 ;
  wire \$auto$rs_design_edit.cc:572:execute$53455 ;
  wire \$auto$rs_design_edit.cc:572:execute$53456 ;
  wire \$auto$rs_design_edit.cc:572:execute$53457 ;
  wire \$auto$rs_design_edit.cc:572:execute$53458 ;
  wire \$auto$rs_design_edit.cc:572:execute$53459 ;
  wire \$auto$rs_design_edit.cc:572:execute$53460 ;
  wire \$auto$rs_design_edit.cc:572:execute$53461 ;
  wire \$auto$rs_design_edit.cc:572:execute$53462 ;
  wire \$auto$rs_design_edit.cc:572:execute$53463 ;
  wire \$auto$rs_design_edit.cc:572:execute$53464 ;
  wire \$auto$rs_design_edit.cc:572:execute$53465 ;
  wire \$auto$rs_design_edit.cc:572:execute$53466 ;
  wire \$auto$rs_design_edit.cc:572:execute$53467 ;
  wire \$auto$rs_design_edit.cc:572:execute$53468 ;
  wire \$auto$rs_design_edit.cc:572:execute$53469 ;
  wire \$auto$rs_design_edit.cc:572:execute$53470 ;
  wire \$auto$rs_design_edit.cc:572:execute$53471 ;
  wire \$auto$rs_design_edit.cc:572:execute$53472 ;
  wire \$auto$rs_design_edit.cc:572:execute$53473 ;
  wire \$auto$rs_design_edit.cc:572:execute$53474 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:26.16-26.17" *)
  wire [0:27] \$auto$rs_design_edit.cc:850:execute$53477.A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:27.16-27.17" *)
  wire [0:19] \$auto$rs_design_edit.cc:850:execute$53477.B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:28.17-28.18" *)
  wire [0:47] \$auto$rs_design_edit.cc:850:execute$53477.Y ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:25.9-25.15" *)
  wire \$auto$rs_design_edit.cc:850:execute$53477.clock0 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:23.30-23.32" *)
  wire [0:1] \$auto$rs_design_edit.cc:850:execute$53477.id ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:24.9-24.14" *)
  wire \$auto$rs_design_edit.cc:850:execute$53477.reset ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$clkbufmap.cc:298:execute$52375 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53423 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53424 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53425 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53426 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53427 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53428 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53429 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53430 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53431 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53432 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53433 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53434 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53435 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53436 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53437 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53438 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53439 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53440 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53441 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53442 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53443 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53444 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53445 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53446 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53447 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53448 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53449 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53450 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53451 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53452 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53453 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53454 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53455 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53456 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53457 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53458 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53459 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53460 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53461 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53462 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53463 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53464 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53465 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53466 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53467 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53468 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53469 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53470 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53471 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53472 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53473 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53474 ;
  wire [0:27] \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A ;
  wire [0:19] \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B ;
  wire [0:47] \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$clock0 ;
  (* unused_bits = "1" *)
  wire [0:1] \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$id ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$reset ;
  wire [0:27] \$iopadmap$A ;
  wire [0:19] \$iopadmap$B ;
  wire [0:47] \$iopadmap$Y ;
  wire \$iopadmap$clock0 ;
  (* unused_bits = "1" *)
  wire [0:1] \$iopadmap$id ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:26.16-26.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:26.16-26.17" *)
  wire [0:27] A;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:27.16-27.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:27.16-27.17" *)
  wire [0:19] B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:28.17-28.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:28.17-28.18" *)
  wire [0:47] Y;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:25.9-25.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:25.9-25.15" *)
  wire clock0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:23.30-23.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:23.30-23.32" *)
  wire [0:1] id;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:24.9-24.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:24.9-24.14" *)
  wire reset;
  fabric_mult_28x20_unsigned_regout \$auto$rs_design_edit.cc:848:execute$53476  (
    .\$iopadmap$id[1] (\$iopadmap$id [1]),
    .\$iopadmap$id[0] (\$iopadmap$id [0]),
    .\$iopadmap$Y[46] (\$iopadmap$Y [46]),
    .\$iopadmap$Y[45] (\$iopadmap$Y [45]),
    .\$iopadmap$Y[44] (\$iopadmap$Y [44]),
    .\$iopadmap$Y[43] (\$iopadmap$Y [43]),
    .\$iopadmap$Y[42] (\$iopadmap$Y [42]),
    .\$iopadmap$Y[41] (\$iopadmap$Y [41]),
    .\$iopadmap$Y[40] (\$iopadmap$Y [40]),
    .\$iopadmap$Y[39] (\$iopadmap$Y [39]),
    .\$iopadmap$Y[38] (\$iopadmap$Y [38]),
    .\$iopadmap$Y[37] (\$iopadmap$Y [37]),
    .\$iopadmap$Y[36] (\$iopadmap$Y [36]),
    .\$iopadmap$Y[35] (\$iopadmap$Y [35]),
    .\$iopadmap$Y[34] (\$iopadmap$Y [34]),
    .\$iopadmap$Y[33] (\$iopadmap$Y [33]),
    .\$iopadmap$Y[32] (\$iopadmap$Y [32]),
    .\$iopadmap$Y[31] (\$iopadmap$Y [31]),
    .\$iopadmap$Y[30] (\$iopadmap$Y [30]),
    .\$iopadmap$Y[29] (\$iopadmap$Y [29]),
    .\$iopadmap$Y[28] (\$iopadmap$Y [28]),
    .\$iopadmap$Y[27] (\$iopadmap$Y [27]),
    .\$iopadmap$Y[26] (\$iopadmap$Y [26]),
    .\$iopadmap$Y[25] (\$iopadmap$Y [25]),
    .\$iopadmap$Y[24] (\$iopadmap$Y [24]),
    .\$iopadmap$Y[23] (\$iopadmap$Y [23]),
    .\$iopadmap$Y[22] (\$iopadmap$Y [22]),
    .\$iopadmap$Y[21] (\$iopadmap$Y [21]),
    .\$iopadmap$Y[20] (\$iopadmap$Y [20]),
    .\$iopadmap$Y[19] (\$iopadmap$Y [19]),
    .\$iopadmap$Y[18] (\$iopadmap$Y [18]),
    .\$iopadmap$Y[17] (\$iopadmap$Y [17]),
    .\$iopadmap$Y[16] (\$iopadmap$Y [16]),
    .\$iopadmap$Y[15] (\$iopadmap$Y [15]),
    .\$iopadmap$Y[14] (\$iopadmap$Y [14]),
    .\$iopadmap$Y[13] (\$iopadmap$Y [13]),
    .\$iopadmap$Y[12] (\$iopadmap$Y [12]),
    .\$iopadmap$Y[11] (\$iopadmap$Y [11]),
    .\$iopadmap$Y[10] (\$iopadmap$Y [10]),
    .\$iopadmap$Y[9] (\$iopadmap$Y [9]),
    .\$iopadmap$Y[8] (\$iopadmap$Y [8]),
    .\$iopadmap$Y[7] (\$iopadmap$Y [7]),
    .\$iopadmap$Y[6] (\$iopadmap$Y [6]),
    .\$iopadmap$Y[5] (\$iopadmap$Y [5]),
    .\$iopadmap$Y[4] (\$iopadmap$Y [4]),
    .\$iopadmap$Y[3] (\$iopadmap$Y [3]),
    .\$iopadmap$Y[2] (\$iopadmap$Y [2]),
    .\$iopadmap$Y[1] (\$iopadmap$Y [1]),
    .\$iopadmap$Y[0] (\$iopadmap$Y [0]),
    .\$iopadmap$B[18] (\$iopadmap$B [18]),
    .\$iopadmap$B[17] (\$iopadmap$B [17]),
    .\$iopadmap$B[16] (\$iopadmap$B [16]),
    .\$iopadmap$B[15] (\$iopadmap$B [15]),
    .\$iopadmap$B[14] (\$iopadmap$B [14]),
    .\$iopadmap$B[13] (\$iopadmap$B [13]),
    .\$iopadmap$B[12] (\$iopadmap$B [12]),
    .\$iopadmap$B[11] (\$iopadmap$B [11]),
    .\$iopadmap$B[10] (\$iopadmap$B [10]),
    .\$iopadmap$B[9] (\$iopadmap$B [9]),
    .\$iopadmap$B[8] (\$iopadmap$B [8]),
    .\$iopadmap$B[7] (\$iopadmap$B [7]),
    .\$iopadmap$B[6] (\$iopadmap$B [6]),
    .\$iopadmap$B[5] (\$iopadmap$B [5]),
    .\$iopadmap$B[4] (\$iopadmap$B [4]),
    .\$iopadmap$B[3] (\$iopadmap$B [3]),
    .\$iopadmap$B[2] (\$iopadmap$B [2]),
    .\$iopadmap$B[1] (\$iopadmap$B [1]),
    .\$iopadmap$B[0] (\$iopadmap$B [0]),
    .\$iopadmap$A[26] (\$iopadmap$A [26]),
    .\$iopadmap$A[25] (\$iopadmap$A [25]),
    .\$iopadmap$A[24] (\$iopadmap$A [24]),
    .\$iopadmap$A[23] (\$iopadmap$A [23]),
    .\$iopadmap$A[22] (\$iopadmap$A [22]),
    .\$iopadmap$A[21] (\$iopadmap$A [21]),
    .\$iopadmap$A[20] (\$iopadmap$A [20]),
    .\$iopadmap$A[19] (\$iopadmap$A [19]),
    .\$iopadmap$A[18] (\$iopadmap$A [18]),
    .\$iopadmap$A[17] (\$iopadmap$A [17]),
    .\$iopadmap$A[16] (\$iopadmap$A [16]),
    .\$iopadmap$A[15] (\$iopadmap$A [15]),
    .\$iopadmap$A[14] (\$iopadmap$A [14]),
    .\$iopadmap$A[13] (\$iopadmap$A [13]),
    .\$iopadmap$A[12] (\$iopadmap$A [12]),
    .\$iopadmap$A[11] (\$iopadmap$A [11]),
    .\$iopadmap$A[10] (\$iopadmap$A [10]),
    .\$iopadmap$A[9] (\$iopadmap$A [9]),
    .\$iopadmap$A[8] (\$iopadmap$A [8]),
    .\$iopadmap$A[7] (\$iopadmap$A [7]),
    .\$iopadmap$A[6] (\$iopadmap$A [6]),
    .\$iopadmap$A[5] (\$iopadmap$A [5]),
    .\$iopadmap$A[4] (\$iopadmap$A [4]),
    .\$iopadmap$A[3] (\$iopadmap$A [3]),
    .\$iopadmap$A[2] (\$iopadmap$A [2]),
    .\$iopadmap$A[1] (\$iopadmap$A [1]),
    .\$iopadmap$A[0] (\$iopadmap$A [0]),
    .\$auto$rs_design_edit.cc:572:execute$53423 (\$auto$rs_design_edit.cc:572:execute$53423 ),
    .\$auto$rs_design_edit.cc:572:execute$53424 (\$auto$rs_design_edit.cc:572:execute$53424 ),
    .\$auto$rs_design_edit.cc:572:execute$53425 (\$auto$rs_design_edit.cc:572:execute$53425 ),
    .\$auto$rs_design_edit.cc:572:execute$53426 (\$auto$rs_design_edit.cc:572:execute$53426 ),
    .\$auto$rs_design_edit.cc:572:execute$53427 (\$auto$rs_design_edit.cc:572:execute$53427 ),
    .\$auto$rs_design_edit.cc:572:execute$53428 (\$auto$rs_design_edit.cc:572:execute$53428 ),
    .\$auto$rs_design_edit.cc:572:execute$53429 (\$auto$rs_design_edit.cc:572:execute$53429 ),
    .\$auto$rs_design_edit.cc:572:execute$53430 (\$auto$rs_design_edit.cc:572:execute$53430 ),
    .\$auto$rs_design_edit.cc:572:execute$53431 (\$auto$rs_design_edit.cc:572:execute$53431 ),
    .\$auto$rs_design_edit.cc:572:execute$53432 (\$auto$rs_design_edit.cc:572:execute$53432 ),
    .\$auto$rs_design_edit.cc:572:execute$53433 (\$auto$rs_design_edit.cc:572:execute$53433 ),
    .\$auto$rs_design_edit.cc:572:execute$53434 (\$auto$rs_design_edit.cc:572:execute$53434 ),
    .\$auto$rs_design_edit.cc:572:execute$53435 (\$auto$rs_design_edit.cc:572:execute$53435 ),
    .\$auto$rs_design_edit.cc:572:execute$53436 (\$auto$rs_design_edit.cc:572:execute$53436 ),
    .\$auto$rs_design_edit.cc:572:execute$53437 (\$auto$rs_design_edit.cc:572:execute$53437 ),
    .\$auto$rs_design_edit.cc:572:execute$53438 (\$auto$rs_design_edit.cc:572:execute$53438 ),
    .\$auto$rs_design_edit.cc:572:execute$53439 (\$auto$rs_design_edit.cc:572:execute$53439 ),
    .\$auto$rs_design_edit.cc:572:execute$53440 (\$auto$rs_design_edit.cc:572:execute$53440 ),
    .\$auto$rs_design_edit.cc:572:execute$53441 (\$auto$rs_design_edit.cc:572:execute$53441 ),
    .\$auto$rs_design_edit.cc:572:execute$53442 (\$auto$rs_design_edit.cc:572:execute$53442 ),
    .\$auto$rs_design_edit.cc:572:execute$53443 (\$auto$rs_design_edit.cc:572:execute$53443 ),
    .\$auto$rs_design_edit.cc:572:execute$53444 (\$auto$rs_design_edit.cc:572:execute$53444 ),
    .\$auto$rs_design_edit.cc:572:execute$53445 (\$auto$rs_design_edit.cc:572:execute$53445 ),
    .\$auto$rs_design_edit.cc:572:execute$53446 (\$auto$rs_design_edit.cc:572:execute$53446 ),
    .\$auto$rs_design_edit.cc:572:execute$53447 (\$auto$rs_design_edit.cc:572:execute$53447 ),
    .\$auto$rs_design_edit.cc:572:execute$53448 (\$auto$rs_design_edit.cc:572:execute$53448 ),
    .\$auto$rs_design_edit.cc:572:execute$53449 (\$auto$rs_design_edit.cc:572:execute$53449 ),
    .\$auto$rs_design_edit.cc:572:execute$53450 (\$auto$rs_design_edit.cc:572:execute$53450 ),
    .\$auto$rs_design_edit.cc:572:execute$53451 (\$auto$rs_design_edit.cc:572:execute$53451 ),
    .\$auto$rs_design_edit.cc:572:execute$53452 (\$auto$rs_design_edit.cc:572:execute$53452 ),
    .\$auto$rs_design_edit.cc:572:execute$53453 (\$auto$rs_design_edit.cc:572:execute$53453 ),
    .\$auto$rs_design_edit.cc:572:execute$53454 (\$auto$rs_design_edit.cc:572:execute$53454 ),
    .\$auto$rs_design_edit.cc:572:execute$53455 (\$auto$rs_design_edit.cc:572:execute$53455 ),
    .\$auto$rs_design_edit.cc:572:execute$53456 (\$auto$rs_design_edit.cc:572:execute$53456 ),
    .\$auto$rs_design_edit.cc:572:execute$53457 (\$auto$rs_design_edit.cc:572:execute$53457 ),
    .\$auto$rs_design_edit.cc:572:execute$53458 (\$auto$rs_design_edit.cc:572:execute$53458 ),
    .\$auto$rs_design_edit.cc:572:execute$53459 (\$auto$rs_design_edit.cc:572:execute$53459 ),
    .\$auto$rs_design_edit.cc:572:execute$53460 (\$auto$rs_design_edit.cc:572:execute$53460 ),
    .\$auto$rs_design_edit.cc:572:execute$53461 (\$auto$rs_design_edit.cc:572:execute$53461 ),
    .\$auto$rs_design_edit.cc:572:execute$53462 (\$auto$rs_design_edit.cc:572:execute$53462 ),
    .\$auto$rs_design_edit.cc:572:execute$53463 (\$auto$rs_design_edit.cc:572:execute$53463 ),
    .\$auto$rs_design_edit.cc:572:execute$53464 (\$auto$rs_design_edit.cc:572:execute$53464 ),
    .\$auto$rs_design_edit.cc:572:execute$53465 (\$auto$rs_design_edit.cc:572:execute$53465 ),
    .\$auto$rs_design_edit.cc:572:execute$53466 (\$auto$rs_design_edit.cc:572:execute$53466 ),
    .\$auto$rs_design_edit.cc:572:execute$53467 (\$auto$rs_design_edit.cc:572:execute$53467 ),
    .\$auto$rs_design_edit.cc:572:execute$53468 (\$auto$rs_design_edit.cc:572:execute$53468 ),
    .\$auto$rs_design_edit.cc:572:execute$53469 (\$auto$rs_design_edit.cc:572:execute$53469 ),
    .\$auto$rs_design_edit.cc:572:execute$53470 (\$auto$rs_design_edit.cc:572:execute$53470 ),
    .\$auto$rs_design_edit.cc:572:execute$53471 (\$auto$rs_design_edit.cc:572:execute$53471 ),
    .\$auto$rs_design_edit.cc:572:execute$53472 (\$auto$rs_design_edit.cc:572:execute$53472 ),
    .\$auto$rs_design_edit.cc:572:execute$53473 (\$auto$rs_design_edit.cc:572:execute$53473 ),
    .\$auto$rs_design_edit.cc:572:execute$53474 (\$auto$rs_design_edit.cc:572:execute$53474 ),
    .\$auto$clkbufmap.cc:298:execute$52375 (\$auto$clkbufmap.cc:298:execute$52375 ),
    .\$iopadmap$A[27] (\$iopadmap$A [27]),
    .\$iopadmap$B[19] (\$iopadmap$B [19]),
    .\$iopadmap$Y[47] (\$iopadmap$Y [47]),
    .\$iopadmap$reset (\$iopadmap$reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$clkbufmap.cc:265:execute$52373  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$clock0 ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$clkbufmap.cc:298:execute$52375 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53423 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [27]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53424 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [26]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53425 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [17]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53426 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [16]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53427 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53428 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53429 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53430 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53431 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53432 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53433 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53434 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53435 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [25]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53436 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53437 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53438 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53439 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53440 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53441 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53442 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53443 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53444 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [24]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53445 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [23]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53446 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [22]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53447 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [21]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53448 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [20]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53449 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [19]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.A_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53450 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.A [18]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53451 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [19]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53452 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [18]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53453 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53454 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53455 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53456 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53457 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53458 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53459 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53460 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53461 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53462 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53463 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [17]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53464 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [16]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53465 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53466 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53467 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53468 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53469 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.B_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53470 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.B [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [47]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [46]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_10  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [37]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_11  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [36]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_12  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [35]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_13  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [34]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_14  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [33]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_15  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [32]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_16  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [31]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_17  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [30]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_18  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [29]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_19  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [28]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [45]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_20  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [27]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_21  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [26]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_22  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [25]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_23  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [24]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_24  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [23]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_25  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [22]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_26  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [21]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_27  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [20]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_28  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [19]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_29  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [18]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [44]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_30  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [17]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_31  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [16]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_32  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [15]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_33  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [14]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_34  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [13]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_35  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [12]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_36  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [11]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_37  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [10]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_38  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [9]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_39  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [8]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [43]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_40  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_41  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_42  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_43  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_44  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_45  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_46  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_47  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [42]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [41]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [40]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_8  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [39]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.Y_9  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y [38]),
    .O(\$auto$rs_design_edit.cc:850:execute$53477.Y [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.clock0  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53471 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.clock0 ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$clock0 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.id  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53472 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.id [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$id [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.id_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53473 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.id [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$id [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$mult_28x20_unsigned_regout.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53474 ),
    .I(\$auto$rs_design_edit.cc:850:execute$53477.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$reset )
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53474  = \$auto$rs_design_edit.cc:572:execute$53474 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53473  = \$auto$rs_design_edit.cc:572:execute$53473 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53472  = \$auto$rs_design_edit.cc:572:execute$53472 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53471  = \$auto$rs_design_edit.cc:572:execute$53471 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53470  = \$auto$rs_design_edit.cc:572:execute$53470 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53469  = \$auto$rs_design_edit.cc:572:execute$53469 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53468  = \$auto$rs_design_edit.cc:572:execute$53468 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53467  = \$auto$rs_design_edit.cc:572:execute$53467 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53466  = \$auto$rs_design_edit.cc:572:execute$53466 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53465  = \$auto$rs_design_edit.cc:572:execute$53465 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53464  = \$auto$rs_design_edit.cc:572:execute$53464 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53463  = \$auto$rs_design_edit.cc:572:execute$53463 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53462  = \$auto$rs_design_edit.cc:572:execute$53462 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53461  = \$auto$rs_design_edit.cc:572:execute$53461 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53460  = \$auto$rs_design_edit.cc:572:execute$53460 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53459  = \$auto$rs_design_edit.cc:572:execute$53459 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53458  = \$auto$rs_design_edit.cc:572:execute$53458 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53457  = \$auto$rs_design_edit.cc:572:execute$53457 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53456  = \$auto$rs_design_edit.cc:572:execute$53456 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53455  = \$auto$rs_design_edit.cc:572:execute$53455 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53454  = \$auto$rs_design_edit.cc:572:execute$53454 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53453  = \$auto$rs_design_edit.cc:572:execute$53453 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53452  = \$auto$rs_design_edit.cc:572:execute$53452 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53451  = \$auto$rs_design_edit.cc:572:execute$53451 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53450  = \$auto$rs_design_edit.cc:572:execute$53450 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53449  = \$auto$rs_design_edit.cc:572:execute$53449 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53448  = \$auto$rs_design_edit.cc:572:execute$53448 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53447  = \$auto$rs_design_edit.cc:572:execute$53447 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53446  = \$auto$rs_design_edit.cc:572:execute$53446 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53445  = \$auto$rs_design_edit.cc:572:execute$53445 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53444  = \$auto$rs_design_edit.cc:572:execute$53444 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53443  = \$auto$rs_design_edit.cc:572:execute$53443 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53442  = \$auto$rs_design_edit.cc:572:execute$53442 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53441  = \$auto$rs_design_edit.cc:572:execute$53441 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53440  = \$auto$rs_design_edit.cc:572:execute$53440 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53439  = \$auto$rs_design_edit.cc:572:execute$53439 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53438  = \$auto$rs_design_edit.cc:572:execute$53438 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53437  = \$auto$rs_design_edit.cc:572:execute$53437 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53436  = \$auto$rs_design_edit.cc:572:execute$53436 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53435  = \$auto$rs_design_edit.cc:572:execute$53435 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53434  = \$auto$rs_design_edit.cc:572:execute$53434 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53433  = \$auto$rs_design_edit.cc:572:execute$53433 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53432  = \$auto$rs_design_edit.cc:572:execute$53432 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53431  = \$auto$rs_design_edit.cc:572:execute$53431 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53430  = \$auto$rs_design_edit.cc:572:execute$53430 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53429  = \$auto$rs_design_edit.cc:572:execute$53429 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53428  = \$auto$rs_design_edit.cc:572:execute$53428 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53427  = \$auto$rs_design_edit.cc:572:execute$53427 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53426  = \$auto$rs_design_edit.cc:572:execute$53426 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53425  = \$auto$rs_design_edit.cc:572:execute$53425 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53424  = \$auto$rs_design_edit.cc:572:execute$53424 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$rs_design_edit.cc:572:execute$53423  = \$auto$rs_design_edit.cc:572:execute$53423 ;
  assign \$auto$clkbufmap.cc:298:execute$52375  = \$flatten$auto$rs_design_edit.cc:850:execute$53477.$auto$clkbufmap.cc:298:execute$52375 ;
  assign \$iopadmap$A  = \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$A ;
  assign \$iopadmap$B  = \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$B ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$Y  = \$iopadmap$Y ;
  assign \$iopadmap$id  = \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$id ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:850:execute$53477.$iopadmap$reset ;
  assign \$auto$rs_design_edit.cc:850:execute$53477.A  = A;
  assign \$auto$rs_design_edit.cc:850:execute$53477.B  = B;
  assign Y = \$auto$rs_design_edit.cc:850:execute$53477.Y ;
  assign \$auto$rs_design_edit.cc:850:execute$53477.clock0  = clock0;
  assign \$auto$rs_design_edit.cc:850:execute$53477.id  = id;
  assign \$auto$rs_design_edit.cc:850:execute$53477.reset  = reset;
endmodule

