/-
 Copyright 2023 RISC Zero, Inc.

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

     http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-/

import R0sy
import RiscV.Instr.ISA
import RiscV.Instr.Types
import RiscV.Mach.Int
import RiscV.Mach.Reg
import RiscV.Monad

namespace RiscV.Instr.RV32M

open R0sy.Lean.UInt64
open RiscV.Instr.ISA
open RiscV.Instr.Types
open RiscV.Mach.Int
open RiscV.Mach.Reg
open RiscV.Monad

/-
Volume I: RISC-V Unprivileged ISA V20191213
RV32M Standard Extension

funct7    rs2   rs1   funct3  rd    opcode    R-type 

0000001   rs2   rs1   000     rd    0110011   MUL
0000001   rs2   rs1   001     rd    0110011   MULH
0000001   rs2   rs1   010     rd    0110011   MULHSU
0000001   rs2   rs1   011     rd    0110011   MULHU
0000001   rs2   rs1   100     rd    0110011   DIV
0000001   rs2   rs1   101     rd    0110011   DIVU
0000001   rs2   rs1   110     rd    0110011   REM
0000001   rs2   rs1   111     rd    0110011   REMU
-/

inductive Instr where
  | MUL | MULH | MULHSU | MULHU | DIV | DIVU | REM | REMU

def ISA: ISA where
  Mnemonic := Instr
  all := #[
    .MUL, .MULH, .MULHSU, .MULHU, .DIV, .DIVU, .REM, .REMU
  ]
  toString
    | .MUL => "MUL" | .MULH => "MULH" | .MULHSU => "MULHSU" | .MULHU => "MULHU" | .DIV => "DIV" | .DIVU => "DIVU" | .REM => "REM" | .REMU => "REMU"
  encode_mnemonic (m: Instr)
    := match m with
        | .MUL =>    .R <|  R.EncMnemonic.new   0b0000001   0b000   0b0110011
        | .MULH =>   .R <|  R.EncMnemonic.new   0b0000001   0b001   0b0110011
        | .MULHSU => .R <|  R.EncMnemonic.new   0b0000001   0b010   0b0110011
        | .MULHU =>  .R <|  R.EncMnemonic.new   0b0000001   0b011   0b0110011
        | .DIV =>    .R <|  R.EncMnemonic.new   0b0000001   0b100   0b0110011
        | .DIVU =>   .R <|  R.EncMnemonic.new   0b0000001   0b101   0b0110011
        | .REM =>    .R <|  R.EncMnemonic.new   0b0000001   0b110   0b0110011
        | .REMU =>   .R <|  R.EncMnemonic.new   0b0000001   0b111   0b0110011
  run
    | .MUL, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              RegFile.set_word args.rd (x * y)
    | .MULH, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let z := UInt32.extend_signed x * UInt32.extend_signed y
              RegFile.set_word args.rd (UInt64.hi z)
    | .MULHSU, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let z := UInt32.extend_signed x * UInt32.extend_unsigned y
              RegFile.set_word args.rd (UInt64.hi z)
    | .MULHU, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let z := UInt32.extend_unsigned x * UInt32.extend_unsigned y
              RegFile.set_word args.rd (UInt64.hi z)
    | .DIV, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let q :=
                if x == UInt32.min_signed && y == UInt32.neg_one then x
                else if y == 0 then UInt32.neg_one
                else
                  let sgn_x := if UInt32.is_neg x then UInt32.neg_one else 1
                  let sgn_y := if UInt32.is_neg y then UInt32.neg_one else 1
                  (sgn_x * sgn_y) * ((x * sgn_x) / (y * sgn_y))
              RegFile.set_word args.rd q
    | .DIVU, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let q :=
                if y == 0 then UInt32.max_unsigned
                else x / y
              RegFile.set_word args.rd q
    | .REM, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let r :=
                if x == UInt32.min_signed && y == UInt32.neg_one then 0
                else if y == 0 then x
                else
                  let sgn_x := if UInt32.is_neg x then UInt32.neg_one else 1
                  let sgn_y := if UInt32.is_neg y then UInt32.neg_one else 1
                  (sgn_x * sgn_y) * ((x * sgn_x) % (y * sgn_y))
              RegFile.set_word args.rd r
    | .REMU, args
        => do let x <- RegFile.get_word args.rs1
              let y <- RegFile.get_word args.rs2
              let r :=
                if y == 0 then x
                else x % y
              RegFile.set_word args.rd r

end RiscV.Instr.RV32M
