// Seed: 4288781434
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output wor id_2
    , id_6,
    input supply1 id_3,
    output wand id_4
);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wor id_15,
    output supply0 id_16,
    output supply0 id_17,
    input supply0 id_18,
    output supply1 id_19
);
  logic [1 : 1] id_21;
  ;
  logic id_22;
  assign id_2 = id_13;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_2,
      id_4,
      id_11
  );
endmodule
