Oh no...

Cycle: 81
MARS instruction number: 82	Instruction: srl $1,$1,1
Expected:	Register Write to Reg: 0x01 Val: 0x091A2B3C
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 82
MARS instruction number: 83	Instruction: srl $1,$1,2
Expected:	Register Write to Reg: 0x01 Val: 0x02468ACF
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 83
MARS instruction number: 84	Instruction: srl $1,$1,4
Expected:	Register Write to Reg: 0x01 Val: 0x002468AC
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


