


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************
    2 00000000         ;*   This software is copyright protected. All rights re
                       served
    3 00000000         ;*   Toshiba Electronics Europe GmbH
    4 00000000         ;*   European LSI Design and Engineering Center (ELDEC)
    5 00000000         ;*******************************************************
                       ***********************
    6 00000000         ;*   DESCRIPTION : Low level exception handling routines
                       
    7 00000000         ;*******************************************************
                       ***********************
    8 00000000         ;*   PLATFORM    : TMPR46xXBG-300
    9 00000000         ;*   PROJECT     :
   10 00000000         ;*   MODULE      : System
   11 00000000         ;*   LIBRARIES   : None
   12 00000000         ;;******************************************************
                       ************************
   13 00000000         ;*   VERSION     : $Revision: 1.6 $
   14 00000000         ;*   DATE        : $Date: 2015/05/04 09:07:18 $
   15 00000000         ;*   TAG         : $Name:  $
   16 00000000         ;*   RELEASE     : Preliminary & Confidential
   17 00000000         ;*******************************************************
                       **********************/
   18 00000000         
   19 00000000         ;/**********************************************
   20 00000000         ;*                   Symbols                   *
   21 00000000         ;**********************************************/
   22 00000000         
   23 00000000         
   24 00000000         ;/*********************************************/
   25 00000000         
   26 00000000         
   27 00000000         ;/**********************************************
   28 00000000         ;*         EXCEPTION HANDLER ROUTINE           *
   29 00000000         ;*         ==========================          *
   30 00000000         ;*                 Description                 *
   31 00000000         ;***********************************************/
   32 00000000         
   33 00000000                 INCLUDE          ..\inc\cr4_s_keil.h
    1 00000000         ;/******************************************************
                       ***********************
    2 00000000         ;*   This software is copyright protected. All rights re
                       served
    3 00000000         ;*   Toshiba Electronics Europe GmbH
    4 00000000         ;*   European LSI Design and Engineering Center (ELDEC)
    5 00000000         ;*******************************************************
                       ***********************
    6 00000000         ;*   DESCRIPTION : Assembly header file for Cortex A9 ge
                       neric definitions
    7 00000000         ;*******************************************************
                       ***********************
    8 00000000         ;*   PLATFORM    : TMPR46xXBG-300
    9 00000000         ;*   PROJECT     :
   10 00000000         ;*   MODULE      : Cortex R4 Core
   11 00000000         ;*   LIBRARIES   : None
   12 00000000         ;;******************************************************
                       ************************
   13 00000000         ;*   VERSION     : $Revision: 1.5 $



ARM Macro Assembler    Page 2 


   14 00000000         ;*   DATE        : $Date: 2015/05/04 09:07:16 $
   15 00000000         ;*   TAG         : $Name:  $
   16 00000000         ;*   RELEASE     : Preliminary & Confidential
   17 00000000         ;*******************************************************
                       **********************/
   18 00000000         
   19 00000000         
   20 00000000         ;/**********************************************
   21 00000000         ;*                 Constants                   *
   22 00000000         ;**********************************************/
   23 00000000         ; Interrupt controll bits in CPSR
   24 00000000 00000080 
                       CPSR_I  EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   25 00000000 00000040 
                       CPSR_F  EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   26 00000000 00000100 
                       CPSR_A  EQU              0x100       ; when A bit is set
                                                            , Abort is disabled
                                                            
   27 00000000         
   28 00000000         ; Modes definition used for fast CPS instruction change
   29 00000000 00000010 
                       USR_MODE
                               EQU              16
   30 00000000 00000011 
                       FIQ_MODE
                               EQU              17
   31 00000000 00000012 
                       IRQ_MODE
                               EQU              18
   32 00000000 00000013 
                       SVC_MODE
                               EQU              19
   33 00000000 00000017 
                       ABT_MODE
                               EQU              23
   34 00000000 0000001B 
                       UND_MODE
                               EQU              27
   35 00000000 0000001F 
                       SYS_MODE
                               EQU              31
   36 00000000         
   37 00000000         ; Cache Parity Error setting
   38 00000000 00000000 
                       CACHE_ERR_DIS
                               EQU              0x0         ; Disabled Cache Pa
                                                            rity checking
   39 00000000 00000020 
                       CACHE_ERR_ABORT
                               EQU              0x4 << 3    ; Generate Abort on
                                                             parity error, enab
                                                            le HW recovery
   40 00000000 00000028 
                       CACHE_ERR_NOABORT
                               EQU              0x5 << 3    ; No Abort generate
                                                            d, enable HW recove



ARM Macro Assembler    Page 3 


                                                            ry
   41 00000000 FFFFFFC7 
                       CACHE_ERR_MASK
                               EQU              0xFFFFFFC7  ; Mask for Auxilary
                                                             Control Register (
                                                            CR4 TRM r1p4 page 4
                                                            -40)
   42 00000000         
   43 00000000         ; TCM setting
   44 00000000 02000000 
                       TCM_ATCMPCEN
                               EQU              0x2000000   ; ATCM parity or EC
                                                            C check
   45 00000000 04000000 
                       TCM_B0TCMPCEN
                               EQU              0x4000000   ; B0TCM parity or E
                                                            CC check
   46 00000000 00000001 
                       TCM_ATCMECEN
                               EQU              0x1         ; ATCM External Err
                                                            or Enable
   47 00000000 00000002 
                       TCM_B0TCMECEN
                               EQU              0x2         ; B0TCM External Er
                                                            ror Enable
   48 00000000 FFFFFFFB 
                       TCM_ATCMECC
                               EQU              0xFFFFFFFB  ; Correction for in
                                                            ternal ECC logic on
                                                             ATCM port
   49 00000000 FFFFFFF7 
                       TCM_BTCMECC
                               EQU              0xFFFFFFF7  ; Correction for in
                                                            ternal ECC logic on
                                                             BTCM port
   50 00000000         
   51 00000000         ;A/BTCM Region Register
   52 00000000 00000001 
                       TCMRR_EN
                               EQU              0x1         ; TCM Enable
   53 00000000 0000000C 
                       TCMRR_BASE_ADDR_POS
                               EQU              12          ; TCM Base address 
                                                            position
   54 00000000 FFFFF000 
                       TCMRR_BASE_ADDR_MSK
                               EQU              0xFFFFF000  ; TCM Base address 
                                                            mask
   55 00000000         
   56 00000000         ;TCM Base Adresses
   57 00000000 00008000 
                       TCM_A_BASE
                               EQU              0x00008000  ; Cap-Bt TCMB0 base
                                                             address
   58 00000000 00000000 
                       TCM_B_BASE
                               EQU              0x00000000  ; Cap-Bt TCMA base 
                                                            address
   59 00000000         



ARM Macro Assembler    Page 4 


   60 00000000         ; EXCEPTION CODEs definitions
   61 00000000 00000400 
                       UNDEF_EXCP_CODE
                               EQU              0x04 << 8   ; UNDEFINED CODE
   62 00000000 00000800 
                       SVC_EXCP_CODE
                               EQU              0x08 << 8   ; SVC CALL CODE
   63 00000000 00000C00 
                       PREF_EXCP_CODE
                               EQU              0x0C << 8   ; PREFETCH ABORT CO
                                                            DE
   64 00000000 00001000 
                       DABRT_EXCP_CODE
                               EQU              0x10 << 8   ; DATA ABORT CODE
   65 00000000 00001400 
                       UNH_EXCP_CODE
                               EQU              0x14 << 8   ; RESERVED CODE
   66 00000000 00001800 
                       IRQ_EXCP_CODE
                               EQU              0x18 << 8   ; IRQ CODE
   67 00000000 00001C00 
                       FIQ_EXCP_CODE
                               EQU              0x1C << 8   ; FIQ CODE
   68 00000000         
   69 00000000         
   70 00000000         ;/*********************************************/
   71 00000000         
   72 00000000         
   73 00000000         ;/**********************************************
   74 00000000         ;*                    Macros                   *
   75 00000000         ;**********************************************/
   76 00000000         
   77 00000000         
   78 00000000         ;/******************************************************
                       **********************/
   79 00000000         
   80 00000000                 END
   34 00000000         
   35 00000000                 EXPORT           unhandled_exception
   36 00000000                 EXPORT           irq_exception
   37 00000000                 EXPORT           undef_exception
   38 00000000                 EXPORT           svccall_exception
   39 00000000                 EXPORT           pref_exception
   40 00000000                 EXPORT           databort_exception
   41 00000000                 EXPORT           irq_exception
   42 00000000                 EXPORT           fiq_exception
   43 00000000         
   44 00000000         ; ************** Exception Handlers ********************
                       
   45 00000000         
   46 00000000                 AREA             exc_handler, CODE, READONLY, AL
IGN=8
   47 00000000         
   48 00000000         ;/*********************************************/
   49 00000000         ; Default Handler
   50 00000000         ;/*********************************************/
   51 00000000         unhandled_exception
   52 00000000 EAFFFFFE        B                unhandled_exception
   53 00000004         



ARM Macro Assembler    Page 5 


   54 00000004         ;/*********************************************/
   55 00000004         ; Undefined instruction exception handler
   56 00000004         ;/*********************************************/
   57 00000004         undef_exception
   58 00000004 EAFFFFFE        B                undef_exception ; Call the high
                                                             level handler (it 
                                                            should never return
                                                            )
   59 00000008         
   60 00000008         ;/*********************************************/
   61 00000008         ; Supervisor Call exception handler
   62 00000008         ;/*********************************************/
   63 00000008         svccall_exception
   64 00000008 EAFFFFFE        B                svccall_exception ; Call the hi
                                                            gh level handler (i
                                                            t should never retu
                                                            rn)
   65 0000000C         
   66 0000000C         ;/*********************************************/
   67 0000000C         ; Prefetch abort handler
   68 0000000C         ;/*********************************************/
   69 0000000C         pref_exception
   70 0000000C EAFFFFFE        B                pref_exception ; Call the high 
                                                            level handler (it s
                                                            hould never return)
                                                            
   71 00000010         
   72 00000010         ;/*********************************************/
   73 00000010         ; IRQ Handler
   74 00000010         ;/*********************************************/
   75 00000010         databort_exception
   76 00000010 EAFFFFFE        B                databort_exception ; Call the h
                                                            igh level handler (
                                                            it should never ret
                                                            urn)
   77 00000014         
   78 00000014         ;/*********************************************/
   79 00000014         ; IRQ Handler
   80 00000014         ;/*********************************************/
   81 00000014         irq_exception
   82 00000014 EAFFFFFE        B                irq_exception ; Call the high l
                                                            evel handler (it sh
                                                            ould never return)
   83 00000018         
   84 00000018         ;/*********************************************/
   85 00000018         ; IRQ Handler
   86 00000018         ;/*********************************************/
   87 00000018         fiq_exception
   88 00000018 EAFFFFFE        B                fiq_exception ; Call the high l
                                                            evel handler (it sh
                                                            ould never return)
   89 0000001C         
   90 0000001C         ;/*********************************************/
   91 0000001C         
   92 0000001C                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-R4 --apcs=interw
ork --depend=..\out\excp_hndlr_keil.d -o..\out\excp_hndlr_keil.o -I..\..\..\..\
cortex_r4_keil\inc -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\CMSIS\Include --p
redefine="__UVISION_VERSION SETA 516" --list=..\out\excp_hndlr_keil.lst ..\..\.



ARM Macro Assembler    Page 6 


.\..\cortex_r4_keil\src\excp_hndlr_keil.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

databort_exception 00000010

Symbol: databort_exception
   Definitions
      At line 75 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 40 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 76 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

exc_handler 00000000

Symbol: exc_handler
   Definitions
      At line 46 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      None
Comment: exc_handler unused
fiq_exception 00000018

Symbol: fiq_exception
   Definitions
      At line 87 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 42 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 88 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

irq_exception 00000014

Symbol: irq_exception
   Definitions
      At line 81 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 36 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 41 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 82 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

pref_exception 0000000C

Symbol: pref_exception
   Definitions
      At line 69 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 39 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 70 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

svccall_exception 00000008

Symbol: svccall_exception
   Definitions
      At line 63 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 38 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 64 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

undef_exception 00000004

Symbol: undef_exception
   Definitions
      At line 57 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Uses
      At line 37 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 58 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

unhandled_exception 00000000

Symbol: unhandled_exception
   Definitions
      At line 51 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
   Uses
      At line 35 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s
      At line 52 in file ..\..\..\..\cortex_r4_keil\src\excp_hndlr_keil.s

8 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_MODE 00000017

Symbol: ABT_MODE
   Definitions
      At line 33 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: ABT_MODE unused
CACHE_ERR_ABORT 00000020

Symbol: CACHE_ERR_ABORT
   Definitions
      At line 39 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CACHE_ERR_ABORT unused
CACHE_ERR_DIS 00000000

Symbol: CACHE_ERR_DIS
   Definitions
      At line 38 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CACHE_ERR_DIS unused
CACHE_ERR_MASK FFFFFFC7

Symbol: CACHE_ERR_MASK
   Definitions
      At line 41 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CACHE_ERR_MASK unused
CACHE_ERR_NOABORT 00000028

Symbol: CACHE_ERR_NOABORT
   Definitions
      At line 40 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CACHE_ERR_NOABORT unused
CPSR_A 00000100

Symbol: CPSR_A
   Definitions
      At line 26 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CPSR_A unused
CPSR_F 00000040

Symbol: CPSR_F
   Definitions
      At line 25 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CPSR_F unused
CPSR_I 00000080

Symbol: CPSR_I



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 24 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: CPSR_I unused
DABRT_EXCP_CODE 00001000

Symbol: DABRT_EXCP_CODE
   Definitions
      At line 64 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: DABRT_EXCP_CODE unused
FIQ_EXCP_CODE 00001C00

Symbol: FIQ_EXCP_CODE
   Definitions
      At line 67 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: FIQ_EXCP_CODE unused
FIQ_MODE 00000011

Symbol: FIQ_MODE
   Definitions
      At line 30 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: FIQ_MODE unused
IRQ_EXCP_CODE 00001800

Symbol: IRQ_EXCP_CODE
   Definitions
      At line 66 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: IRQ_EXCP_CODE unused
IRQ_MODE 00000012

Symbol: IRQ_MODE
   Definitions
      At line 31 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: IRQ_MODE unused
PREF_EXCP_CODE 00000C00

Symbol: PREF_EXCP_CODE
   Definitions
      At line 63 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: PREF_EXCP_CODE unused
SVC_EXCP_CODE 00000800

Symbol: SVC_EXCP_CODE
   Definitions
      At line 62 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SVC_EXCP_CODE unused
SVC_MODE 00000013

Symbol: SVC_MODE
   Definitions
      At line 32 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: SVC_MODE unused
SYS_MODE 0000001F

Symbol: SYS_MODE
   Definitions
      At line 35 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: SYS_MODE unused
TCMRR_BASE_ADDR_MSK FFFFF000

Symbol: TCMRR_BASE_ADDR_MSK
   Definitions
      At line 54 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCMRR_BASE_ADDR_MSK unused
TCMRR_BASE_ADDR_POS 0000000C

Symbol: TCMRR_BASE_ADDR_POS
   Definitions
      At line 53 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCMRR_BASE_ADDR_POS unused
TCMRR_EN 00000001

Symbol: TCMRR_EN
   Definitions
      At line 52 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCMRR_EN unused
TCM_ATCMECC FFFFFFFB

Symbol: TCM_ATCMECC
   Definitions
      At line 48 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_ATCMECC unused
TCM_ATCMECEN 00000001

Symbol: TCM_ATCMECEN
   Definitions
      At line 46 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_ATCMECEN unused
TCM_ATCMPCEN 02000000



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: TCM_ATCMPCEN
   Definitions
      At line 44 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_ATCMPCEN unused
TCM_A_BASE 00008000

Symbol: TCM_A_BASE
   Definitions
      At line 57 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_A_BASE unused
TCM_B0TCMECEN 00000002

Symbol: TCM_B0TCMECEN
   Definitions
      At line 47 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_B0TCMECEN unused
TCM_B0TCMPCEN 04000000

Symbol: TCM_B0TCMPCEN
   Definitions
      At line 45 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_B0TCMPCEN unused
TCM_BTCMECC FFFFFFF7

Symbol: TCM_BTCMECC
   Definitions
      At line 49 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_BTCMECC unused
TCM_B_BASE 00000000

Symbol: TCM_B_BASE
   Definitions
      At line 58 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: TCM_B_BASE unused
UNDEF_EXCP_CODE 00000400

Symbol: UNDEF_EXCP_CODE
   Definitions
      At line 61 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: UNDEF_EXCP_CODE unused
UND_MODE 0000001B

Symbol: UND_MODE
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 34 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: UND_MODE unused
UNH_EXCP_CODE 00001400

Symbol: UNH_EXCP_CODE
   Definitions
      At line 65 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: UNH_EXCP_CODE unused
USR_MODE 00000010

Symbol: USR_MODE
   Definitions
      At line 29 in file ..\..\..\..\cortex_r4_keil\src\..\inc\cr4_s_keil.h
   Uses
      None
Comment: USR_MODE unused
32 symbols
371 symbols in table
