Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:19:24
gem5 executing on mnemosyne.ecn.purdue.edu, pid 12448
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858d7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858dbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858f1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85883ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8588cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85896ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8589fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c858b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85842ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8584bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85854ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8585eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85867ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85870ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85878ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85803ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8580bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85815ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8581def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85827ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85830ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85839ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857c2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857caef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857d4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857ddef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857e7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85782ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8578aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85794ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8579cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857a6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857aeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857b8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c857c0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8574aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85752ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8575def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85766ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85770ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85779ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85781ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8570cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85714ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8571eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85726ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c8572fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85738ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85741ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856cbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856d4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c856f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85700ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85689ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c85692ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8569bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856a3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856ad0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856adb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856b55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856bf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856bfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85647518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85647f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8564f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85659470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85659eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85661940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8566b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8566be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85674898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8567c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8567cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856067f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8560f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8560fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85619748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c856221d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85622c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8562a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85634128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85634b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8563c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855c5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855c5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855cf550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855cff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855d7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855e14a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855e1ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855ea978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855f1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855f1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855fb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85584358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85584da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8558d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855982b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85598cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8559f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855a9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855a9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855b16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855ba160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855baba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85543630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8554b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8554bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85553588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85553fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8555ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855664e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85566f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c855709b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8557a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8557ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c85502908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8550b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c8550bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85513748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85513978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85513ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85513dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c8551ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85529f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85535198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c855353c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c855355f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85535828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85535a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85535c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85535eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85541128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85541358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85541588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c855417b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c855419e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c85541c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9c854a55f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9c854a5c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_freqmine
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/freqmine/cpt.642785020459000
Real time: 194.99s
Total real time: 194.99s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/freqmine/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772096000.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772745296.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642799772745296 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799772745296  simulated seconds
Real time: 1.06s
Total real time: 196.04s
Dumping and resetting stats...
Switched CPUS @ tick 642799772745296
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642799772746085.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642799779116471 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.799779116471  simulated seconds
Real time: 12.67s
Total real time: 215.20s
Dumping and resetting stats...
Done with simulation! Completely exiting...
