[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678601 heartbeat IPC: 2.718 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678601 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678601 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12713940 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22678079 heartbeat IPC: 1.004 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33702400 heartbeat IPC: 0.9071 cumulative IPC: 0.9992 (Simulation time: 00 hr 03 min 13 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38911659 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 04 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38911659 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 40000000 cycles: 38911659
CPU 0 Branch Prediction Accuracy: 96.22% MPKI: 10.55 Average ROB Occupancy at Mispredict: 36.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.007
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457620 HIT:     419896 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457620 HIT:     419896 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685210 HIT:     467393 MISS:     217817 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359634 HIT:     291962 MISS:      67672 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96859 HIT:       6420 MISS:      90439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142895 HIT:     142583 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85822 HIT:      26428 MISS:      59394 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6596597 HIT:    6511875 MISS:      84722 MSHR_MERGE:      27605
cpu0->cpu0_L1I LOAD         ACCESS:    6596597 HIT:    6511875 MISS:      84722 MSHR_MERGE:      27605
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13138530 HIT:   12124997 MISS:    1013533 MSHR_MERGE:     528328
cpu0->cpu0_L1D LOAD         ACCESS:    8052837 HIT:    7523140 MISS:     529697 MSHR_MERGE:     227175
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992010 HIT:    4595572 MISS:     396438 MSHR_MERGE:     299577
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93683 HIT:       6285 MISS:      87398 MSHR_MERGE:       1576
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5655594 HIT:    5543570 MISS:     112024 MSHR_MERGE:      50852
cpu0->cpu0_ITLB LOAD         ACCESS:    5655594 HIT:    5543570 MISS:     112024 MSHR_MERGE:      50852
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.441 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12439428 HIT:   11720146 MISS:     719282 MSHR_MERGE:     322834
cpu0->cpu0_DTLB LOAD         ACCESS:   12439428 HIT:   11720146 MISS:     719282 MSHR_MERGE:     322834
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.99 cycles
cpu0->LLC TOTAL        ACCESS:     335527 HIT:     194541 MISS:     140986 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67672 HIT:      36651 MISS:      31021 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90439 HIT:      10918 MISS:      79521 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118022 HIT:     117936 MISS:         86 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59394 HIT:      29036 MISS:      30358 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1325
  ROW_BUFFER_MISS:     139566
  AVG DBUS CONGESTED CYCLE: 11.36
Channel 0 WQ ROW_BUFFER_HIT:      11089
  ROW_BUFFER_MISS:      73683
  FULL:          0
Channel 0 REFRESHES ISSUED:       3243
