

================================================================
== Vivado HLS Report for 'get_line_bases'
================================================================
* Date:           Wed Mar 18 11:34:22 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.542 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19557|    20517| 0.978 ms | 1.026 ms |  19557|  20517|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_line_bases_label4     |      320|      320|         1|          1|          1|   320|    yes   |
        |- get_histogram_label3      |     7383|     7383|        47|         23|          1|   320|    yes   |
        |- get_line_bases_label5     |    10880|    10880|        34|          -|          -|   320|    no    |
        | + get_line_bases_label5.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- get_line_bases_label0     |        6|        6|         2|          1|          1|     6|    yes   |
        |- get_line_bases_label3     |      960|     1920|   3 ~ 6  |          -|          -|   320|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 23, depth = 47
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 23, D = 47, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  Pipeline-2 : II = 1, D = 2, States = { 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 51 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 4 
51 --> 52 
52 --> 53 55 
53 --> 54 52 
54 --> 53 
55 --> 57 56 
56 --> 55 
57 --> 58 
58 --> 59 
59 --> 60 63 
60 --> 61 
61 --> 63 62 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bottom_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%line_bases_addr = getelementptr inbounds [6 x i17]* %line_bases, i64 0, i64 0"   --->   Operation 65 'getelementptr' 'line_bases_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "br label %0" [./wd_stage_2.h:30]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %entry ], [ %i, %get_line_bases_label4 ]"   --->   Operation 67 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp eq i9 %i_0_i, -192" [./wd_stage_2.h:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 69 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [./wd_stage_2.h:30]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader46.i.preheader, label %get_line_bases_label4" [./wd_stage_2.h:30]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str11) nounwind" [./wd_stage_2.h:31]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_59_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str11)" [./wd_stage_2.h:31]   --->   Operation 73 'specregionbegin' 'tmp_59_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:31]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i9 %i_0_i to i64" [./wd_stage_2.h:31]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%histogram_addr = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln31" [./wd_stage_2.h:31]   --->   Operation 76 'getelementptr' 'histogram_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.25ns)   --->   "store i8 0, i8* %histogram_addr, align 1" [./wd_stage_2.h:31]   --->   Operation 77 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str11, i32 %tmp_59_i)" [./wd_stage_2.h:31]   --->   Operation 78 'specregionend' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_2.h:30]   --->   Operation 79 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader46.i" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.63>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%h_0_i_i = phi i9 [ %h, %get_histogram_label3_end ], [ 0, %.preheader46.i.preheader ]"   --->   Operation 81 'phi' 'h_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp eq i9 %h_0_i_i, -192" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 82 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.82ns)   --->   "%h = add i9 %h_0_i_i, 1" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 84 'add' 'h' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %get_histogram.exit.i.preheader, label %get_histogram_label3_begin" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_60_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str10)" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 86 'specregionbegin' 'tmp_60_i' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i9 %h_0_i_i to i64" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 87 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%histogram_addr_1 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln21" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 88 'getelementptr' 'histogram_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str10, i32 %tmp_60_i)" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 89 'specregionend' 'empty_161' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader46.i" [./wd_stage_2.h:18->./wd_stage_2.h:33]   --->   Operation 90 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.16>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str10) nounwind" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:19->./wd_stage_2.h:33]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (3.63ns)   --->   "%bottom_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 93 'read' 'bottom_data_V_read' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %bottom_data_V_read, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 94 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %._crit_edge.i.0.i, label %1" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 95 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%histogram_load = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 96 'load' 'histogram_load' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.42>
ST_6 : Operation 97 [1/2] (3.25ns)   --->   "%histogram_load = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 97 'load' 'histogram_load' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_6 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 %histogram_load, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 98 'add' 'add_ln21' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (3.25ns)   --->   "store i8 %add_ln21, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 99 'store' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.0.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 100 'br' <Predicate = (!icmp_ln18 & !icmp_ln895)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (3.63ns)   --->   "%bottom_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 101 'read' 'bottom_data_V_read_1' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln895_3 = icmp eq i8 %bottom_data_V_read_1, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 102 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %._crit_edge.i.1.i, label %2" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 103 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.18>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%histogram_load_1 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 104 'load' 'histogram_load_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_7 : Operation 105 [1/1] (3.63ns)   --->   "%bottom_data_V_read_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 105 'read' 'bottom_data_V_read_2' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_7 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln895_4 = icmp eq i8 %bottom_data_V_read_2, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 106 'icmp' 'icmp_ln895_4' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %._crit_edge.i.2.i, label %3" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 107 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.42>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%histogram_load_1 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 108 'load' 'histogram_load_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %histogram_load_1, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 109 'add' 'add_ln21_1' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (3.25ns)   --->   "store i8 %add_ln21_1, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 110 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.1.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 111 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_3)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.63ns)   --->   "%bottom_data_V_read_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 112 'read' 'bottom_data_V_read_3' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln895_5 = icmp eq i8 %bottom_data_V_read_3, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 113 'icmp' 'icmp_ln895_5' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %._crit_edge.i.3.i, label %4" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 114 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.18>
ST_9 : Operation 115 [2/2] (3.25ns)   --->   "%histogram_load_3 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 115 'load' 'histogram_load_3' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_9 : Operation 116 [1/1] (3.63ns)   --->   "%bottom_data_V_read_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 116 'read' 'bottom_data_V_read_4' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_9 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln895_6 = icmp eq i8 %bottom_data_V_read_4, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 117 'icmp' 'icmp_ln895_6' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %._crit_edge.i.4.i, label %5" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 118 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.42>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%histogram_load_3 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 119 'load' 'histogram_load_3' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_10 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln21_2 = add i8 %histogram_load_3, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 120 'add' 'add_ln21_2' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "store i8 %add_ln21_2, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 121 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.2.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 122 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_4)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.63ns)   --->   "%bottom_data_V_read_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 123 'read' 'bottom_data_V_read_5' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_10 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln895_7 = icmp eq i8 %bottom_data_V_read_5, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 124 'icmp' 'icmp_ln895_7' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %._crit_edge.i.5.i, label %6" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 125 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.18>
ST_11 : Operation 126 [2/2] (3.25ns)   --->   "%histogram_load_4 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 126 'load' 'histogram_load_4' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_11 : Operation 127 [1/1] (3.63ns)   --->   "%bottom_data_V_read_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 127 'read' 'bottom_data_V_read_6' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 128 [1/1] (1.55ns)   --->   "%icmp_ln895_8 = icmp eq i8 %bottom_data_V_read_6, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 128 'icmp' 'icmp_ln895_8' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %._crit_edge.i.6.i, label %7" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 129 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.42>
ST_12 : Operation 130 [1/2] (3.25ns)   --->   "%histogram_load_4 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 130 'load' 'histogram_load_4' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_12 : Operation 131 [1/1] (1.91ns)   --->   "%add_ln21_3 = add i8 %histogram_load_4, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 131 'add' 'add_ln21_3' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %add_ln21_3, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 132 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.3.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 133 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_5)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (3.63ns)   --->   "%bottom_data_V_read_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 134 'read' 'bottom_data_V_read_7' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_12 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln895_9 = icmp eq i8 %bottom_data_V_read_7, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 135 'icmp' 'icmp_ln895_9' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %._crit_edge.i.7.i, label %8" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 136 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 137 [2/2] (3.25ns)   --->   "%histogram_load_5 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 137 'load' 'histogram_load_5' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_13 : Operation 138 [1/1] (3.63ns)   --->   "%bottom_data_V_read_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 138 'read' 'bottom_data_V_read_8' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln895_10 = icmp eq i8 %bottom_data_V_read_8, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 139 'icmp' 'icmp_ln895_10' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_10, label %._crit_edge.i.8.i, label %9" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 140 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.42>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "%histogram_load_5 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 141 'load' 'histogram_load_5' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_14 : Operation 142 [1/1] (1.91ns)   --->   "%add_ln21_4 = add i8 %histogram_load_5, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 142 'add' 'add_ln21_4' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "store i8 %add_ln21_4, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 143 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.4.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 144 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_6)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.63ns)   --->   "%bottom_data_V_read_9 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 145 'read' 'bottom_data_V_read_9' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_14 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln895_11 = icmp eq i8 %bottom_data_V_read_9, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 146 'icmp' 'icmp_ln895_11' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %._crit_edge.i.9.i, label %10" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 147 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 148 [2/2] (3.25ns)   --->   "%histogram_load_6 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 148 'load' 'histogram_load_6' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_15 : Operation 149 [1/1] (3.63ns)   --->   "%bottom_data_V_read_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 149 'read' 'bottom_data_V_read_10' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_15 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln895_12 = icmp eq i8 %bottom_data_V_read_10, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 150 'icmp' 'icmp_ln895_12' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_12, label %._crit_edge.i.10.i, label %11" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 151 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.42>
ST_16 : Operation 152 [1/2] (3.25ns)   --->   "%histogram_load_6 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 152 'load' 'histogram_load_6' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_16 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln21_5 = add i8 %histogram_load_6, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 153 'add' 'add_ln21_5' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %add_ln21_5, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 154 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.5.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 155 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_7)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (3.63ns)   --->   "%bottom_data_V_read_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 156 'read' 'bottom_data_V_read_11' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_16 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln895_13 = icmp eq i8 %bottom_data_V_read_11, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 157 'icmp' 'icmp_ln895_13' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_13, label %._crit_edge.i.11.i, label %12" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 158 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.18>
ST_17 : Operation 159 [2/2] (3.25ns)   --->   "%histogram_load_7 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 159 'load' 'histogram_load_7' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_17 : Operation 160 [1/1] (3.63ns)   --->   "%bottom_data_V_read_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 160 'read' 'bottom_data_V_read_12' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_17 : Operation 161 [1/1] (1.55ns)   --->   "%icmp_ln895_14 = icmp eq i8 %bottom_data_V_read_12, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 161 'icmp' 'icmp_ln895_14' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %._crit_edge.i.12.i, label %13" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 162 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.42>
ST_18 : Operation 163 [1/2] (3.25ns)   --->   "%histogram_load_7 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 163 'load' 'histogram_load_7' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_18 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln21_6 = add i8 %histogram_load_7, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 164 'add' 'add_ln21_6' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (3.25ns)   --->   "store i8 %add_ln21_6, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 165 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.6.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 166 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_8)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (3.63ns)   --->   "%bottom_data_V_read_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 167 'read' 'bottom_data_V_read_13' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_18 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln895_15 = icmp eq i8 %bottom_data_V_read_13, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 168 'icmp' 'icmp_ln895_15' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_15, label %._crit_edge.i.13.i, label %14" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 169 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.18>
ST_19 : Operation 170 [2/2] (3.25ns)   --->   "%histogram_load_8 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 170 'load' 'histogram_load_8' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_19 : Operation 171 [1/1] (3.63ns)   --->   "%bottom_data_V_read_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 171 'read' 'bottom_data_V_read_14' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_19 : Operation 172 [1/1] (1.55ns)   --->   "%icmp_ln895_16 = icmp eq i8 %bottom_data_V_read_14, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 172 'icmp' 'icmp_ln895_16' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_16, label %._crit_edge.i.14.i, label %15" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 173 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.42>
ST_20 : Operation 174 [1/2] (3.25ns)   --->   "%histogram_load_8 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 174 'load' 'histogram_load_8' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_20 : Operation 175 [1/1] (1.91ns)   --->   "%add_ln21_7 = add i8 %histogram_load_8, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 175 'add' 'add_ln21_7' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %add_ln21_7, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 176 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.7.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 177 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_9)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (3.63ns)   --->   "%bottom_data_V_read_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 178 'read' 'bottom_data_V_read_15' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_20 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln895_17 = icmp eq i8 %bottom_data_V_read_15, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 179 'icmp' 'icmp_ln895_17' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_17, label %._crit_edge.i.15.i, label %16" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 180 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.18>
ST_21 : Operation 181 [2/2] (3.25ns)   --->   "%histogram_load_9 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 181 'load' 'histogram_load_9' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_21 : Operation 182 [1/1] (3.63ns)   --->   "%bottom_data_V_read_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 182 'read' 'bottom_data_V_read_16' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_21 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln895_18 = icmp eq i8 %bottom_data_V_read_16, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 183 'icmp' 'icmp_ln895_18' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_18, label %._crit_edge.i.16.i, label %17" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 184 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.42>
ST_22 : Operation 185 [1/2] (3.25ns)   --->   "%histogram_load_9 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 185 'load' 'histogram_load_9' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_22 : Operation 186 [1/1] (1.91ns)   --->   "%add_ln21_8 = add i8 %histogram_load_9, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 186 'add' 'add_ln21_8' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (3.25ns)   --->   "store i8 %add_ln21_8, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 187 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.8.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 188 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_10)> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (3.63ns)   --->   "%bottom_data_V_read_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 189 'read' 'bottom_data_V_read_17' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_22 : Operation 190 [1/1] (1.55ns)   --->   "%icmp_ln895_19 = icmp eq i8 %bottom_data_V_read_17, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 190 'icmp' 'icmp_ln895_19' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_19, label %._crit_edge.i.17.i, label %18" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 191 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.18>
ST_23 : Operation 192 [2/2] (3.25ns)   --->   "%histogram_load_10 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 192 'load' 'histogram_load_10' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_23 : Operation 193 [1/1] (3.63ns)   --->   "%bottom_data_V_read_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 193 'read' 'bottom_data_V_read_18' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_23 : Operation 194 [1/1] (1.55ns)   --->   "%icmp_ln895_20 = icmp eq i8 %bottom_data_V_read_18, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 194 'icmp' 'icmp_ln895_20' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_20, label %._crit_edge.i.18.i, label %19" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 195 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.42>
ST_24 : Operation 196 [1/2] (3.25ns)   --->   "%histogram_load_10 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 196 'load' 'histogram_load_10' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_24 : Operation 197 [1/1] (1.91ns)   --->   "%add_ln21_9 = add i8 %histogram_load_10, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 197 'add' 'add_ln21_9' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (3.25ns)   --->   "store i8 %add_ln21_9, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 198 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.9.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 199 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_11)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (3.63ns)   --->   "%bottom_data_V_read_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 200 'read' 'bottom_data_V_read_19' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_24 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln895_21 = icmp eq i8 %bottom_data_V_read_19, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 201 'icmp' 'icmp_ln895_21' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_21, label %._crit_edge.i.19.i, label %20" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 202 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.18>
ST_25 : Operation 203 [2/2] (3.25ns)   --->   "%histogram_load_11 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 203 'load' 'histogram_load_11' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_25 : Operation 204 [1/1] (3.63ns)   --->   "%bottom_data_V_read_20 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 204 'read' 'bottom_data_V_read_20' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_25 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln895_22 = icmp eq i8 %bottom_data_V_read_20, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 205 'icmp' 'icmp_ln895_22' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_22, label %._crit_edge.i.20.i, label %21" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 206 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.42>
ST_26 : Operation 207 [1/2] (3.25ns)   --->   "%histogram_load_11 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 207 'load' 'histogram_load_11' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_26 : Operation 208 [1/1] (1.91ns)   --->   "%add_ln21_10 = add i8 %histogram_load_11, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 208 'add' 'add_ln21_10' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (3.25ns)   --->   "store i8 %add_ln21_10, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 209 'store' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.10.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 210 'br' <Predicate = (!icmp_ln18 & !icmp_ln895_12)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (3.63ns)   --->   "%bottom_data_V_read_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 211 'read' 'bottom_data_V_read_21' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_26 : Operation 212 [1/1] (1.55ns)   --->   "%icmp_ln895_23 = icmp eq i8 %bottom_data_V_read_21, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 212 'icmp' 'icmp_ln895_23' <Predicate = (!icmp_ln18)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_23, label %._crit_edge.i.21.i, label %22" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 213 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 5.18>
ST_27 : Operation 214 [2/2] (3.25ns)   --->   "%histogram_load_12 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 214 'load' 'histogram_load_12' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_27 : Operation 215 [1/1] (3.63ns)   --->   "%bottom_data_V_read_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 215 'read' 'bottom_data_V_read_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_27 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln895_24 = icmp eq i8 %bottom_data_V_read_22, 0" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 216 'icmp' 'icmp_ln895_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_24, label %get_histogram_label3_end, label %23" [./wd_stage_2.h:20->./wd_stage_2.h:33]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.42>
ST_28 : Operation 218 [1/2] (3.25ns)   --->   "%histogram_load_12 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 218 'load' 'histogram_load_12' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_28 : Operation 219 [1/1] (1.91ns)   --->   "%add_ln21_11 = add i8 %histogram_load_12, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 219 'add' 'add_ln21_11' <Predicate = (!icmp_ln895_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (3.25ns)   --->   "store i8 %add_ln21_11, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 220 'store' <Predicate = (!icmp_ln895_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.11.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 221 'br' <Predicate = (!icmp_ln895_13)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 222 [2/2] (3.25ns)   --->   "%histogram_load_13 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 222 'load' 'histogram_load_13' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 30 <SV = 29> <Delay = 8.42>
ST_30 : Operation 223 [1/2] (3.25ns)   --->   "%histogram_load_13 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 223 'load' 'histogram_load_13' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_30 : Operation 224 [1/1] (1.91ns)   --->   "%add_ln21_12 = add i8 %histogram_load_13, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 224 'add' 'add_ln21_12' <Predicate = (!icmp_ln895_14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 225 [1/1] (3.25ns)   --->   "store i8 %add_ln21_12, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 225 'store' <Predicate = (!icmp_ln895_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.12.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 226 'br' <Predicate = (!icmp_ln895_14)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 227 [2/2] (3.25ns)   --->   "%histogram_load_14 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 227 'load' 'histogram_load_14' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 32 <SV = 31> <Delay = 8.42>
ST_32 : Operation 228 [1/2] (3.25ns)   --->   "%histogram_load_14 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 228 'load' 'histogram_load_14' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_32 : Operation 229 [1/1] (1.91ns)   --->   "%add_ln21_13 = add i8 %histogram_load_14, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 229 'add' 'add_ln21_13' <Predicate = (!icmp_ln895_15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 230 [1/1] (3.25ns)   --->   "store i8 %add_ln21_13, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 230 'store' <Predicate = (!icmp_ln895_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.13.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 231 'br' <Predicate = (!icmp_ln895_15)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 232 [2/2] (3.25ns)   --->   "%histogram_load_15 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 232 'load' 'histogram_load_15' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 34 <SV = 33> <Delay = 8.42>
ST_34 : Operation 233 [1/2] (3.25ns)   --->   "%histogram_load_15 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 233 'load' 'histogram_load_15' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_34 : Operation 234 [1/1] (1.91ns)   --->   "%add_ln21_14 = add i8 %histogram_load_15, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 234 'add' 'add_ln21_14' <Predicate = (!icmp_ln895_16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %add_ln21_14, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 235 'store' <Predicate = (!icmp_ln895_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.14.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 236 'br' <Predicate = (!icmp_ln895_16)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 237 [2/2] (3.25ns)   --->   "%histogram_load_16 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 237 'load' 'histogram_load_16' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 36 <SV = 35> <Delay = 8.42>
ST_36 : Operation 238 [1/2] (3.25ns)   --->   "%histogram_load_16 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 238 'load' 'histogram_load_16' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_36 : Operation 239 [1/1] (1.91ns)   --->   "%add_ln21_15 = add i8 %histogram_load_16, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 239 'add' 'add_ln21_15' <Predicate = (!icmp_ln895_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 240 [1/1] (3.25ns)   --->   "store i8 %add_ln21_15, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 240 'store' <Predicate = (!icmp_ln895_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.15.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 241 'br' <Predicate = (!icmp_ln895_17)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 242 [2/2] (3.25ns)   --->   "%histogram_load_17 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 242 'load' 'histogram_load_17' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 38 <SV = 37> <Delay = 8.42>
ST_38 : Operation 243 [1/2] (3.25ns)   --->   "%histogram_load_17 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 243 'load' 'histogram_load_17' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_38 : Operation 244 [1/1] (1.91ns)   --->   "%add_ln21_16 = add i8 %histogram_load_17, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 244 'add' 'add_ln21_16' <Predicate = (!icmp_ln895_18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (3.25ns)   --->   "store i8 %add_ln21_16, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 245 'store' <Predicate = (!icmp_ln895_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.16.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 246 'br' <Predicate = (!icmp_ln895_18)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 247 [2/2] (3.25ns)   --->   "%histogram_load_18 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 247 'load' 'histogram_load_18' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 40 <SV = 39> <Delay = 8.42>
ST_40 : Operation 248 [1/2] (3.25ns)   --->   "%histogram_load_18 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 248 'load' 'histogram_load_18' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_40 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln21_17 = add i8 %histogram_load_18, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 249 'add' 'add_ln21_17' <Predicate = (!icmp_ln895_19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 250 [1/1] (3.25ns)   --->   "store i8 %add_ln21_17, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 250 'store' <Predicate = (!icmp_ln895_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.17.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 251 'br' <Predicate = (!icmp_ln895_19)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 252 [2/2] (3.25ns)   --->   "%histogram_load_19 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 252 'load' 'histogram_load_19' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 42 <SV = 41> <Delay = 8.42>
ST_42 : Operation 253 [1/2] (3.25ns)   --->   "%histogram_load_19 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 253 'load' 'histogram_load_19' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_42 : Operation 254 [1/1] (1.91ns)   --->   "%add_ln21_18 = add i8 %histogram_load_19, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 254 'add' 'add_ln21_18' <Predicate = (!icmp_ln895_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (3.25ns)   --->   "store i8 %add_ln21_18, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 255 'store' <Predicate = (!icmp_ln895_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_42 : Operation 256 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.18.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 256 'br' <Predicate = (!icmp_ln895_20)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 257 [2/2] (3.25ns)   --->   "%histogram_load_20 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 257 'load' 'histogram_load_20' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 44 <SV = 43> <Delay = 8.42>
ST_44 : Operation 258 [1/2] (3.25ns)   --->   "%histogram_load_20 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 258 'load' 'histogram_load_20' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_44 : Operation 259 [1/1] (1.91ns)   --->   "%add_ln21_19 = add i8 %histogram_load_20, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 259 'add' 'add_ln21_19' <Predicate = (!icmp_ln895_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 260 [1/1] (3.25ns)   --->   "store i8 %add_ln21_19, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 260 'store' <Predicate = (!icmp_ln895_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.19.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 261 'br' <Predicate = (!icmp_ln895_21)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 262 [2/2] (3.25ns)   --->   "%histogram_load_21 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 262 'load' 'histogram_load_21' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 46 <SV = 45> <Delay = 8.42>
ST_46 : Operation 263 [1/2] (3.25ns)   --->   "%histogram_load_21 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 263 'load' 'histogram_load_21' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_46 : Operation 264 [1/1] (1.91ns)   --->   "%add_ln21_20 = add i8 %histogram_load_21, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 264 'add' 'add_ln21_20' <Predicate = (!icmp_ln895_22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 265 [1/1] (3.25ns)   --->   "store i8 %add_ln21_20, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 265 'store' <Predicate = (!icmp_ln895_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.20.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 266 'br' <Predicate = (!icmp_ln895_22)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 267 [2/2] (3.25ns)   --->   "%histogram_load_22 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 267 'load' 'histogram_load_22' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 48 <SV = 47> <Delay = 8.42>
ST_48 : Operation 268 [1/2] (3.25ns)   --->   "%histogram_load_22 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 268 'load' 'histogram_load_22' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_48 : Operation 269 [1/1] (1.91ns)   --->   "%add_ln21_21 = add i8 %histogram_load_22, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 269 'add' 'add_ln21_21' <Predicate = (!icmp_ln895_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %add_ln21_21, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 270 'store' <Predicate = (!icmp_ln895_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.21.i" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 271 'br' <Predicate = (!icmp_ln895_23)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 272 [2/2] (3.25ns)   --->   "%histogram_load_23 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 272 'load' 'histogram_load_23' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 50 <SV = 49> <Delay = 8.42>
ST_50 : Operation 273 [1/2] (3.25ns)   --->   "%histogram_load_23 = load i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 273 'load' 'histogram_load_23' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_50 : Operation 274 [1/1] (1.91ns)   --->   "%add_ln21_22 = add i8 %histogram_load_23, 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 274 'add' 'add_ln21_22' <Predicate = (!icmp_ln895_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 275 [1/1] (3.25ns)   --->   "store i8 %add_ln21_22, i8* %histogram_addr_1, align 1" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 275 'store' <Predicate = (!icmp_ln895_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "br label %get_histogram_label3_end" [./wd_stage_2.h:21->./wd_stage_2.h:33]   --->   Operation 276 'br' <Predicate = (!icmp_ln895_24)> <Delay = 0.00>

State 51 <SV = 4> <Delay = 1.76>
ST_51 : Operation 277 [1/1] (1.76ns)   --->   "br label %get_histogram.exit.i" [./wd_stage_2.h:36]   --->   Operation 277 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 5> <Delay = 2.63>
ST_52 : Operation 278 [1/1] (0.00ns)   --->   "%y_0_i = phi i9 [ %y, %get_line_bases_label5_end ], [ 0, %get_histogram.exit.i.preheader ]"   --->   Operation 278 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 279 [1/1] (1.66ns)   --->   "%icmp_ln36 = icmp eq i9 %y_0_i, -192" [./wd_stage_2.h:36]   --->   Operation 279 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 280 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 281 [1/1] (1.82ns)   --->   "%y = add i9 %y_0_i, 1" [./wd_stage_2.h:36]   --->   Operation 281 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader2.i.preheader, label %get_line_bases_label5_begin" [./wd_stage_2.h:36]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str12) nounwind" [./wd_stage_2.h:36]   --->   Operation 283 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_61_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str12)" [./wd_stage_2.h:36]   --->   Operation 284 'specregionbegin' 'tmp_61_i' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %y_0_i to i10" [./wd_stage_2.h:38]   --->   Operation 285 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 286 [1/1] (1.76ns)   --->   "br label %24" [./wd_stage_2.h:38]   --->   Operation 286 'br' <Predicate = (!icmp_ln36)> <Delay = 1.76>
ST_52 : Operation 287 [1/1] (1.76ns)   --->   "br label %.preheader2.i" [./wd_stage_2.h:47]   --->   Operation 287 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>

State 53 <SV = 6> <Delay = 5.07>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%x_0_i = phi i5 [ 0, %get_line_bases_label5_begin ], [ %x, %_ifconv ]"   --->   Operation 288 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%total_0_i = phi i16 [ 0, %get_line_bases_label5_begin ], [ %total_1, %_ifconv ]"   --->   Operation 289 'phi' 'total_0_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (1.36ns)   --->   "%icmp_ln38 = icmp eq i5 %x_0_i, -16" [./wd_stage_2.h:38]   --->   Operation 290 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 291 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 292 [1/1] (1.78ns)   --->   "%x = add i5 %x_0_i, 1" [./wd_stage_2.h:38]   --->   Operation 292 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %get_line_bases_label5_end, label %_ifconv" [./wd_stage_2.h:38]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%trunc_ln39 = trunc i5 %x_0_i to i4" [./wd_stage_2.h:39]   --->   Operation 294 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln39 = xor i4 %trunc_ln39, -8" [./wd_stage_2.h:39]   --->   Operation 295 'xor' 'xor_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln39_1 = sext i4 %xor_ln39 to i10" [./wd_stage_2.h:39]   --->   Operation 296 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 297 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp = add i10 %sext_ln39_1, %zext_ln38" [./wd_stage_2.h:39]   --->   Operation 297 'add' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i10 %tmp to i32" [./wd_stage_2.h:39]   --->   Operation 298 'sext' 'sext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i32 %sext_ln39 to i64" [./wd_stage_2.h:41]   --->   Operation 299 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 300 [1/1] (0.00ns)   --->   "%histogram_addr_2 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln41" [./wd_stage_2.h:41]   --->   Operation 300 'getelementptr' 'histogram_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 301 [2/2] (3.25ns)   --->   "%histogram_load_2 = load i8* %histogram_addr_2, align 1" [./wd_stage_2.h:41]   --->   Operation 301 'load' 'histogram_load_2' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_53 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %total_0_i, i32 4, i32 11)" [./wd_stage_2.h:43]   --->   Operation 302 'partselect' 'trunc_ln' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %y_0_i to i64" [./wd_stage_2.h:43]   --->   Operation 303 'zext' 'zext_ln43' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 304 [1/1] (0.00ns)   --->   "%smoothed_addr = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln43" [./wd_stage_2.h:43]   --->   Operation 304 'getelementptr' 'smoothed_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 305 [1/1] (3.25ns)   --->   "store i8 %trunc_ln, i8* %smoothed_addr, align 1" [./wd_stage_2.h:43]   --->   Operation 305 'store' <Predicate = (icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_53 : Operation 306 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str12, i32 %tmp_61_i)" [./wd_stage_2.h:44]   --->   Operation 306 'specregionend' 'empty_162' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_53 : Operation 307 [1/1] (0.00ns)   --->   "br label %get_histogram.exit.i" [./wd_stage_2.h:36]   --->   Operation 307 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 54 <SV = 7> <Delay = 6.30>
ST_54 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp, i32 9)" [./wd_stage_2.h:40]   --->   Operation 308 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%xor_ln40 = xor i1 %tmp_44, true" [./wd_stage_2.h:40]   --->   Operation 309 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 310 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp slt i10 %tmp, 320" [./wd_stage_2.h:40]   --->   Operation 310 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node total_1)   --->   "%and_ln40 = and i1 %icmp_ln40, %xor_ln40" [./wd_stage_2.h:40]   --->   Operation 311 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [1/2] (3.25ns)   --->   "%histogram_load_2 = load i8* %histogram_addr_2, align 1" [./wd_stage_2.h:41]   --->   Operation 312 'load' 'histogram_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i8 %histogram_load_2 to i16" [./wd_stage_2.h:41]   --->   Operation 313 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (2.07ns)   --->   "%total = add i16 %total_0_i, %zext_ln41_1" [./wd_stage_2.h:41]   --->   Operation 314 'add' 'total' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%total_1 = select i1 %and_ln40, i16 %total, i16 %total_0_i" [./wd_stage_2.h:40]   --->   Operation 315 'select' 'total_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 316 [1/1] (0.00ns)   --->   "br label %24" [./wd_stage_2.h:38]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 6> <Delay = 2.32>
ST_55 : Operation 317 [1/1] (0.00ns)   --->   "%i1_0_i = phi i3 [ %i_4, %get_line_bases_label0 ], [ 0, %.preheader2.i.preheader ]"   --->   Operation 317 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 318 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %i1_0_i, -2" [./wd_stage_2.h:47]   --->   Operation 318 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 319 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 320 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i1_0_i, 1" [./wd_stage_2.h:47]   --->   Operation 320 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 321 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.preheader.i.preheader, label %get_line_bases_label0" [./wd_stage_2.h:47]   --->   Operation 321 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %i1_0_i to i64" [./wd_stage_2.h:48]   --->   Operation 322 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_55 : Operation 323 [1/1] (0.00ns)   --->   "%line_bases_addr_1 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln48" [./wd_stage_2.h:48]   --->   Operation 323 'getelementptr' 'line_bases_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_55 : Operation 324 [2/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 324 'load' 'line_bases_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 56 <SV = 7> <Delay = 4.64>
ST_56 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str13) nounwind" [./wd_stage_2.h:48]   --->   Operation 325 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str13)" [./wd_stage_2.h:48]   --->   Operation 326 'specregionbegin' 'tmp_62_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:48]   --->   Operation 327 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 328 [1/2] (2.32ns)   --->   "%line_bases_load = load i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 328 'load' 'line_bases_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_43 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %line_bases_load, i32 16, i1 false)" [./wd_stage_2.h:48]   --->   Operation 329 'bitset' 'tmp_43' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (2.32ns)   --->   "store i17 %tmp_43, i17* %line_bases_addr_1, align 4" [./wd_stage_2.h:48]   --->   Operation 330 'store' <Predicate = (!icmp_ln47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_56 : Operation 331 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str13, i32 %tmp_62_i)" [./wd_stage_2.h:48]   --->   Operation 331 'specregionend' 'empty_163' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader2.i" [./wd_stage_2.h:47]   --->   Operation 332 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 57 <SV = 7> <Delay = 1.90>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%flag_meceta_0_i = alloca i1"   --->   Operation 333 'alloca' 'flag_meceta_0_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%line_counter_3 = alloca i8"   --->   Operation 334 'alloca' 'line_counter_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (0.00ns)   --->   "%meceta_counter_1 = alloca i16"   --->   Operation 335 'alloca' 'meceta_counter_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 336 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:53]   --->   Operation 336 'store' <Predicate = true> <Delay = 1.76>
ST_57 : Operation 337 [1/1] (1.90ns)   --->   "store i8 0, i8* %line_counter_3" [./wd_stage_2.h:53]   --->   Operation 337 'store' <Predicate = true> <Delay = 1.90>
ST_57 : Operation 338 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:53]   --->   Operation 338 'store' <Predicate = true> <Delay = 1.76>
ST_57 : Operation 339 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./wd_stage_2.h:53]   --->   Operation 339 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 8> <Delay = 3.25>
ST_58 : Operation 340 [1/1] (0.00ns)   --->   "%last_max_dist_0_i = phi i16 [ %last_max_dist, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 340 'phi' 'last_max_dist_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 341 [1/1] (0.00ns)   --->   "%i2_0_i = phi i9 [ %i_5, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 341 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %i2_0_i to i16" [./wd_stage_2.h:53]   --->   Operation 342 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (1.66ns)   --->   "%icmp_ln53 = icmp eq i9 %i2_0_i, -192" [./wd_stage_2.h:53]   --->   Operation 343 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 344 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i2_0_i, 1" [./wd_stage_2.h:53]   --->   Operation 345 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %get_line_bases.exit, label %25" [./wd_stage_2.h:53]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %i2_0_i to i64" [./wd_stage_2.h:54]   --->   Operation 347 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%smoothed_addr_1 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln54" [./wd_stage_2.h:54]   --->   Operation 348 'getelementptr' 'smoothed_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_58 : Operation 349 [2/2] (3.25ns)   --->   "%smoothed_load = load i8* %smoothed_addr_1, align 1" [./wd_stage_2.h:54]   --->   Operation 349 'load' 'smoothed_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_58 : Operation 350 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:26]   --->   Operation 350 'ret' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 59 <SV = 9> <Delay = 6.76>
ST_59 : Operation 351 [1/1] (0.00ns)   --->   "%line_counter_3_load = load i8* %line_counter_3" [./wd_stage_2.h:54]   --->   Operation 351 'load' 'line_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str14) nounwind" [./wd_stage_2.h:53]   --->   Operation 352 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 353 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp eq i8 %line_counter_3_load, 0" [./wd_stage_2.h:54]   --->   Operation 353 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 354 [1/2] (3.25ns)   --->   "%smoothed_load = load i8* %smoothed_addr_1, align 1" [./wd_stage_2.h:54]   --->   Operation 354 'load' 'smoothed_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_59 : Operation 355 [1/1] (1.55ns)   --->   "%icmp_ln54_1 = icmp eq i8 %smoothed_load, 0" [./wd_stage_2.h:54]   --->   Operation 355 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %26, label %.critedge.i" [./wd_stage_2.h:54]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 357 [1/1] (1.76ns)   --->   "br i1 %icmp_ln54_1, label %._crit_edge5.i, label %28" [./wd_stage_2.h:60]   --->   Operation 357 'br' <Predicate = (!icmp_ln54)> <Delay = 1.76>
ST_59 : Operation 358 [1/1] (0.00ns)   --->   "%line_counter_3_load_1 = load i8* %line_counter_3" [./wd_stage_2.h:61]   --->   Operation 358 'load' 'line_counter_3_load_1' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %line_counter_3_load_1 to i9" [./wd_stage_2.h:61]   --->   Operation 359 'zext' 'zext_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 360 [1/1] (1.91ns)   --->   "%add_ln61 = add i9 -1, %zext_ln61" [./wd_stage_2.h:61]   --->   Operation 360 'add' 'add_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i9 %add_ln61 to i64" [./wd_stage_2.h:61]   --->   Operation 361 'sext' 'sext_ln61' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 362 [1/1] (0.00ns)   --->   "%line_bases_addr_2 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %sext_ln61" [./wd_stage_2.h:61]   --->   Operation 362 'getelementptr' 'line_bases_addr_2' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 363 [2/2] (2.32ns)   --->   "%line_bases_load_1 = load i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:61]   --->   Operation 363 'load' 'line_bases_load_1' <Predicate = (!icmp_ln54 & !icmp_ln54_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_59 : Operation 364 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %.._crit_edge5.i_crit_edge, label %27" [./wd_stage_2.h:54]   --->   Operation 364 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 365 [1/1] (0.00ns)   --->   "%gep84345_part_set_i = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:56]   --->   Operation 365 'bitconcatenate' 'gep84345_part_set_i' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 0.00>
ST_59 : Operation 366 [1/1] (2.32ns)   --->   "store i17 %gep84345_part_set_i, i17* %line_bases_addr, align 16" [./wd_stage_2.h:56]   --->   Operation 366 'store' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_59 : Operation 367 [1/1] (1.90ns)   --->   "store i8 1, i8* %line_counter_3" [./wd_stage_2.h:59]   --->   Operation 367 'store' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 1.90>
ST_59 : Operation 368 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:59]   --->   Operation 368 'br' <Predicate = (icmp_ln54 & !icmp_ln54_1)> <Delay = 1.76>
ST_59 : Operation 369 [1/1] (1.90ns)   --->   "store i8 0, i8* %line_counter_3" [./wd_stage_2.h:54]   --->   Operation 369 'store' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.90>
ST_59 : Operation 370 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:54]   --->   Operation 370 'br' <Predicate = (icmp_ln54 & icmp_ln54_1)> <Delay = 1.76>

State 60 <SV = 10> <Delay = 5.57>
ST_60 : Operation 371 [1/2] (2.32ns)   --->   "%line_bases_load_1 = load i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:61]   --->   Operation 371 'load' 'line_bases_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_60 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i17 %line_bases_load_1 to i16" [./wd_stage_2.h:61]   --->   Operation 372 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %trunc_ln61 to i64" [./wd_stage_2.h:61]   --->   Operation 373 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 374 [1/1] (0.00ns)   --->   "%smoothed_addr_2 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln61_1" [./wd_stage_2.h:61]   --->   Operation 374 'getelementptr' 'smoothed_addr_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 375 [2/2] (3.25ns)   --->   "%smoothed_load_1 = load i8* %smoothed_addr_2, align 1" [./wd_stage_2.h:61]   --->   Operation 375 'load' 'smoothed_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>

State 61 <SV = 11> <Delay = 8.54>
ST_61 : Operation 376 [1/2] (3.25ns)   --->   "%smoothed_load_1 = load i8* %smoothed_addr_2, align 1" [./wd_stage_2.h:61]   --->   Operation 376 'load' 'smoothed_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 377 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp ugt i8 %smoothed_load, %smoothed_load_1" [./wd_stage_2.h:61]   --->   Operation 377 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %29, label %32" [./wd_stage_2.h:61]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 379 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ult i8 %smoothed_load, %smoothed_load_1" [./wd_stage_2.h:72]   --->   Operation 379 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln61)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 380 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %33, label %39" [./wd_stage_2.h:72]   --->   Operation 380 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_61 : Operation 381 [1/1] (0.00ns)   --->   "%meceta_counter_1_loa_1 = load i16* %meceta_counter_1" [./wd_stage_2.h:95]   --->   Operation 381 'load' 'meceta_counter_1_loa_1' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 382 [1/1] (2.07ns)   --->   "%meceta_counter = add i16 %meceta_counter_1_loa_1, 1" [./wd_stage_2.h:95]   --->   Operation 382 'add' 'meceta_counter' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 383 [1/1] (1.76ns)   --->   "store i16 %meceta_counter, i16* %meceta_counter_1" [./wd_stage_2.h:95]   --->   Operation 383 'store' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 384 [1/1] (1.76ns)   --->   "store i1 true, i1* %flag_meceta_0_i"   --->   Operation 384 'store' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 385 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 385 'br' <Predicate = (!icmp_ln61 & !icmp_ln72)> <Delay = 1.76>
ST_61 : Operation 386 [1/1] (0.00ns)   --->   "%flag_meceta_0_i_load = load i1* %flag_meceta_0_i" [./wd_stage_2.h:73]   --->   Operation 386 'load' 'flag_meceta_0_i_load' <Predicate = (!icmp_ln61 & icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %flag_meceta_0_i_load, label %34, label %37" [./wd_stage_2.h:73]   --->   Operation 387 'br' <Predicate = (!icmp_ln61 & icmp_ln72)> <Delay = 0.00>
ST_61 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i9 %i2_0_i to i10" [./wd_stage_2.h:86]   --->   Operation 388 'zext' 'zext_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 389 [1/1] (1.82ns)   --->   "%add_ln86 = add i10 %zext_ln86, -1" [./wd_stage_2.h:86]   --->   Operation 389 'add' 'add_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i10 %add_ln86 to i64" [./wd_stage_2.h:86]   --->   Operation 390 'sext' 'sext_ln86' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (0.00ns)   --->   "%smoothed_addr_3 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %sext_ln86" [./wd_stage_2.h:86]   --->   Operation 391 'getelementptr' 'smoothed_addr_3' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 392 [2/2] (3.25ns)   --->   "%smoothed_load_2 = load i8* %smoothed_addr_3, align 1" [./wd_stage_2.h:86]   --->   Operation 392 'load' 'smoothed_load_2' <Predicate = (!icmp_ln61 & icmp_ln72 & !flag_meceta_0_i_load)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 393 [1/1] (0.00ns)   --->   "%meceta_counter_1_loa = load i16* %meceta_counter_1" [./wd_stage_2.h:74]   --->   Operation 393 'load' 'meceta_counter_1_loa' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %meceta_counter_1_loa, i32 1, i32 15)" [./wd_stage_2.h:74]   --->   Operation 394 'partselect' 'lshr_ln' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i15 %lshr_ln to i16" [./wd_stage_2.h:74]   --->   Operation 395 'zext' 'zext_ln74' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 396 [1/1] (2.07ns)   --->   "%p_tmp = add i16 %trunc_ln61, %zext_ln74" [./wd_stage_2.h:74]   --->   Operation 396 'add' 'p_tmp' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln75_cast_i = zext i16 %p_tmp to i17" [./wd_stage_2.h:74]   --->   Operation 397 'zext' 'zext_ln75_cast_i' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i16 %trunc_ln61 to i17" [./wd_stage_2.h:75]   --->   Operation 398 'zext' 'zext_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 399 [1/1] (2.07ns)   --->   "%sub_ln75 = sub i17 %zext_ln75_cast_i, %zext_ln75" [./wd_stage_2.h:75]   --->   Operation 399 'sub' 'sub_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 400 [1/1] (2.43ns)   --->   "%icmp_ln75 = icmp sgt i17 %sub_ln75, 51" [./wd_stage_2.h:75]   --->   Operation 400 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %35, label %36" [./wd_stage_2.h:75]   --->   Operation 401 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load)> <Delay = 0.00>
ST_61 : Operation 402 [1/1] (0.00ns)   --->   "%line_bases_y_3_addr1_1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %p_tmp, i32 0, i32 15)" [./wd_stage_2.h:80]   --->   Operation 402 'partset' 'line_bases_y_3_addr1_1' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 403 [1/1] (2.32ns)   --->   "store i17 %line_bases_y_3_addr1_1, i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:80]   --->   Operation 403 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 404 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1"   --->   Operation 404 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 405 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i"   --->   Operation 405 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 406 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 406 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & !icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 407 [1/1] (0.00ns)   --->   "%line_counter_3_load_3 = load i8* %line_counter_3" [./wd_stage_2.h:78]   --->   Operation 407 'load' 'line_counter_3_load_3' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %line_counter_3_load_3 to i64" [./wd_stage_2.h:76]   --->   Operation 408 'zext' 'zext_ln76' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 409 [1/1] (0.00ns)   --->   "%line_bases_addr_4 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln76" [./wd_stage_2.h:76]   --->   Operation 409 'getelementptr' 'line_bases_addr_4' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 410 [1/1] (0.00ns)   --->   "%line_bases_active_3_2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %p_tmp)" [./wd_stage_2.h:77]   --->   Operation 410 'bitconcatenate' 'line_bases_active_3_2' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 411 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_2, i17* %line_bases_addr_4, align 4" [./wd_stage_2.h:77]   --->   Operation 411 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 412 [1/1] (1.91ns)   --->   "%line_counter_4 = add i8 %line_counter_3_load_3, 1" [./wd_stage_2.h:78]   --->   Operation 412 'add' 'line_counter_4' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 413 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:79]   --->   Operation 413 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 414 [1/1] (1.90ns)   --->   "store i8 %line_counter_4, i8* %line_counter_3" [./wd_stage_2.h:79]   --->   Operation 414 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.90>
ST_61 : Operation 415 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:79]   --->   Operation 415 'store' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 416 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:79]   --->   Operation 416 'br' <Predicate = (!icmp_ln61 & icmp_ln72 & flag_meceta_0_i_load & icmp_ln75)> <Delay = 1.76>
ST_61 : Operation 417 [1/1] (2.42ns)   --->   "%icmp_ln62 = icmp ult i16 %last_max_dist_0_i, 52" [./wd_stage_2.h:62]   --->   Operation 417 'icmp' 'icmp_ln62' <Predicate = (icmp_ln61)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %30, label %31" [./wd_stage_2.h:62]   --->   Operation 418 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_61 : Operation 419 [1/1] (0.00ns)   --->   "%line_counter_3_load_2 = load i8* %line_counter_3" [./wd_stage_2.h:67]   --->   Operation 419 'load' 'line_counter_3_load_2' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %line_counter_3_load_2 to i64" [./wd_stage_2.h:65]   --->   Operation 420 'zext' 'zext_ln65' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 421 [1/1] (0.00ns)   --->   "%line_bases_addr_3 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln65" [./wd_stage_2.h:65]   --->   Operation 421 'getelementptr' 'line_bases_addr_3' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 422 [1/1] (0.00ns)   --->   "%line_bases_active_3_1 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:66]   --->   Operation 422 'bitconcatenate' 'line_bases_active_3_1' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 423 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_1, i17* %line_bases_addr_3, align 4" [./wd_stage_2.h:66]   --->   Operation 423 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 424 [1/1] (1.91ns)   --->   "%line_counter = add i8 %line_counter_3_load_2, 1" [./wd_stage_2.h:67]   --->   Operation 424 'add' 'line_counter' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 425 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1"   --->   Operation 425 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 426 [1/1] (1.90ns)   --->   "store i8 %line_counter, i8* %line_counter_3" [./wd_stage_2.h:67]   --->   Operation 426 'store' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.90>
ST_61 : Operation 427 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i"   --->   Operation 427 'br' <Predicate = (icmp_ln61 & !icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 428 [1/1] (0.00ns)   --->   "%line_bases_y_3_addr1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %zext_ln53, i32 0, i32 15)" [./wd_stage_2.h:63]   --->   Operation 428 'partset' 'line_bases_y_3_addr1' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 0.00>
ST_61 : Operation 429 [1/1] (2.32ns)   --->   "store i17 %line_bases_y_3_addr1, i17* %line_bases_addr_2, align 4" [./wd_stage_2.h:63]   --->   Operation 429 'store' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_61 : Operation 430 [1/1] (1.76ns)   --->   "store i16 0, i16* %meceta_counter_1" [./wd_stage_2.h:64]   --->   Operation 430 'store' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 1.76>
ST_61 : Operation 431 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:64]   --->   Operation 431 'br' <Predicate = (icmp_ln61 & icmp_ln62)> <Delay = 1.76>

State 62 <SV = 12> <Delay = 6.76>
ST_62 : Operation 432 [1/2] (3.25ns)   --->   "%smoothed_load_2 = load i8* %smoothed_addr_3, align 1" [./wd_stage_2.h:86]   --->   Operation 432 'load' 'smoothed_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_62 : Operation 433 [1/1] (1.55ns)   --->   "%icmp_ln86 = icmp ugt i8 %smoothed_load, %smoothed_load_2" [./wd_stage_2.h:86]   --->   Operation 433 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 434 [1/1] (2.42ns)   --->   "%icmp_ln86_1 = icmp ugt i16 %last_max_dist_0_i, 51" [./wd_stage_2.h:86]   --->   Operation 434 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 435 [1/1] (0.97ns)   --->   "%and_ln86 = and i1 %icmp_ln86, %icmp_ln86_1" [./wd_stage_2.h:86]   --->   Operation 435 'and' 'and_ln86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %and_ln86, label %38, label %.._crit_edge5.i_crit_edge155" [./wd_stage_2.h:86]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 437 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:86]   --->   Operation 437 'store' <Predicate = (!and_ln86)> <Delay = 1.76>
ST_62 : Operation 438 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:86]   --->   Operation 438 'br' <Predicate = (!and_ln86)> <Delay = 1.76>
ST_62 : Operation 439 [1/1] (0.00ns)   --->   "%line_counter_3_load_4 = load i8* %line_counter_3" [./wd_stage_2.h:89]   --->   Operation 439 'load' 'line_counter_3_load_4' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %line_counter_3_load_4 to i64" [./wd_stage_2.h:87]   --->   Operation 440 'zext' 'zext_ln87' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 441 [1/1] (0.00ns)   --->   "%line_bases_addr_5 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln87" [./wd_stage_2.h:87]   --->   Operation 441 'getelementptr' 'line_bases_addr_5' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%line_bases_active_3_3 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)" [./wd_stage_2.h:88]   --->   Operation 442 'bitconcatenate' 'line_bases_active_3_3' <Predicate = (and_ln86)> <Delay = 0.00>
ST_62 : Operation 443 [1/1] (2.32ns)   --->   "store i17 %line_bases_active_3_3, i17* %line_bases_addr_5, align 4" [./wd_stage_2.h:88]   --->   Operation 443 'store' <Predicate = (and_ln86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 6> <RAM>
ST_62 : Operation 444 [1/1] (1.91ns)   --->   "%line_counter_5 = add i8 %line_counter_3_load_4, 1" [./wd_stage_2.h:89]   --->   Operation 444 'add' 'line_counter_5' <Predicate = (and_ln86)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 445 [1/1] (1.90ns)   --->   "store i8 %line_counter_5, i8* %line_counter_3" [./wd_stage_2.h:91]   --->   Operation 445 'store' <Predicate = (and_ln86)> <Delay = 1.90>
ST_62 : Operation 446 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_meceta_0_i" [./wd_stage_2.h:91]   --->   Operation 446 'store' <Predicate = (and_ln86)> <Delay = 1.76>
ST_62 : Operation 447 [1/1] (1.76ns)   --->   "br label %._crit_edge5.i" [./wd_stage_2.h:91]   --->   Operation 447 'br' <Predicate = (and_ln86)> <Delay = 1.76>

State 63 <SV = 13> <Delay = 2.07>
ST_63 : Operation 448 [1/1] (0.00ns)   --->   "%last_max_dist_6_i = phi i16 [ 0, %27 ], [ 0, %31 ], [ 0, %30 ], [ %last_max_dist_0_i, %39 ], [ 0, %36 ], [ 0, %35 ], [ 0, %38 ], [ %last_max_dist_0_i, %.critedge.i ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge155 ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge ]" [./wd_stage_2.h:102]   --->   Operation 448 'phi' 'last_max_dist_6_i' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 449 [1/1] (2.07ns)   --->   "%last_max_dist = add i16 %last_max_dist_6_i, 1" [./wd_stage_2.h:102]   --->   Operation 449 'add' 'last_max_dist' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./wd_stage_2.h:53]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:30) [10]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:30) [10]  (0 ns)
	'getelementptr' operation ('histogram_addr', ./wd_stage_2.h:31) [20]  (0 ns)
	'store' operation ('store_ln31', ./wd_stage_2.h:31) of constant 0 on array 'histogram' [21]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', ./wd_stage_2.h:18->./wd_stage_2.h:33) [27]  (1.77 ns)

 <State 4>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln18', ./wd_stage_2.h:18->./wd_stage_2.h:33) [28]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 5>: 6.16ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [38]  (3.63 ns)
	'icmp' operation ('icmp_ln895', ./wd_stage_2.h:20->./wd_stage_2.h:33) [39]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [42]  (3.25 ns)
	'add' operation ('add_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) [43]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [44]  (3.25 ns)

 <State 7>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [56]  (3.63 ns)
	'icmp' operation ('icmp_ln895_4', ./wd_stage_2.h:20->./wd_stage_2.h:33) [57]  (1.55 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_1', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [51]  (3.25 ns)
	'add' operation ('add_ln21_1', ./wd_stage_2.h:21->./wd_stage_2.h:33) [52]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_1', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [53]  (3.25 ns)

 <State 9>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [74]  (3.63 ns)
	'icmp' operation ('icmp_ln895_6', ./wd_stage_2.h:20->./wd_stage_2.h:33) [75]  (1.55 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_3', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [60]  (3.25 ns)
	'add' operation ('add_ln21_2', ./wd_stage_2.h:21->./wd_stage_2.h:33) [61]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_2', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [62]  (3.25 ns)

 <State 11>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [92]  (3.63 ns)
	'icmp' operation ('icmp_ln895_8', ./wd_stage_2.h:20->./wd_stage_2.h:33) [93]  (1.55 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_4', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [69]  (3.25 ns)
	'add' operation ('add_ln21_3', ./wd_stage_2.h:21->./wd_stage_2.h:33) [70]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_3', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [71]  (3.25 ns)

 <State 13>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [110]  (3.63 ns)
	'icmp' operation ('icmp_ln895_10', ./wd_stage_2.h:20->./wd_stage_2.h:33) [111]  (1.55 ns)

 <State 14>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_5', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [78]  (3.25 ns)
	'add' operation ('add_ln21_4', ./wd_stage_2.h:21->./wd_stage_2.h:33) [79]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_4', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [80]  (3.25 ns)

 <State 15>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [128]  (3.63 ns)
	'icmp' operation ('icmp_ln895_12', ./wd_stage_2.h:20->./wd_stage_2.h:33) [129]  (1.55 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_6', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [87]  (3.25 ns)
	'add' operation ('add_ln21_5', ./wd_stage_2.h:21->./wd_stage_2.h:33) [88]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_5', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [89]  (3.25 ns)

 <State 17>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [146]  (3.63 ns)
	'icmp' operation ('icmp_ln895_14', ./wd_stage_2.h:20->./wd_stage_2.h:33) [147]  (1.55 ns)

 <State 18>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_7', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [96]  (3.25 ns)
	'add' operation ('add_ln21_6', ./wd_stage_2.h:21->./wd_stage_2.h:33) [97]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_6', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [98]  (3.25 ns)

 <State 19>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [164]  (3.63 ns)
	'icmp' operation ('icmp_ln895_16', ./wd_stage_2.h:20->./wd_stage_2.h:33) [165]  (1.55 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_8', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [105]  (3.25 ns)
	'add' operation ('add_ln21_7', ./wd_stage_2.h:21->./wd_stage_2.h:33) [106]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_7', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [107]  (3.25 ns)

 <State 21>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [182]  (3.63 ns)
	'icmp' operation ('icmp_ln895_18', ./wd_stage_2.h:20->./wd_stage_2.h:33) [183]  (1.55 ns)

 <State 22>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_9', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [114]  (3.25 ns)
	'add' operation ('add_ln21_8', ./wd_stage_2.h:21->./wd_stage_2.h:33) [115]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_8', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [116]  (3.25 ns)

 <State 23>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [200]  (3.63 ns)
	'icmp' operation ('icmp_ln895_20', ./wd_stage_2.h:20->./wd_stage_2.h:33) [201]  (1.55 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_10', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [123]  (3.25 ns)
	'add' operation ('add_ln21_9', ./wd_stage_2.h:21->./wd_stage_2.h:33) [124]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_9', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [125]  (3.25 ns)

 <State 25>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [218]  (3.63 ns)
	'icmp' operation ('icmp_ln895_22', ./wd_stage_2.h:20->./wd_stage_2.h:33) [219]  (1.55 ns)

 <State 26>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_11', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [132]  (3.25 ns)
	'add' operation ('add_ln21_10', ./wd_stage_2.h:21->./wd_stage_2.h:33) [133]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_10', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [134]  (3.25 ns)

 <State 27>: 5.18ns
The critical path consists of the following:
	fifo read on port 'bottom_data_V' (./wd_stage_2.h:20->./wd_stage_2.h:33) [236]  (3.63 ns)
	'icmp' operation ('icmp_ln895_24', ./wd_stage_2.h:20->./wd_stage_2.h:33) [237]  (1.55 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_12', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [141]  (3.25 ns)
	'add' operation ('add_ln21_11', ./wd_stage_2.h:21->./wd_stage_2.h:33) [142]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_11', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [143]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_13', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [150]  (3.25 ns)

 <State 30>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_13', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [150]  (3.25 ns)
	'add' operation ('add_ln21_12', ./wd_stage_2.h:21->./wd_stage_2.h:33) [151]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_12', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [152]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_14', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [159]  (3.25 ns)

 <State 32>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_14', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [159]  (3.25 ns)
	'add' operation ('add_ln21_13', ./wd_stage_2.h:21->./wd_stage_2.h:33) [160]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_13', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [161]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_15', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [168]  (3.25 ns)

 <State 34>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_15', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [168]  (3.25 ns)
	'add' operation ('add_ln21_14', ./wd_stage_2.h:21->./wd_stage_2.h:33) [169]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_14', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [170]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_16', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [177]  (3.25 ns)

 <State 36>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_16', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [177]  (3.25 ns)
	'add' operation ('add_ln21_15', ./wd_stage_2.h:21->./wd_stage_2.h:33) [178]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_15', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [179]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_17', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [186]  (3.25 ns)

 <State 38>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_17', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [186]  (3.25 ns)
	'add' operation ('add_ln21_16', ./wd_stage_2.h:21->./wd_stage_2.h:33) [187]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_16', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [188]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_18', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [195]  (3.25 ns)

 <State 40>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_18', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [195]  (3.25 ns)
	'add' operation ('add_ln21_17', ./wd_stage_2.h:21->./wd_stage_2.h:33) [196]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_17', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [197]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_19', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [204]  (3.25 ns)

 <State 42>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_19', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [204]  (3.25 ns)
	'add' operation ('add_ln21_18', ./wd_stage_2.h:21->./wd_stage_2.h:33) [205]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_18', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [206]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_20', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [213]  (3.25 ns)

 <State 44>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_20', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [213]  (3.25 ns)
	'add' operation ('add_ln21_19', ./wd_stage_2.h:21->./wd_stage_2.h:33) [214]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_19', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [215]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_21', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [222]  (3.25 ns)

 <State 46>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_21', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [222]  (3.25 ns)
	'add' operation ('add_ln21_20', ./wd_stage_2.h:21->./wd_stage_2.h:33) [223]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_20', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [224]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_22', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [231]  (3.25 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_22', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [231]  (3.25 ns)
	'add' operation ('add_ln21_21', ./wd_stage_2.h:21->./wd_stage_2.h:33) [232]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_21', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [233]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('histogram_load_23', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [240]  (3.25 ns)

 <State 50>: 8.42ns
The critical path consists of the following:
	'load' operation ('histogram_load_23', ./wd_stage_2.h:21->./wd_stage_2.h:33) on array 'histogram' [240]  (3.25 ns)
	'add' operation ('add_ln21_22', ./wd_stage_2.h:21->./wd_stage_2.h:33) [241]  (1.92 ns)
	'store' operation ('store_ln21', ./wd_stage_2.h:21->./wd_stage_2.h:33) of variable 'add_ln21_22', ./wd_stage_2.h:21->./wd_stage_2.h:33 on array 'histogram' [242]  (3.25 ns)

 <State 51>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', ./wd_stage_2.h:36) [250]  (1.77 ns)

 <State 52>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln36', ./wd_stage_2.h:36) [251]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 53>: 5.08ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ./wd_stage_2.h:38) [261]  (0 ns)
	'xor' operation ('xor_ln39', ./wd_stage_2.h:39) [269]  (0 ns)
	'add' operation ('tmp', ./wd_stage_2.h:39) [271]  (1.82 ns)
	'getelementptr' operation ('histogram_addr_2', ./wd_stage_2.h:41) [278]  (0 ns)
	'load' operation ('histogram_load_2', ./wd_stage_2.h:41) on array 'histogram' [279]  (3.25 ns)

 <State 54>: 6.31ns
The critical path consists of the following:
	'load' operation ('histogram_load_2', ./wd_stage_2.h:41) on array 'histogram' [279]  (3.25 ns)
	'add' operation ('total', ./wd_stage_2.h:41) [281]  (2.08 ns)
	'select' operation ('total', ./wd_stage_2.h:40) [282]  (0.978 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:47) [294]  (0 ns)
	'getelementptr' operation ('line_bases_addr_1', ./wd_stage_2.h:48) [304]  (0 ns)
	'load' operation ('line_bases_load', ./wd_stage_2.h:48) on array 'line_bases' [305]  (2.32 ns)

 <State 56>: 4.64ns
The critical path consists of the following:
	'load' operation ('line_bases_load', ./wd_stage_2.h:48) on array 'line_bases' [305]  (2.32 ns)
	'store' operation ('store_ln48', ./wd_stage_2.h:48) of variable 'tmp_43', ./wd_stage_2.h:48 on array 'line_bases' [307]  (2.32 ns)

 <State 57>: 1.91ns
The critical path consists of the following:
	'alloca' operation ('line_counter') [312]  (0 ns)
	'store' operation ('store_ln53', ./wd_stage_2.h:53) of constant 0 on local variable 'line_counter' [315]  (1.91 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_2.h:53) [320]  (0 ns)
	'getelementptr' operation ('smoothed_addr_1', ./wd_stage_2.h:54) [331]  (0 ns)
	'load' operation ('smoothed_load', ./wd_stage_2.h:54) on array 'smoothed' [332]  (3.25 ns)

 <State 59>: 6.76ns
The critical path consists of the following:
	'load' operation ('smoothed_load', ./wd_stage_2.h:54) on array 'smoothed' [332]  (3.25 ns)
	'icmp' operation ('icmp_ln54_1', ./wd_stage_2.h:54) [333]  (1.55 ns)
	multiplexor before 'phi' operation ('last_max_dist_6_i', ./wd_stage_2.h:102) with incoming values : ('last_max_dist', ./wd_stage_2.h:102) [441]  (1.77 ns)
	blocking operation 0.187 ns on control path)

 <State 60>: 5.58ns
The critical path consists of the following:
	'load' operation ('line_bases_load_1', ./wd_stage_2.h:61) on array 'line_bases' [343]  (2.32 ns)
	'getelementptr' operation ('smoothed_addr_2', ./wd_stage_2.h:61) [346]  (0 ns)
	'load' operation ('smoothed_load_1', ./wd_stage_2.h:61) on array 'smoothed' [347]  (3.25 ns)

 <State 61>: 8.54ns
The critical path consists of the following:
	'load' operation ('meceta_counter_1_loa', ./wd_stage_2.h:74) on local variable 'meceta_counter' [386]  (0 ns)
	'add' operation ('_tmp', ./wd_stage_2.h:74) [389]  (2.08 ns)
	'sub' operation ('sub_ln75', ./wd_stage_2.h:75) [392]  (2.08 ns)
	'icmp' operation ('icmp_ln75', ./wd_stage_2.h:75) [393]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 62>: 6.76ns
The critical path consists of the following:
	'load' operation ('smoothed_load_2', ./wd_stage_2.h:86) on array 'smoothed' [367]  (3.25 ns)
	'icmp' operation ('icmp_ln86', ./wd_stage_2.h:86) [368]  (1.55 ns)
	'and' operation ('and_ln86', ./wd_stage_2.h:86) [370]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 63>: 2.08ns
The critical path consists of the following:
	'phi' operation ('last_max_dist_6_i', ./wd_stage_2.h:102) with incoming values : ('last_max_dist', ./wd_stage_2.h:102) [441]  (0 ns)
	'add' operation ('last_max_dist', ./wd_stage_2.h:102) [442]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
