Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  6 00:00:52 2021
| Host         : LAPTOP-2P04PJLI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_Syn_SinglePortRAM_control_sets_placed.rpt
| Design       : top_Syn_SinglePortRAM
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|      4 |           17 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------+-----------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+----------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG   |                      |                       |                1 |              1 |
|  d/clk_div_reg_0 |                      | dis/an[3]_i_1_n_0     |                1 |              2 |
|  d/clk_div_reg_0 |                      | dis/Q[0]              |                1 |              2 |
|  d/clk_div_reg_0 |                      |                       |                1 |              3 |
|  clk_IBUF_BUFG   |                      | S/data_out[3]_i_1_n_0 |                4 |              4 |
|  clk_IBUF_BUFG   | S/RAM[1][3]_i_1_n_0  | rst_IBUF              |                2 |              4 |
|  clk_IBUF_BUFG   | S/RAM[4][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[11][3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[12][3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[13][3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[10][3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[0][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[14][3]_i_1_n_0 | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[15][3]_i_1_n_0 | rst_IBUF              |                2 |              4 |
|  clk_IBUF_BUFG   | S/RAM[2][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[3][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[5][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[7][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[8][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG   | S/RAM[9][3]_i_1_n_0  | rst_IBUF              |                2 |              4 |
|  clk_IBUF_BUFG   | S/RAM[6][3]_i_1_n_0  | rst_IBUF              |                1 |              4 |
|  d/clk_div_reg_0 |                      | dis/Q[1]              |                1 |              6 |
|  clk_IBUF_BUFG   |                      | d/counter[0]_i_1_n_0  |                4 |             16 |
+------------------+----------------------+-----------------------+------------------+----------------+


