
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185269                       # Simulator instruction rate (inst/s)
host_op_rate                                   239057                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32220                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377704                       # Number of bytes of host memory used
host_seconds                                 31343.15                       # Real time elapsed on the host
sim_insts                                  5806909505                       # Number of instructions simulated
sim_ops                                    7492789711                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        30976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               185472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        78336                       # Number of bytes written to this memory
system.physmem.bytes_written::total             78336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1449                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             612                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  612                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56402615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16223673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30672883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183657053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19265612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77569439                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77569439                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77569439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56402615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16223673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30672883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              261226492                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042832     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817663     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806538                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814279     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          218118                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       181739                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21465                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82559                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77367                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           22917                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          960                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1883372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1195881                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             218118                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       100284                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          60815                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         81304                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           118576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2252371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.652963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.030888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2004363     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           14893      0.66%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18787      0.83%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           30096      1.34%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12632      0.56%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16297      0.72%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           18787      0.83%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            8904      0.40%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127612      5.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2252371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090065                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.493802                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1872742                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        93836                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246687                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38932                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32878                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1460387                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38932                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1875246                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           5847                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           244333                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5907                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1450157                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2025650                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6738454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6738454                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1659341                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          366300                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22323                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       137140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        70111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1413642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1344672                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       192461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       407244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2252371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.320479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1684429     74.78%     74.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257752     11.44%     86.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       105809      4.70%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        59896      2.66%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        80384      3.57%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        25510      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        24691      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        12818      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1082      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2252371                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9423     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1318     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1214     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1132957     84.26%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18237      1.36%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       123563      9.19%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        69750      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1344672                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.555241                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              11955                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008891                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4955398                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1606477                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1307344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1356627                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29147                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38932                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4394                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          561                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1413997                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       137140                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        70111                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24579                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1319545                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       121043                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        25127                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              190758                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          186082                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             69715                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.544866                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1307384                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1307344                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           783427                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2104233                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539828                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372310                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       965449                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1189874                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       224124                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21431                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2213439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.357051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1709602     77.24%     77.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       255635     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        92550      4.18%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46113      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        42065      1.90%     96.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17859      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        17638      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8399      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23578      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2213439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       965449                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1189874                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                176639                       # Number of memory references committed
system.switch_cpus1.commit.loads               107990                       # Number of loads committed
system.switch_cpus1.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            172509                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1071283                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24603                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23578                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3603846                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2866942                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 169410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             965449                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1189874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       965449                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.508450                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.508450                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398652                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398652                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5935320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1828633                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1349287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          168509                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       137438                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        18130                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        69015                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           64108                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           16708                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          783                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1629879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                994572                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             168509                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        80816                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               204039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56638                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        107095                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           102063                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1978877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.970037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1774838     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10754      0.54%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17207      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           25382      1.28%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10723      0.54%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           12737      0.64%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13584      0.69%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9455      0.48%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          104197      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1978877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.069586                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.410708                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1609251                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       128381                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           202368                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1308                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37566                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        27313                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1205227                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37566                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1613243                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50012                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        65559                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           199780                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12714                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1202556                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          604                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2942                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          901                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1646032                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5604256                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5604256                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1350844                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          294979                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          264                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          141                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            36468                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       121879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        66981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3350                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        12896                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1198265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1115638                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1785                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       187808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       437117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1978877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.563773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.249283                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1502590     75.93%     75.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       193856      9.80%     85.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       106581      5.39%     91.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        70294      3.55%     94.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        63551      3.21%     97.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        19864      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13930      0.70%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5054      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3157      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1978877                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            313     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1097     41.19%     52.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1253     47.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       919129     82.39%     82.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20477      1.84%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          123      0.01%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       110431      9.90%     94.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        65478      5.87%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1115638                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.460702                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2663                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002387                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4214601                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1386400                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1094688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1118301                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5115                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        26195                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4422                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          858                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37566                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          38922                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1479                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1198528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       121879                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        66981                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          141                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20922                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1098971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104498                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16667                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              169853                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          149061                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             65355                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.453819                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1094794                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1094688                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           648499                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1646149                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.452051                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.393949                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       809188                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       986996                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       212243                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18426                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1941311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.508417                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1541214     79.39%     79.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       190640      9.82%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        79012      4.07%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        40396      2.08%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        30306      1.56%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        17279      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        10662      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8863      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        22939      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1941311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       809188                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        986996                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                158218                       # Number of memory references committed
system.switch_cpus2.commit.loads                95664                       # Number of loads committed
system.switch_cpus2.commit.membars                122                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            137103                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           892367                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        19273                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        22939                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3117611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2436244                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 442727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             809188                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               986996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       809188                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.992635                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.992635                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334154                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4987167                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1497422                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1141366                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           244                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          217922                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       181603                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21446                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82474                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77284                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           22886                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1881414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1194970                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             217922                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100170                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60765                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         85313                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           118453                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2253691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.652053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.029673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2005897     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           14880      0.66%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18772      0.83%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           30066      1.33%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12618      0.56%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           16270      0.72%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           18767      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8887      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127534      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2253691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089984                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.493426                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1870316                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        97827                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246473                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         38901                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32836                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1459200                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         38901                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1872819                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        86098                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           244120                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5904                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1448970                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2024140                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6733020                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6733020                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1658113                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          366027                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22309                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       137000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        70035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15518                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1412494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1343584                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1726                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       192350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       406910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2253691                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596170                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319766                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1686220     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257537     11.43%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       105725      4.69%     90.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        59826      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        80329      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25489      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        24675      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        12812      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1078      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2253691                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9419     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1313     10.99%     89.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1210     10.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1132065     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18233      1.36%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123448      9.19%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69674      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1343584                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.554792                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              11942                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4954527                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1605218                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1306294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1355526                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29111                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1461                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         38901                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4394                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          561                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1412849                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       137000                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        70035                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24558                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1318480                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120931                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        25104                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190570                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185915                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69639                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.544426                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1306334                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1306294                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           782866                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2102782                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539394                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372300                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       964711                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1188911                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       223948                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21412                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2214790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.536805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356298                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1711391     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       255401     11.53%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        92483      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        46056      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        42025      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        17847      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17630      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8395      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        23562      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2214790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       964711                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1188911                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176463                       # Number of memory references committed
system.switch_cpus3.commit.loads               107889                       # Number of loads committed
system.switch_cpus3.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            172354                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1070394                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        23562                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3604074                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2864624                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 168090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             964711                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1188911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       964711                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.510369                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.510369                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.398348                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.398348                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5930560                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1827303                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1348212                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421773                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          179536                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       160621                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        15649                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       119745                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          116644                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10066                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          476                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1896086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1023722                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             179536                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       126710                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               226826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          51819                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         34725                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           115914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        15150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2193729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.521022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.764513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1966903     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           34903      1.59%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16906      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           34433      1.57%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4            9918      0.45%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           32152      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            4776      0.22%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8025      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           85713      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2193729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074134                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.422716                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1883676                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        47849                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           226212                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          242                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35744                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        16245                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1138536                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35744                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1885472                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          30477                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        12410                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           224472                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5148                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1135983                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           878                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1483521                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5139384                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5139384                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1172298                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          311223                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          141                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            14011                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       210721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        31543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          282                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         6718                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1128347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1045176                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          954                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       223894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       478084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2193729                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.476438                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.089612                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1738324     79.24%     79.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       137756      6.28%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       156821      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        89443      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        45887      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        11959      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        12938      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          330      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          271      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2193729                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1761     57.74%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           706     23.15%     80.89% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          583     19.11%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       815652     78.04%     78.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         7768      0.74%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       190589     18.24%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        31097      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1045176                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.431575                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3050                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002918                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4288085                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1352390                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1016395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1048226                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          864                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46120                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1296                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35744                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          25621                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          688                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1128488                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           38                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       210721                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        31543                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         6861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        16496                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1031250                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       187754                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        13926                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              218843                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          156778                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             31089                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.425824                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1016871                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1016395                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           616230                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1320959                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.419690                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.466502                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       806390                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       902345                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       226198                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        15373                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2157985                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.418142                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.287648                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1824508     84.55%     84.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       129213      5.99%     90.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        84499      3.92%     94.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        26386      1.22%     95.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45397      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         8270      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5422      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4814      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        29476      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2157985                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       806390                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        902345                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                194848                       # Number of memory references committed
system.switch_cpus4.commit.loads               164601                       # Number of loads committed
system.switch_cpus4.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            138900                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           787031                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        10794                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        29476                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3257052                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2292842                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 228044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             806390                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               902345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       806390                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.003228                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.003228                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.332975                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.332975                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         4800347                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1319904                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1215836                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2421776                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          218245                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       181844                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21472                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        82613                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           77421                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22928                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          960                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1884354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1196532                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             218245                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       100349                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60835                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         81684                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines           118632                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2253449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.653002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2005298     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14907      0.66%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18803      0.83%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           30107      1.34%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12643      0.56%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16308      0.72%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           18797      0.83%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8910      0.40%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127676      5.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2253449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090118                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.494072                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1873282                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        94218                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246830                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38945                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32900                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1461179                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38945                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1875785                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5849                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        82484                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           244477                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5908                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1450952                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2026720                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6742155                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6742155                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1660281                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          366439                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22331                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       137216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        70153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          832                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15530                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1414422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1345433                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       192554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       407420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2253449                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597055                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320513                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1685181     74.78%     74.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       257895     11.44%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       105881      4.70%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59926      2.66%     93.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        80435      3.57%     97.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25515      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        24709      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        12827      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2253449                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9430     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1317     11.01%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1214     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1133599     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18241      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       123636      9.19%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        69792      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1345433                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.555556                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              11961                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4958004                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1607350                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1308091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1357394                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1025                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29162                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38945                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4396                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          560                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1414777                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       137216                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        70153                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24586                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1320299                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       121116                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25134                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              190873                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          186200                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             69757                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.545178                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1308131                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1308091                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           783877                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2105538                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540137                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372293                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       966024                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1190570                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       224217                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21438                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2214504                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537624                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357113                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1710371     77.23%     77.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       255782     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        92612      4.18%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        46140      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        42087      1.90%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17867      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        17649      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8401      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        23595      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2214504                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       966024                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1190570                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                176745                       # Number of memory references committed
system.switch_cpus5.commit.loads               108054                       # Number of loads committed
system.switch_cpus5.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            172620                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1071893                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        24612                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        23595                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3605683                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2868524                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 168327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             966024                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1190570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       966024                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.506952                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.506952                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.398891                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.398891                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5938663                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1829636                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1350025                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          180620                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       162588                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        11305                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        71540                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           62876                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS            9860                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          506                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1899323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1132008                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             180620                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        72736                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               223310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          35915                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        116452                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           110783                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        11176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2263442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.587655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.910902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2040132     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            7800      0.34%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16407      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            6858      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           36230      1.60%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           32594      1.44%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6462      0.29%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           13398      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          103561      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2263442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074581                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467428                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1886959                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       129230                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           222334                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          734                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         24177                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        16026                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1327069                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         24177                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1889592                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         101502                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        20566                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           220545                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7052                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1325088                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2736                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          108                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1566114                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6234873                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6234873                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1350086                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          216019                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            19305                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       308502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       154865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1367                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7533                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1320319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1256794                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1024                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       124307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       306271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2263442                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.555258                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.348771                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1813987     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       136022      6.01%     86.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       110749      4.89%     91.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        48278      2.13%     93.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        60275      2.66%     95.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        57252      2.53%     98.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        32630      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2692      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1557      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2263442                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3156     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         24179     86.18%     97.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          720      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       793182     63.11%     63.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        10985      0.87%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       298414     23.74%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       154138     12.26%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1256794                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.518954                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28055                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022323                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4806103                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1444837                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1244049                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1284849                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2198                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        15727                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1734                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         24177                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          97418                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1806                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1320480                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       308502                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       154865                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         5915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        12941                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1246546                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       297296                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        10242                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              451388                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          163169                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            154092                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.514723                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1244160                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1244049                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           673518                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1333968                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.513692                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.504898                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1000636                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1176357                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       144254                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        11339                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2239265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525332                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.345074                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1810885     80.87%     80.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       157544      7.04%     87.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        73555      3.28%     91.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        72033      3.22%     94.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        19667      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        83329      3.72%     99.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6549      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4627      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        11076      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2239265                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1000636                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1176357                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                445904                       # Number of memory references committed
system.switch_cpus6.commit.loads               292775                       # Number of loads committed
system.switch_cpus6.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            155479                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1046111                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11477                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        11076                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3548800                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2665417                       # The number of ROB writes
system.switch_cpus6.timesIdled                  42741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 158339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1000636                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1176357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1000636                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.420242                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.420242                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.413182                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.413182                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6152170                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1451662                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1569547                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          197121                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       161435                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79858                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75648                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19970                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          949                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1887105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1104678                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             197121                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95618                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               229535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57802                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46471                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           116877                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1970412     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10674      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16732      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           22470      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19901      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10697      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16571      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          109005      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081395                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.456143                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1867646                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66343                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           228912                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36669                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32169                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1354243                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36669                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1873236                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        40968                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           223685                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12138                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1352485                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1888939                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6289661                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6289661                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1604306                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          284633                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38250                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       127210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1349212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1270042                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       168367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       412179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577306                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271142                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664369     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       219126      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       111286      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84821      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66359      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26777      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1068839     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114877      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        67210      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1270042                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524425                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4742554                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1249151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1272311                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36669                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10337                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1228                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1349528                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       127210                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67481                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23538                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1251047                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       107984                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              175180                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          177297                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67196                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516581                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1249217                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1249151                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           718294                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1937037                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515798                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370821                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       935301                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1150919                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       198614                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20794                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532025                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380048                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1691478     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       233620     10.80%     88.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        88523      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        41977      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35151      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20590      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25567      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       935301                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1150919                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170456                       # Number of memory references committed
system.switch_cpus7.commit.loads               104189                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1036941                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23709                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25567                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3487244                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2735739                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 221834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             935301                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1150919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       935301                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.589307                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.589307                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386204                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386204                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5628924                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1741875                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1253923                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368500                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969464                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124635933                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129442258                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124635933                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129442258                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124635933                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129442258                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519316.387500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509615.188976                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519316.387500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509615.188976                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519316.387500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509615.188976                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107397159                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111195914                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107397159                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111195914                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107397159                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111195914                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447488.162500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437779.188976                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447488.162500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437779.188976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447488.162500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437779.188976                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            83                       # number of replacements
system.l21.tagsinuse                      4095.006461                       # Cycle average of tags in use
system.l21.total_refs                          176458                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l21.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          136.006461                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    20.764556                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    24.164553                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3914.070891                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005069                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.005900                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955584                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999757                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          289                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l21.Writeback_hits::total                   88                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          291                       # number of demand (read+write) hits
system.l21.demand_hits::total                     293                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          291                       # number of overall hits
system.l21.overall_hits::total                    293                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           55                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           55                       # number of demand (read+write) misses
system.l21.demand_misses::total                    83                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           55                       # number of overall misses
system.l21.overall_misses::total                   83                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     49194575                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     25096878                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       74291453                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     49194575                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     25096878                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        74291453                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     49194575                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     25096878                       # number of overall miss cycles
system.l21.overall_miss_latency::total       74291453                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           30                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          344                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           30                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          346                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           30                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          346                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.159884                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.158960                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.158960                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1756949.107143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 456306.872727                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 895077.746988                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1756949.107143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 456306.872727                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 895077.746988                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1756949.107143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 456306.872727                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 895077.746988                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  46                       # number of writebacks
system.l21.writebacks::total                       46                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           55                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           55                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           55                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     47175175                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     21119390                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     68294565                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     47175175                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     21119390                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     68294565                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     47175175                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     21119390                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     68294565                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.158960                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.158960                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1684827.678571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 383988.909091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 822826.084337                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1684827.678571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 383988.909091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 822826.084337                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1684827.678571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 383988.909091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 822826.084337                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           459                       # number of replacements
system.l22.tagsinuse                      4089.813657                       # Cycle average of tags in use
system.l22.total_refs                          310796                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4551                       # Sample count of references to valid blocks.
system.l22.avg_refs                         68.291804                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          302.686878                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.693022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   206.671331                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3567.762426                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.073898                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003099                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.050457                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871036                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998490                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          463                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    463                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             458                       # number of Writeback hits
system.l22.Writeback_hits::total                  458                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          463                       # number of demand (read+write) hits
system.l22.demand_hits::total                     463                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          463                       # number of overall hits
system.l22.overall_hits::total                    463                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          406                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  419                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           41                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 41                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          447                       # number of demand (read+write) misses
system.l22.demand_misses::total                   460                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          447                       # number of overall misses
system.l22.overall_misses::total                  460                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4921343                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    225800694                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      230722037                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     16904867                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     16904867                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4921343                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    242705561                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       247626904                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4921343                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    242705561                       # number of overall miss cycles
system.l22.overall_miss_latency::total      247626904                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          869                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                882                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          458                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              458                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          910                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 923                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          910                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                923                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.467204                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.475057                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.491209                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.498375                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.491209                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.498375                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 556159.344828                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 550649.252983                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 412313.829268                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 412313.829268                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 542965.460850                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 538319.356522                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 542965.460850                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 538319.356522                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 267                       # number of writebacks
system.l22.writebacks::total                      267                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          406                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             419                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           41                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            41                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          447                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          447                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    196793494                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    200781437                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     13961067                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     13961067                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    210754561                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    214742504                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    210754561                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    214742504                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.467204                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.475057                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.491209                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.498375                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.491209                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.498375                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 484713.039409                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 479191.973747                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 340513.829268                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 340513.829268                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 471486.713647                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 466831.530435                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 471486.713647                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 466831.530435                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            83                       # number of replacements
system.l23.tagsinuse                      4095.008166                       # Cycle average of tags in use
system.l23.total_refs                          176458                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l23.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          136.008166                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    20.756357                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    24.154595                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3914.089048                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005067                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.005897                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955588                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          289                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l23.Writeback_hits::total                   88                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          291                       # number of demand (read+write) hits
system.l23.demand_hits::total                     293                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          291                       # number of overall hits
system.l23.overall_hits::total                    293                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           55                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           55                       # number of demand (read+write) misses
system.l23.demand_misses::total                    83                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           55                       # number of overall misses
system.l23.overall_misses::total                   83                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     43725604                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     26697583                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       70423187                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     43725604                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     26697583                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        70423187                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     43725604                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     26697583                       # number of overall miss cycles
system.l23.overall_miss_latency::total       70423187                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          344                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          346                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          346                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.159884                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.158960                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.158960                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 485410.600000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 848472.132530                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 485410.600000                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 848472.132530                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 485410.600000                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 848472.132530                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  46                       # number of writebacks
system.l23.writebacks::total                       46                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           55                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           55                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           55                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     22746821                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     64461127                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     22746821                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     64461127                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     22746821                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     64461127                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.158960                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.158960                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 413578.563636                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 776640.084337                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 413578.563636                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 776640.084337                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 413578.563636                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 776640.084337                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           141                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                           68508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l24.avg_refs                         16.168987                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.058087                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    72.221219                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3926.720694                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002944                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.017632                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.958672                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          291                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              41                       # number of Writeback hits
system.l24.Writeback_hits::total                   41                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          291                       # number of demand (read+write) hits
system.l24.demand_hits::total                     291                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          291                       # number of overall hits
system.l24.overall_hits::total                    291                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          128                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  141                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          128                       # number of demand (read+write) misses
system.l24.demand_misses::total                   141                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          128                       # number of overall misses
system.l24.overall_misses::total                  141                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5685018                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     52333001                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       58018019                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5685018                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     52333001                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        58018019                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5685018                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     52333001                       # number of overall miss cycles
system.l24.overall_miss_latency::total       58018019                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          419                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           41                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               41                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          419                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 432                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          419                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                432                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.305489                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.326389                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.305489                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.326389                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.305489                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.326389                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 408851.570312                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 411475.312057                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 408851.570312                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 411475.312057                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 408851.570312                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 411475.312057                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  23                       # number of writebacks
system.l24.writebacks::total                       23                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          128                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             141                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          128                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              141                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          128                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             141                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     43142110                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     47893728                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     43142110                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     47893728                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     43142110                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     47893728                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.326389                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.326389                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.326389                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 339671.829787                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 339671.829787                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 339671.829787                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            83                       # number of replacements
system.l25.tagsinuse                      4095.008525                       # Cycle average of tags in use
system.l25.total_refs                          176458                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l25.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          136.008525                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    20.760064                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    24.182908                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3914.057028                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005068                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.005904                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955580                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          289                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l25.Writeback_hits::total                   88                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          291                       # number of demand (read+write) hits
system.l25.demand_hits::total                     293                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          291                       # number of overall hits
system.l25.overall_hits::total                    293                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           55                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           55                       # number of demand (read+write) misses
system.l25.demand_misses::total                    83                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           55                       # number of overall misses
system.l25.overall_misses::total                   83                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     44151728                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     24874503                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       69026231                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     44151728                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     24874503                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        69026231                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     44151728                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     24874503                       # number of overall miss cycles
system.l25.overall_miss_latency::total       69026231                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          344                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          346                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          346                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.159884                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.158960                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.158960                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 452263.690909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 831641.337349                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 452263.690909                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 831641.337349                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 452263.690909                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 831641.337349                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  46                       # number of writebacks
system.l25.writebacks::total                       46                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           55                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           55                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           55                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     20924135                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     63064984                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     20924135                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     63064984                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     20924135                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     63064984                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.158960                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.158960                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 380438.818182                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 759819.084337                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 380438.818182                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 759819.084337                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 380438.818182                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 759819.084337                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           256                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                          218653                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4352                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.241958                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           12.552960                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.192466                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   133.014957                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3937.239617                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.003065                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003221                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.032474                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.961240                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          461                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l26.Writeback_hits::total                  202                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          461                       # number of demand (read+write) hits
system.l26.demand_hits::total                     461                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          461                       # number of overall hits
system.l26.overall_hits::total                    461                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          242                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  256                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          242                       # number of demand (read+write) misses
system.l26.demand_misses::total                   256                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          242                       # number of overall misses
system.l26.overall_misses::total                  256                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7530717                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    122892085                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      130422802                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7530717                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    122892085                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       130422802                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7530717                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    122892085                       # number of overall miss cycles
system.l26.overall_miss_latency::total      130422802                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          703                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                717                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          703                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 717                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          703                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                717                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.344239                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.357043                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.344239                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.357043                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.344239                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.357043                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 537908.357143                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 507818.533058                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 509464.070312                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 537908.357143                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 507818.533058                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 509464.070312                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 537908.357143                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 507818.533058                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 509464.070312                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  71                       # number of writebacks
system.l26.writebacks::total                       71                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          242                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             256                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          242                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              256                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          242                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             256                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6524543                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    105506541                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    112031084                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6524543                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    105506541                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    112031084                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6524543                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    105506541                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    112031084                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.344239                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.357043                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.344239                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.357043                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.344239                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.357043                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 466038.785714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 435977.442149                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 437621.421875                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 466038.785714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 435977.442149                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 437621.421875                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 466038.785714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 435977.442149                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 437621.421875                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            91                       # number of replacements
system.l27.tagsinuse                      4095.048383                       # Cycle average of tags in use
system.l27.total_refs                          188576                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          104.192753                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.604832                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.564840                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3936.685957                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003321                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009659                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961105                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          306                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l27.Writeback_hits::total                   95                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          306                       # number of demand (read+write) hits
system.l27.demand_hits::total                     306                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          306                       # number of overall hits
system.l27.overall_hits::total                    306                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           77                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           77                       # number of demand (read+write) misses
system.l27.demand_misses::total                    91                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           77                       # number of overall misses
system.l27.overall_misses::total                   91                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6968538                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     33303621                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       40272159                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6968538                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     33303621                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        40272159                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6968538                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     33303621                       # number of overall miss cycles
system.l27.overall_miss_latency::total       40272159                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          383                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          383                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          383                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201044                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201044                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201044                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 497752.714286                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 432514.558442                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 442551.197802                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 497752.714286                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 432514.558442                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 442551.197802                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 497752.714286                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 432514.558442                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 442551.197802                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  44                       # number of writebacks
system.l27.writebacks::total                       44                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           77                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           77                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           77                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5963056                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     27769411                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     33732467                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5963056                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     27769411                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     33732467                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5963056                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     27769411                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     33732467                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 425932.571429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 360641.701299                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 370686.450549                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 425932.571429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 360641.701299                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 370686.450549                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 425932.571429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 360641.701299                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 370686.450549                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638775744                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638775744                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638775744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638775744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638775744                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638775744                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254390.977300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254390.977300                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254390.977300                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254390.977300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254390.977300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254390.977300                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157895649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157895649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157895649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157895649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157895649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157895649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225565.212857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225565.212857                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225565.212857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225565.212857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225565.212857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225565.212857                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               476.906735                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735279376                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1516039.950515                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    21.906735                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.035107                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.764274                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       118535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         118535                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       118535                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          118535                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       118535                       # number of overall hits
system.cpu1.icache.overall_hits::total         118535                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     72741571                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     72741571                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     72741571                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     72741571                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     72741571                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     72741571                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       118575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       118575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       118575                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       118575                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       118575                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       118575                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1818539.275000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1818539.275000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1818539.275000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1818539.275000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1818539.275000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1818539.275000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       971675                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 242918.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49556393                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49556393                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49556393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49556393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49556393                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49556393                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1651879.766667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1651879.766667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1651879.766667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1651879.766667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1651879.766667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1651879.766667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   346                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               106627278                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              177121.724252                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   126.863967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   129.136033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.495562                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.504438                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        92912                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          92912                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68302                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68302                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          179                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          167                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       161214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          161214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       161214                       # number of overall hits
system.cpu1.dcache.overall_hits::total         161214                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          898                       # number of overall misses
system.cpu1.dcache.overall_misses::total          898                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    116174485                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    116174485                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       542868                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       542868                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    116717353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    116717353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    116717353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    116717353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        93803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        93803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       162112                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       162112                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       162112                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       162112                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009499                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005539                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005539                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005539                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005539                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 130386.627385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 130386.627385                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77552.571429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77552.571429                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129974.780624                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129974.780624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129974.780624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129974.780624                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu1.dcache.writebacks::total               88                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          552                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          344                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     44262258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     44262258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       133389                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       133389                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     44395647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     44395647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     44395647                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     44395647                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128669.354651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128669.354651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66694.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66694.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 128311.118497                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128311.118497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 128311.118497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 128311.118497                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.692098                       # Cycle average of tags in use
system.cpu2.icache.total_refs               735393033                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1464926.360558                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.692098                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020340                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803994                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       102046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         102046                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       102046                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          102046                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       102046                       # number of overall hits
system.cpu2.icache.overall_hits::total         102046                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5891726                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5891726                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5891726                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5891726                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5891726                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5891726                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       102063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       102063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       102063                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       102063                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       102063                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       102063                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 346572.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 346572.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 346572.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5029449                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5029449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5029449                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 386880.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   908                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               122578647                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1164                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              105308.115979                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   187.912873                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    68.087127                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.734035                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.265965                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76738                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76738                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        61876                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         61876                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          123                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          122                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       138614                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          138614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       138614                       # number of overall hits
system.cpu2.dcache.overall_hits::total         138614                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2166                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2166                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          349                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2515                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2515                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2515                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2515                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    699634515                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    699634515                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    162873610                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    162873610                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    862508125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    862508125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    862508125                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    862508125                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        78904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        78904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        62225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        62225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       141129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       141129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       141129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       141129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027451                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005609                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 323007.624654                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 323007.624654                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 466686.561605                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 466686.561605                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 342945.576541                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 342945.576541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 342945.576541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 342945.576541                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          458                       # number of writebacks
system.cpu2.dcache.writebacks::total              458                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          308                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1605                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          869                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          910                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    260106275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    260106275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     17245167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     17245167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    277351442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    277351442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    277351442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    277351442                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006448                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006448                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006448                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006448                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 299316.772152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 299316.772152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 420613.829268                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 420613.829268                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               476.897135                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735279252                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1516039.694845                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    21.897135                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.035092                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.764258                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       118411                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         118411                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       118411                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          118411                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       118411                       # number of overall hits
system.cpu3.icache.overall_hits::total         118411                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.cpu3.icache.overall_misses::total           41                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     65685969                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     65685969                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     65685969                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     65685969                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     65685969                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     65685969                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       118452                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       118452                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       118452                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       118452                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       118452                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       118452                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000346                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000346                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000346                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1602096.804878                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1602096.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1602096.804878                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       274293                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 137146.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44087609                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44087609                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44087609                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1469586.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   346                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               106627103                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              177121.433555                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   126.779994                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   129.220006                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.495234                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.504766                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        92812                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          92812                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68227                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68227                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          179                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          167                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       161039                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          161039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       161039                       # number of overall hits
system.cpu3.dcache.overall_hits::total         161039                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          891                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            7                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          898                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          898                       # number of overall misses
system.cpu3.dcache.overall_misses::total          898                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    120496607                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    120496607                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       542777                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       542777                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    121039384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    121039384                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    121039384                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    121039384                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        93703                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        93703                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       161937                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       161937                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       161937                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       161937                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009509                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009509                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005545                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005545                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005545                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005545                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 135237.493827                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 135237.493827                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77539.571429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77539.571429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134787.732739                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134787.732739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134787.732739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134787.732739                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu3.dcache.writebacks::total               88                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          547                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          552                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45873902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45873902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       133376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       133376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46007278                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46007278                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46007278                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46007278                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002137                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002137                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 133354.366279                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 133354.366279                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        66688                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        66688                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132969.011561                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132969.011561                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132969.011561                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132969.011561                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.057163                       # Cycle average of tags in use
system.cpu4.icache.total_refs               627182442                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1163603.788497                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.057163                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019322                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862271                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       115901                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         115901                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       115901                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          115901                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       115901                       # number of overall hits
system.cpu4.icache.overall_hits::total         115901                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.cpu4.icache.overall_misses::total           13                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5929418                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5929418                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5929418                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5929418                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5929418                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5929418                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       115914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       115914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       115914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       115914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       115914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       115914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 456109.076923                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 456109.076923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 456109.076923                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5792918                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5792918                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5792918                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 445609.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   419                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               147683162                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   675                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              218789.869630                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   137.495184                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   118.504816                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.537091                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.462909                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       172665                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         172665                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        30107                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         30107                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           70                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           70                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       202772                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          202772                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       202772                       # number of overall hits
system.cpu4.dcache.overall_hits::total         202772                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1443                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1443                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1443                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1443                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1443                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1443                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    320823515                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    320823515                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    320823515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    320823515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    320823515                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    320823515                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       174108                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       174108                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        30107                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        30107                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       204215                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       204215                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       204215                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       204215                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008288                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008288                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.007066                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.007066                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.007066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.007066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 222330.918226                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 222330.918226                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 222330.918226                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 222330.918226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 222330.918226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 222330.918226                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           41                       # number of writebacks
system.cpu4.dcache.writebacks::total               41                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1024                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1024                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1024                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          419                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          419                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          419                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     72457401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     72457401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     72457401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     72457401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     72457401                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     72457401                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002052                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002052                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002052                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002052                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 172929.357995                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               476.901354                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735279433                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1516040.068041                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    21.901354                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.035098                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.764265                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118592                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118592                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118592                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118592                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118592                       # number of overall hits
system.cpu5.icache.overall_hits::total         118592                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     66121461                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     66121461                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     66121461                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     66121461                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     66121461                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     66121461                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118631                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118631                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118631                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118631                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1695422.076923                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1695422.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1695422.076923                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       314836                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       157418                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     44520609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     44520609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     44520609                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1484020.300000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   346                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               106627369                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              177121.875415                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   126.835542                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   129.164458                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.495451                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.504549                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        92962                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          92962                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        68343                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         68343                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          179                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          167                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       161305                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          161305                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       161305                       # number of overall hits
system.cpu5.dcache.overall_hits::total         161305                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          891                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          898                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          898                       # number of overall misses
system.cpu5.dcache.overall_misses::total          898                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    115762631                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    115762631                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       542905                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       542905                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    116305536                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    116305536                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    116305536                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    116305536                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        93853                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        93853                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        68350                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        68350                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       162203                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       162203                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       162203                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       162203                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009494                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009494                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005536                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005536                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005536                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005536                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 129924.389450                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 129924.389450                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77557.857143                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77557.857143                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129516.187082                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129516.187082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129516.187082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129516.187082                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu5.dcache.writebacks::total               88                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          547                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          552                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          552                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          344                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          346                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     44039960                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     44039960                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       133418                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       133418                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     44173378                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     44173378                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     44173378                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     44173378                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002133                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002133                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 128023.139535                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 128023.139535                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        66709                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        66709                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 127668.722543                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 127668.722543                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 127668.722543                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 127668.722543                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               556.191469                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750118599                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1346712.026930                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.191469                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021140                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891332                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       110767                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         110767                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       110767                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          110767                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       110767                       # number of overall hits
system.cpu6.icache.overall_hits::total         110767                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8849419                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8849419                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8849419                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8849419                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8849419                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8849419                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       110783                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       110783                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       110783                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       110783                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       110783                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       110783                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 553088.687500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 553088.687500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 553088.687500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 553088.687500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 553088.687500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 553088.687500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7647634                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7647634                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7647634                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7647634                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7647634                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7647634                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 546259.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 546259.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 546259.571429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 546259.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 546259.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 546259.571429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   703                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               281231270                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   959                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              293254.713243                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   100.636500                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   155.363500                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.393111                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.606889                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       280532                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         280532                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       152979                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        152979                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           77                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           74                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       433511                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          433511                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       433511                       # number of overall hits
system.cpu6.dcache.overall_hits::total         433511                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2533                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2533                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2533                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2533                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2533                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    637766329                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    637766329                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    637766329                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    637766329                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    637766329                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    637766329                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       283065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       283065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       152979                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       152979                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       436044                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       436044                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       436044                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       436044                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008948                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008948                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005809                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005809                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251782.996052                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251782.996052                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251782.996052                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251782.996052                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251782.996052                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251782.996052                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu6.dcache.writebacks::total              202                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1830                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1830                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1830                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1830                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1830                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1830                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          703                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          703                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          703                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          703                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          703                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    156333468                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    156333468                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    156333468                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    156333468                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    156333468                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    156333468                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002484                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001612                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001612                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001612                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001612                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 222380.466572                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 222380.466572                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 222380.466572                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 222380.466572                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 222380.466572                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 222380.466572                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.603836                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731810527                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496545.044990                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.603836                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021801                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783019                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       116861                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         116861                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       116861                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          116861                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       116861                       # number of overall hits
system.cpu7.icache.overall_hits::total         116861                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8421932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8421932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8421932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8421932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8421932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8421932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       116877                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       116877                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       116877                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       116877                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 526370.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 526370.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 526370.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 526370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 526370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 526370.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7084738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7084738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7084738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7084738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7084738                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7084738                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 506052.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 506052.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 506052.714286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 506052.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 506052.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 506052.714286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   383                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110536484                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172983.543036                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   142.146595                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   113.853405                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.555260                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.444740                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79057                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79057                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65969                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65969                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          158                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       145026                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          145026                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       145026                       # number of overall hits
system.cpu7.dcache.overall_hits::total         145026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1268                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1268                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    231753796                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    231753796                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    231753796                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    231753796                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    231753796                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    231753796                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182771.132492                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182771.132492                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182771.132492                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182771.132492                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182771.132492                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182771.132492                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu7.dcache.writebacks::total               95                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          383                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     53746632                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     53746632                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     53746632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     53746632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     53746632                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     53746632                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 140330.631854                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 140330.631854                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 140330.631854                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 140330.631854                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 140330.631854                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 140330.631854                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
