// Seed: 2804937659
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    output wand id_7,
    output supply0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wand id_14,
    input supply1 id_15,
    output supply1 id_16,
    output supply1 id_17
);
  assign id_16 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    output logic id_6
);
  wire id_8;
  wire id_9;
  wand id_10;
  assign id_10 = id_1 ? 1'b0 : 1;
  always #0 id_6 = #1 1;
  id_11(
      .id_0(id_6),
      .id_1({1, 1}),
      .id_2(),
      .id_3(id_10),
      .id_4(1),
      .id_5(1 != 1),
      .id_6(id_10),
      .id_7(1),
      .id_8(1),
      .id_9(id_2),
      .id_10(),
      .id_11(1),
      .id_12(),
      .id_13(1),
      .id_14(id_10),
      .id_15(1'd0),
      .id_16(1),
      .id_17(id_2),
      .id_18(id_0)
  ); module_0(
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_5,
      id_2,
      id_2,
      id_5,
      id_2,
      id_4,
      id_5,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  ); id_12(
      .id_0(1'b0 == 1'b0), .id_1(id_11), .id_2(1), .id_3(1), .id_4(id_11)
  );
endmodule
