Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eb3da05647f94dcbb8dccc026aa78ec5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'top' is not declared [C:/Users/pwnies/Downloads/tb_riscv_unit.sv:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pc_i' [C:/Users/pwnies/laba_6/laba_6.srcs/sources_1/new/riscv_core.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pc_o' [C:/Users/pwnies/laba_6/laba_6.srcs/sources_1/new/riscv_core.sv:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carry_i' [C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_riscv.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
