// Seed: 2644615000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_0 = id_4;
  tri  id_6 = (1), id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6, id_7, id_7
  );
endmodule
