$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ a_i $end
  $var wire  1 % b_i $end
  $var wire  1 # c_i $end
  $var wire  1 ' c_iplus1 $end
  $var wire  1 & s_i $end
  $scope module add_1bit_case $end
   $var wire  1 $ a_i $end
   $var wire  1 % b_i $end
   $var wire  1 # c_i $end
   $var wire  1 ' c_iplus1 $end
   $var wire  1 & s_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
#2
1%
1&
#3
1$
0%
#4
1%
0&
1'
#5
1#
0$
0%
1&
0'
#6
1%
0&
1'
#7
1$
0%
#8
1%
1&
#9
