# 1-x-3-Router-rtl-design
This Repository consists of the verilog code and test bench for the design of 1 x 3 router with output wave forms also.
