#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  1 11:15:35 2023
# Process ID: 21612
# Current directory: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20424 C:\projects\vivado20192\ZED_AD9361_Sean_2019_2_065\soc_prj\zed_9361\zed_9361.xpr
# Log file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/vivado.log
# Journal file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
File in use: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdma/FDMA.xml
File ignored: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
File in use: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdma/FDMA_rtl.xml
File ignored: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1049.934 ; gain = 352.730
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila0_dg'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'inst_qpsk_op/I'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/fir_compiler_0.dcp' for cell 'inst_qpsk_op/fir_compiler_I'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst_qpsk_op/instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.dcp' for cell 'm_top_receive/u_fifo3_I'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.dcp' for cell 'm_top_receive/u_fifo_I'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp' for cell 'm_top_receive/u_fir_I'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'm_top_receive/u_pll'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0.dcp' for cell 'system_i/design_1_i/ad9361_if_idelay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_0_0/design_1_axi_lite_0_0.dcp' for cell 'system_i/design_1_i/axi_lite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.dcp' for cell 'system_i/design_1_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'system_i/design_1_i/gpio_user_rstn'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'system_i/design_1_i/gpio_user_start'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'system_i/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'system_i/design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0.dcp' for cell 'system_i/design_1_i/uiFDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0.dcp' for cell 'system_i/design_1_i/uifdma_dbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1599.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila0_dg UUID: 4b59570e-b260-5c24-8662-ccd8156fb215 
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'system_i/design_1_i/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'system_i/design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila0_dg/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila0_dg/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila0_dg/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila0_dg/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_I/U0'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_I/U0'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_Q/U0'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_Q/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/Q__0/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/Q__0/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'm_top_receive/u_pll/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'm_top_receive/u_pll/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'm_top_receive/u_pll/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'm_top_receive/u_pll/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'm_top_receive/u_fir_I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'm_top_receive/u_fir_I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'm_top_receive/u_fir_Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'm_top_receive/u_fir_Q/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'm_top_receive/u_fifo_I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'm_top_receive/u_fifo_I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'm_top_receive/u_fifo_Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xdc] for cell 'm_top_receive/u_fifo_Q/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'm_top_receive/u_fifo3_I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'm_top_receive/u_fifo3_I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'm_top_receive/u_fifo3_Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'm_top_receive/u_fifo3_Q/U0'
Parsing XDC File [C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/fpga_pin.xdc]
Finished Parsing XDC File [C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/fpga_pin.xdc]
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/Q__0/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/Q__0/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2_clocks.xdc] for cell 'm_top_receive/u_fifo_I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2_clocks.xdc] for cell 'm_top_receive/u_fifo_I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2_clocks.xdc] for cell 'm_top_receive/u_fifo_Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2_clocks.xdc] for cell 'm_top_receive/u_fifo_Q/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'm_top_receive/u_fifo3_I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'm_top_receive/u_fifo3_I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'm_top_receive/u_fifo3_Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'm_top_receive/u_fifo3_Q/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2297.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 160 instances
  OBUFDS => OBUFDS: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2332.836 ; gain = 733.418
report_utilization -name utilization_1
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
import_files -fileset clk_wiz_0 C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci
export_ip_user_files -of_objects  [get_files  C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci] -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -force -quiet
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_0' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_1' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
import_files -fileset fir_compiler_0 C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/fir_compiler_0.xci
export_ip_user_files -of_objects  [get_files  C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/fir_compiler_0/ip/fir_compiler_0/fir_compiler_0.xci] -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 14:03:25 2023...
