|Arena_32bitDivider_withSegmentDisplay
Arena_segment1_A <= Arena_Seg1Decoder:inst1.Arena_segment1_A
Arena_Quotient_32bit[0] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[0]
Arena_Quotient_32bit[1] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[1]
Arena_Quotient_32bit[2] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[2]
Arena_Quotient_32bit[3] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[3]
Arena_Quotient_32bit[4] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[4]
Arena_Quotient_32bit[5] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[5]
Arena_Quotient_32bit[6] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[6]
Arena_Quotient_32bit[7] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[7]
Arena_Quotient_32bit[8] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[8]
Arena_Quotient_32bit[9] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[9]
Arena_Quotient_32bit[10] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[10]
Arena_Quotient_32bit[11] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[11]
Arena_Quotient_32bit[12] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[12]
Arena_Quotient_32bit[13] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[13]
Arena_Quotient_32bit[14] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[14]
Arena_Quotient_32bit[15] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[15]
Arena_Quotient_32bit[16] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[16]
Arena_Quotient_32bit[17] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[17]
Arena_Quotient_32bit[18] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[18]
Arena_Quotient_32bit[19] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[19]
Arena_Quotient_32bit[20] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[20]
Arena_Quotient_32bit[21] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[21]
Arena_Quotient_32bit[22] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[22]
Arena_Quotient_32bit[23] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[23]
Arena_Quotient_32bit[24] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[24]
Arena_Quotient_32bit[25] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[25]
Arena_Quotient_32bit[26] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[26]
Arena_Quotient_32bit[27] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[27]
Arena_Quotient_32bit[28] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[28]
Arena_Quotient_32bit[29] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[29]
Arena_Quotient_32bit[30] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[30]
Arena_Quotient_32bit[31] <= Arena_32bit_divider_usingVHDL:inst.Arena_Quotient_32bit[31]
Arena_startDivision => inst6[31].CLK
Arena_startDivision => inst6[30].CLK
Arena_startDivision => inst6[29].CLK
Arena_startDivision => inst6[28].CLK
Arena_startDivision => inst6[27].CLK
Arena_startDivision => inst6[26].CLK
Arena_startDivision => inst6[25].CLK
Arena_startDivision => inst6[24].CLK
Arena_startDivision => inst6[23].CLK
Arena_startDivision => inst6[22].CLK
Arena_startDivision => inst6[21].CLK
Arena_startDivision => inst6[20].CLK
Arena_startDivision => inst6[19].CLK
Arena_startDivision => inst6[18].CLK
Arena_startDivision => inst6[17].CLK
Arena_startDivision => inst6[16].CLK
Arena_startDivision => inst6[15].CLK
Arena_startDivision => inst6[14].CLK
Arena_startDivision => inst6[13].CLK
Arena_startDivision => inst6[12].CLK
Arena_startDivision => inst6[11].CLK
Arena_startDivision => inst6[10].CLK
Arena_startDivision => inst6[9].CLK
Arena_startDivision => inst6[8].CLK
Arena_startDivision => inst6[7].CLK
Arena_startDivision => inst6[6].CLK
Arena_startDivision => inst6[5].CLK
Arena_startDivision => inst6[4].CLK
Arena_startDivision => inst6[3].CLK
Arena_startDivision => inst6[2].CLK
Arena_startDivision => inst6[1].CLK
Arena_startDivision => inst6[0].CLK
Arena_startDivision => inst7[31].CLK
Arena_startDivision => inst7[30].CLK
Arena_startDivision => inst7[29].CLK
Arena_startDivision => inst7[28].CLK
Arena_startDivision => inst7[27].CLK
Arena_startDivision => inst7[26].CLK
Arena_startDivision => inst7[25].CLK
Arena_startDivision => inst7[24].CLK
Arena_startDivision => inst7[23].CLK
Arena_startDivision => inst7[22].CLK
Arena_startDivision => inst7[21].CLK
Arena_startDivision => inst7[20].CLK
Arena_startDivision => inst7[19].CLK
Arena_startDivision => inst7[18].CLK
Arena_startDivision => inst7[17].CLK
Arena_startDivision => inst7[16].CLK
Arena_startDivision => inst7[15].CLK
Arena_startDivision => inst7[14].CLK
Arena_startDivision => inst7[13].CLK
Arena_startDivision => inst7[12].CLK
Arena_startDivision => inst7[11].CLK
Arena_startDivision => inst7[10].CLK
Arena_startDivision => inst7[9].CLK
Arena_startDivision => inst7[8].CLK
Arena_startDivision => inst7[7].CLK
Arena_startDivision => inst7[6].CLK
Arena_startDivision => inst7[5].CLK
Arena_startDivision => inst7[4].CLK
Arena_startDivision => inst7[3].CLK
Arena_startDivision => inst7[2].CLK
Arena_startDivision => inst7[1].CLK
Arena_startDivision => inst7[0].CLK
Arena_button[0] => Arena_32bitInput_Divider:inst2.Arena_button[0]
Arena_button[1] => Arena_32bitInput_Divider:inst2.Arena_button[1]
Arena_button[2] => Arena_32bitInput_Divider:inst2.Arena_button[2]
Arena_button[3] => Arena_32bitInput_Divider:inst2.Arena_button[3]
Arena_octalBits[0] => Arena_32bitInput_Divider:inst2.Arena_octalBits[0]
Arena_octalBits[1] => Arena_32bitInput_Divider:inst2.Arena_octalBits[1]
Arena_octalBits[2] => Arena_32bitInput_Divider:inst2.Arena_octalBits[2]
Arena_octalBits[3] => Arena_32bitInput_Divider:inst2.Arena_octalBits[3]
Arena_octalBits[4] => Arena_32bitInput_Divider:inst2.Arena_octalBits[4]
Arena_octalBits[5] => Arena_32bitInput_Divider:inst2.Arena_octalBits[5]
Arena_octalBits[6] => Arena_32bitInput_Divider:inst2.Arena_octalBits[6]
Arena_octalBits[7] => Arena_32bitInput_Divider:inst2.Arena_octalBits[7]
Arena_octalBits[8] => Arena_32bitInput_Divider:inst2.Arena_octalBits[8]
Arena_octalBits[9] => Arena_32bitInput_Divider:inst2.Arena_octalBits[9]
Arena_octalBits[10] => Arena_32bitInput_Divider:inst2.Arena_octalBits[10]
Arena_octalBits[11] => Arena_32bitInput_Divider:inst2.Arena_octalBits[11]
Arena_octalBits[12] => Arena_32bitInput_Divider:inst2.Arena_octalBits[12]
Arena_octalBits[13] => Arena_32bitInput_Divider:inst2.Arena_octalBits[13]
Arena_octalBits[14] => Arena_32bitInput_Divider:inst2.Arena_octalBits[14]
Arena_octalBits[15] => Arena_32bitInput_Divider:inst2.Arena_octalBits[15]
Arena_segment1_B <= Arena_Seg1Decoder:inst1.Arena_segment1_B
Arena_segment1_C <= Arena_Seg1Decoder:inst1.Arena_segment1_C
Arena_segment1_D <= Arena_Seg1Decoder:inst1.Arena_segment1_D
Arena_segment1_E <= Arena_Seg1Decoder:inst1.Arena_segment1_E
Arena_segment1_F <= Arena_Seg1Decoder:inst1.Arena_segment1_F
Arena_segment1_G <= Arena_Seg1Decoder:inst1.Arena_segment1_G
Arena_segment2_A <= Arena_Seg2Decoder:inst3.Arena_segment2_A
Arena_segment2_B <= Arena_Seg2Decoder:inst3.Arena_segment2_B
Arena_segment2_C <= Arena_Seg2Decoder:inst3.Arena_segment2_C
Arena_segment2_D <= Arena_Seg2Decoder:inst3.Arena_segment2_D
Arena_segment2_E <= Arena_Seg2Decoder:inst3.Arena_segment2_E
Arena_segment2_F <= Arena_Seg2Decoder:inst3.Arena_segment2_F
Arena_segment2_G <= Arena_Seg2Decoder:inst3.Arena_segment2_G
Arena_segment3_A <= Arena_Seg3Decoder:inst4.Arena_segment3_A
Arena_segment3_C <= Arena_Seg3Decoder:inst4.Arena_segment3_C
Arena_segment3_D <= Arena_Seg3Decoder:inst4.Arena_segment3_D
Arena_segment3_E <= Arena_Seg3Decoder:inst4.Arena_segment3_E
Arena_segment3_F <= Arena_Seg3Decoder:inst4.Arena_segment3_F
Arena_segment3_G <= Arena_Seg3Decoder:inst4.Arena_segment3_G
Arena_segment3_B <= Arena_Seg3Decoder:inst4.Arena_segment3_B
Arena_segment4_A <= Arena_Seg4Decoder:inst5.Arena_segment4_A
Arena_segment4_B <= Arena_Seg4Decoder:inst5.Arena_segment4_B
Arena_segment4_C <= Arena_Seg4Decoder:inst5.Arena_segment4_C
Arena_segment4_D <= Arena_Seg4Decoder:inst5.Arena_segment4_D
Arena_segment4_E <= Arena_Seg4Decoder:inst5.Arena_segment4_E
Arena_segment4_F <= Arena_Seg4Decoder:inst5.Arena_segment4_F
Arena_segment4_G <= Arena_Seg4Decoder:inst5.Arena_segment4_G
Arena_segment5_A <= Arena_Seg5Decoder:inst19.Arena_segment5_A
Arena_segment5_B <= Arena_Seg5Decoder:inst19.Arena_segment5_B
Arena_segment5_C <= Arena_Seg5Decoder:inst19.Arena_segment5_C
Arena_segment5_D <= Arena_Seg5Decoder:inst19.Arena_segment5_D
Arena_segment5_E <= Arena_Seg5Decoder:inst19.Arena_segment5_E
Arena_segment5_F <= Arena_Seg5Decoder:inst19.Arena_segment5_F
Arena_segment5_G <= Arena_Seg5Decoder:inst19.Arena_segment5_G
Arena_segment6_A <= Arena_Seg6Decoder:inst22.Arena_segment6_A
Arena_segment6_B <= Arena_Seg6Decoder:inst22.Arena_segment6_B
Arena_segment6_C <= Arena_Seg6Decoder:inst22.Arena_segment6_C
Arena_segment6_D <= Arena_Seg6Decoder:inst22.Arena_segment6_D
Arena_segment6_E <= Arena_Seg6Decoder:inst22.Arena_segment6_E
Arena_segment6_F <= Arena_Seg6Decoder:inst22.Arena_segment6_F
Arena_segment6_G <= Arena_Seg6Decoder:inst22.Arena_segment6_G
Arena_segment7_A <= Arena_Seg7Decoder:inst30.Arena_segment7_A
Arena_segment7_B <= Arena_Seg7Decoder:inst30.Arena_segment7_B
Arena_segment7_C <= Arena_Seg7Decoder:inst30.Arena_segment7_C
Arena_segment7_D <= Arena_Seg7Decoder:inst30.Arena_segment7_D
Arena_segment7_E <= Arena_Seg7Decoder:inst30.Arena_segment7_E
Arena_segment7_F <= Arena_Seg7Decoder:inst30.Arena_segment7_F
Arena_segment7_G <= Arena_Seg7Decoder:inst30.Arena_segment7_G
Arena_segment8_A <= Arena_Seg8Decoder:inst38.Arena_segment8_A
Arena_segment8_B <= Arena_Seg8Decoder:inst38.Arena_segment8_B
Arena_segment8_C <= Arena_Seg8Decoder:inst38.Arena_segment8_C
Arena_segment8_D <= Arena_Seg8Decoder:inst38.Arena_segment8_D
Arena_segment8_E <= Arena_Seg8Decoder:inst38.Arena_segment8_E
Arena_segment8_F <= Arena_Seg8Decoder:inst38.Arena_segment8_F
Arena_segment8_G <= Arena_Seg8Decoder:inst38.Arena_segment8_G
Arena_Remainder_32bit[0] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[0]
Arena_Remainder_32bit[1] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[1]
Arena_Remainder_32bit[2] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[2]
Arena_Remainder_32bit[3] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[3]
Arena_Remainder_32bit[4] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[4]
Arena_Remainder_32bit[5] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[5]
Arena_Remainder_32bit[6] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[6]
Arena_Remainder_32bit[7] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[7]
Arena_Remainder_32bit[8] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[8]
Arena_Remainder_32bit[9] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[9]
Arena_Remainder_32bit[10] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[10]
Arena_Remainder_32bit[11] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[11]
Arena_Remainder_32bit[12] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[12]
Arena_Remainder_32bit[13] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[13]
Arena_Remainder_32bit[14] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[14]
Arena_Remainder_32bit[15] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[15]
Arena_Remainder_32bit[16] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[16]
Arena_Remainder_32bit[17] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[17]
Arena_Remainder_32bit[18] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[18]
Arena_Remainder_32bit[19] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[19]
Arena_Remainder_32bit[20] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[20]
Arena_Remainder_32bit[21] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[21]
Arena_Remainder_32bit[22] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[22]
Arena_Remainder_32bit[23] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[23]
Arena_Remainder_32bit[24] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[24]
Arena_Remainder_32bit[25] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[25]
Arena_Remainder_32bit[26] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[26]
Arena_Remainder_32bit[27] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[27]
Arena_Remainder_32bit[28] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[28]
Arena_Remainder_32bit[29] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[29]
Arena_Remainder_32bit[30] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[30]
Arena_Remainder_32bit[31] <= Arena_32bit_divider_usingVHDL:inst.Arena_Remainder_32bit[31]


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg1Decoder:inst1
Arena_hexDigit1[0] => Mux0.IN19
Arena_hexDigit1[0] => Mux1.IN19
Arena_hexDigit1[0] => Mux2.IN19
Arena_hexDigit1[0] => Mux3.IN19
Arena_hexDigit1[0] => Mux4.IN19
Arena_hexDigit1[0] => Mux5.IN19
Arena_hexDigit1[0] => Mux6.IN19
Arena_hexDigit1[1] => Mux0.IN18
Arena_hexDigit1[1] => Mux1.IN18
Arena_hexDigit1[1] => Mux2.IN18
Arena_hexDigit1[1] => Mux3.IN18
Arena_hexDigit1[1] => Mux4.IN18
Arena_hexDigit1[1] => Mux5.IN18
Arena_hexDigit1[1] => Mux6.IN18
Arena_hexDigit1[2] => Mux0.IN17
Arena_hexDigit1[2] => Mux1.IN17
Arena_hexDigit1[2] => Mux2.IN17
Arena_hexDigit1[2] => Mux3.IN17
Arena_hexDigit1[2] => Mux4.IN17
Arena_hexDigit1[2] => Mux5.IN17
Arena_hexDigit1[2] => Mux6.IN17
Arena_hexDigit1[3] => Mux0.IN16
Arena_hexDigit1[3] => Mux1.IN16
Arena_hexDigit1[3] => Mux2.IN16
Arena_hexDigit1[3] => Mux3.IN16
Arena_hexDigit1[3] => Mux4.IN16
Arena_hexDigit1[3] => Mux5.IN16
Arena_hexDigit1[3] => Mux6.IN16
Arena_segment1_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst
Arena_Dividend_32bit[0] => Arena_1bitDivider:FS992.Arena_M_fs
Arena_Dividend_32bit[1] => Arena_1bitDivider:FS960.Arena_M_fs
Arena_Dividend_32bit[2] => Arena_1bitDivider:FS928.Arena_M_fs
Arena_Dividend_32bit[3] => Arena_1bitDivider:FS896.Arena_M_fs
Arena_Dividend_32bit[4] => Arena_1bitDivider:FS864.Arena_M_fs
Arena_Dividend_32bit[5] => Arena_1bitDivider:FS832.Arena_M_fs
Arena_Dividend_32bit[6] => Arena_1bitDivider:FS800.Arena_M_fs
Arena_Dividend_32bit[7] => Arena_1bitDivider:FS768.Arena_M_fs
Arena_Dividend_32bit[8] => Arena_1bitDivider:FS736.Arena_M_fs
Arena_Dividend_32bit[9] => Arena_1bitDivider:FS704.Arena_M_fs
Arena_Dividend_32bit[10] => Arena_1bitDivider:FS672.Arena_M_fs
Arena_Dividend_32bit[11] => Arena_1bitDivider:FS640.Arena_M_fs
Arena_Dividend_32bit[12] => Arena_1bitDivider:FS608.Arena_M_fs
Arena_Dividend_32bit[13] => Arena_1bitDivider:FS576.Arena_M_fs
Arena_Dividend_32bit[14] => Arena_1bitDivider:FS544.Arena_M_fs
Arena_Dividend_32bit[15] => Arena_1bitDivider:FS512.Arena_M_fs
Arena_Dividend_32bit[16] => Arena_1bitDivider:FS480.Arena_M_fs
Arena_Dividend_32bit[17] => Arena_1bitDivider:FS448.Arena_M_fs
Arena_Dividend_32bit[18] => Arena_1bitDivider:FS416.Arena_M_fs
Arena_Dividend_32bit[19] => Arena_1bitDivider:FS384.Arena_M_fs
Arena_Dividend_32bit[20] => Arena_1bitDivider:FS352.Arena_M_fs
Arena_Dividend_32bit[21] => Arena_1bitDivider:FS320.Arena_M_fs
Arena_Dividend_32bit[22] => Arena_1bitDivider:FS288.Arena_M_fs
Arena_Dividend_32bit[23] => Arena_1bitDivider:FS256.Arena_M_fs
Arena_Dividend_32bit[24] => Arena_1bitDivider:FS224.Arena_M_fs
Arena_Dividend_32bit[25] => Arena_1bitDivider:FS192.Arena_M_fs
Arena_Dividend_32bit[26] => Arena_1bitDivider:FS160.Arena_M_fs
Arena_Dividend_32bit[27] => Arena_1bitDivider:FS128.Arena_M_fs
Arena_Dividend_32bit[28] => Arena_1bitDivider:FS96.Arena_M_fs
Arena_Dividend_32bit[29] => Arena_1bitDivider:FS64.Arena_M_fs
Arena_Dividend_32bit[30] => Arena_1bitDivider:FS32.Arena_M_fs
Arena_Dividend_32bit[31] => Arena_1bitDivider:FS0.Arena_M_fs
Arena_Divisor_32bit[0] => Arena_1bitDivider:FS0.Arena_S_fs
Arena_Divisor_32bit[1] => Arena_1bitDivider:GEN_FS_L0:1:FSX.Arena_S_fs
Arena_Divisor_32bit[2] => Arena_1bitDivider:GEN_FS_L0:2:FSX.Arena_S_fs
Arena_Divisor_32bit[3] => Arena_1bitDivider:GEN_FS_L0:3:FSX.Arena_S_fs
Arena_Divisor_32bit[4] => Arena_1bitDivider:GEN_FS_L0:4:FSX.Arena_S_fs
Arena_Divisor_32bit[5] => Arena_1bitDivider:GEN_FS_L0:5:FSX.Arena_S_fs
Arena_Divisor_32bit[6] => Arena_1bitDivider:GEN_FS_L0:6:FSX.Arena_S_fs
Arena_Divisor_32bit[7] => Arena_1bitDivider:GEN_FS_L0:7:FSX.Arena_S_fs
Arena_Divisor_32bit[8] => Arena_1bitDivider:GEN_FS_L0:8:FSX.Arena_S_fs
Arena_Divisor_32bit[9] => Arena_1bitDivider:GEN_FS_L0:9:FSX.Arena_S_fs
Arena_Divisor_32bit[10] => Arena_1bitDivider:GEN_FS_L0:10:FSX.Arena_S_fs
Arena_Divisor_32bit[11] => Arena_1bitDivider:GEN_FS_L0:11:FSX.Arena_S_fs
Arena_Divisor_32bit[12] => Arena_1bitDivider:GEN_FS_L0:12:FSX.Arena_S_fs
Arena_Divisor_32bit[13] => Arena_1bitDivider:GEN_FS_L0:13:FSX.Arena_S_fs
Arena_Divisor_32bit[14] => Arena_1bitDivider:GEN_FS_L0:14:FSX.Arena_S_fs
Arena_Divisor_32bit[15] => Arena_1bitDivider:GEN_FS_L0:15:FSX.Arena_S_fs
Arena_Divisor_32bit[16] => Arena_1bitDivider:GEN_FS_L0:16:FSX.Arena_S_fs
Arena_Divisor_32bit[17] => Arena_1bitDivider:GEN_FS_L0:17:FSX.Arena_S_fs
Arena_Divisor_32bit[18] => Arena_1bitDivider:GEN_FS_L0:18:FSX.Arena_S_fs
Arena_Divisor_32bit[19] => Arena_1bitDivider:GEN_FS_L0:19:FSX.Arena_S_fs
Arena_Divisor_32bit[20] => Arena_1bitDivider:GEN_FS_L0:20:FSX.Arena_S_fs
Arena_Divisor_32bit[21] => Arena_1bitDivider:GEN_FS_L0:21:FSX.Arena_S_fs
Arena_Divisor_32bit[22] => Arena_1bitDivider:GEN_FS_L0:22:FSX.Arena_S_fs
Arena_Divisor_32bit[23] => Arena_1bitDivider:GEN_FS_L0:23:FSX.Arena_S_fs
Arena_Divisor_32bit[24] => Arena_1bitDivider:GEN_FS_L0:24:FSX.Arena_S_fs
Arena_Divisor_32bit[25] => Arena_1bitDivider:GEN_FS_L0:25:FSX.Arena_S_fs
Arena_Divisor_32bit[26] => Arena_1bitDivider:GEN_FS_L0:26:FSX.Arena_S_fs
Arena_Divisor_32bit[27] => Arena_1bitDivider:GEN_FS_L0:27:FSX.Arena_S_fs
Arena_Divisor_32bit[28] => Arena_1bitDivider:GEN_FS_L0:28:FSX.Arena_S_fs
Arena_Divisor_32bit[29] => Arena_1bitDivider:GEN_FS_L0:29:FSX.Arena_S_fs
Arena_Divisor_32bit[30] => Arena_1bitDivider:GEN_FS_L0:30:FSX.Arena_S_fs
Arena_Divisor_32bit[31] => Arena_1bitDivider:FS31.Arena_S_fs
Arena_Quotient_32bit[0] <= Arena_1bitDivider:FS992.Arena_OKo
Arena_Quotient_32bit[1] <= Arena_1bitDivider:FS960.Arena_OKo
Arena_Quotient_32bit[2] <= Arena_1bitDivider:FS928.Arena_OKo
Arena_Quotient_32bit[3] <= Arena_1bitDivider:FS896.Arena_OKo
Arena_Quotient_32bit[4] <= Arena_1bitDivider:FS864.Arena_OKo
Arena_Quotient_32bit[5] <= Arena_1bitDivider:FS832.Arena_OKo
Arena_Quotient_32bit[6] <= Arena_1bitDivider:FS800.Arena_OKo
Arena_Quotient_32bit[7] <= Arena_1bitDivider:FS768.Arena_OKo
Arena_Quotient_32bit[8] <= Arena_1bitDivider:FS736.Arena_OKo
Arena_Quotient_32bit[9] <= Arena_1bitDivider:FS704.Arena_OKo
Arena_Quotient_32bit[10] <= Arena_1bitDivider:FS672.Arena_OKo
Arena_Quotient_32bit[11] <= Arena_1bitDivider:FS640.Arena_OKo
Arena_Quotient_32bit[12] <= Arena_1bitDivider:FS608.Arena_OKo
Arena_Quotient_32bit[13] <= Arena_1bitDivider:FS576.Arena_OKo
Arena_Quotient_32bit[14] <= Arena_1bitDivider:FS544.Arena_OKo
Arena_Quotient_32bit[15] <= Arena_1bitDivider:FS512.Arena_OKo
Arena_Quotient_32bit[16] <= Arena_1bitDivider:FS480.Arena_OKo
Arena_Quotient_32bit[17] <= Arena_1bitDivider:FS448.Arena_OKo
Arena_Quotient_32bit[18] <= Arena_1bitDivider:FS416.Arena_OKo
Arena_Quotient_32bit[19] <= Arena_1bitDivider:FS384.Arena_OKo
Arena_Quotient_32bit[20] <= Arena_1bitDivider:FS352.Arena_OKo
Arena_Quotient_32bit[21] <= Arena_1bitDivider:FS320.Arena_OKo
Arena_Quotient_32bit[22] <= Arena_1bitDivider:FS288.Arena_OKo
Arena_Quotient_32bit[23] <= Arena_1bitDivider:FS256.Arena_OKo
Arena_Quotient_32bit[24] <= Arena_1bitDivider:FS224.Arena_OKo
Arena_Quotient_32bit[25] <= Arena_1bitDivider:FS192.Arena_OKo
Arena_Quotient_32bit[26] <= Arena_1bitDivider:FS160.Arena_OKo
Arena_Quotient_32bit[27] <= Arena_1bitDivider:FS128.Arena_OKo
Arena_Quotient_32bit[28] <= Arena_1bitDivider:FS96.Arena_OKo
Arena_Quotient_32bit[29] <= Arena_1bitDivider:FS64.Arena_OKo
Arena_Quotient_32bit[30] <= Arena_1bitDivider:FS32.Arena_OKo
Arena_Quotient_32bit[31] <= Arena_1bitDivider:FS0.Arena_OKo
Arena_Remainder_32bit[0] <= Arena_1bitDivider:FS992.Arena_Difference_fs
Arena_Remainder_32bit[1] <= Arena_1bitDivider:GEN_FS_L31:1:FSX.Arena_Difference_fs
Arena_Remainder_32bit[2] <= Arena_1bitDivider:GEN_FS_L31:2:FSX.Arena_Difference_fs
Arena_Remainder_32bit[3] <= Arena_1bitDivider:GEN_FS_L31:3:FSX.Arena_Difference_fs
Arena_Remainder_32bit[4] <= Arena_1bitDivider:GEN_FS_L31:4:FSX.Arena_Difference_fs
Arena_Remainder_32bit[5] <= Arena_1bitDivider:GEN_FS_L31:5:FSX.Arena_Difference_fs
Arena_Remainder_32bit[6] <= Arena_1bitDivider:GEN_FS_L31:6:FSX.Arena_Difference_fs
Arena_Remainder_32bit[7] <= Arena_1bitDivider:GEN_FS_L31:7:FSX.Arena_Difference_fs
Arena_Remainder_32bit[8] <= Arena_1bitDivider:GEN_FS_L31:8:FSX.Arena_Difference_fs
Arena_Remainder_32bit[9] <= Arena_1bitDivider:GEN_FS_L31:9:FSX.Arena_Difference_fs
Arena_Remainder_32bit[10] <= Arena_1bitDivider:GEN_FS_L31:10:FSX.Arena_Difference_fs
Arena_Remainder_32bit[11] <= Arena_1bitDivider:GEN_FS_L31:11:FSX.Arena_Difference_fs
Arena_Remainder_32bit[12] <= Arena_1bitDivider:GEN_FS_L31:12:FSX.Arena_Difference_fs
Arena_Remainder_32bit[13] <= Arena_1bitDivider:GEN_FS_L31:13:FSX.Arena_Difference_fs
Arena_Remainder_32bit[14] <= Arena_1bitDivider:GEN_FS_L31:14:FSX.Arena_Difference_fs
Arena_Remainder_32bit[15] <= Arena_1bitDivider:GEN_FS_L31:15:FSX.Arena_Difference_fs
Arena_Remainder_32bit[16] <= Arena_1bitDivider:GEN_FS_L31:16:FSX.Arena_Difference_fs
Arena_Remainder_32bit[17] <= Arena_1bitDivider:GEN_FS_L31:17:FSX.Arena_Difference_fs
Arena_Remainder_32bit[18] <= Arena_1bitDivider:GEN_FS_L31:18:FSX.Arena_Difference_fs
Arena_Remainder_32bit[19] <= Arena_1bitDivider:GEN_FS_L31:19:FSX.Arena_Difference_fs
Arena_Remainder_32bit[20] <= Arena_1bitDivider:GEN_FS_L31:20:FSX.Arena_Difference_fs
Arena_Remainder_32bit[21] <= Arena_1bitDivider:GEN_FS_L31:21:FSX.Arena_Difference_fs
Arena_Remainder_32bit[22] <= Arena_1bitDivider:GEN_FS_L31:22:FSX.Arena_Difference_fs
Arena_Remainder_32bit[23] <= Arena_1bitDivider:GEN_FS_L31:23:FSX.Arena_Difference_fs
Arena_Remainder_32bit[24] <= Arena_1bitDivider:GEN_FS_L31:24:FSX.Arena_Difference_fs
Arena_Remainder_32bit[25] <= Arena_1bitDivider:GEN_FS_L31:25:FSX.Arena_Difference_fs
Arena_Remainder_32bit[26] <= Arena_1bitDivider:GEN_FS_L31:26:FSX.Arena_Difference_fs
Arena_Remainder_32bit[27] <= Arena_1bitDivider:GEN_FS_L31:27:FSX.Arena_Difference_fs
Arena_Remainder_32bit[28] <= Arena_1bitDivider:GEN_FS_L31:28:FSX.Arena_Difference_fs
Arena_Remainder_32bit[29] <= Arena_1bitDivider:GEN_FS_L31:29:FSX.Arena_Difference_fs
Arena_Remainder_32bit[30] <= Arena_1bitDivider:GEN_FS_L31:30:FSX.Arena_Difference_fs
Arena_Remainder_32bit[31] <= Arena_1bitDivider:FS1023.Arena_Difference_fs


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS0
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS0|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS0|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L0:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS31
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS31|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS31|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS32
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS32|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS32|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L1:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS63
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS63|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS63|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS64
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS64|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS64|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L2:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS95
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS95|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS95|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS96
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS96|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS96|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L3:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS127
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS127|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS127|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS128
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS128|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS128|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L4:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS159
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS159|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS159|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS160
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS160|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS160|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L5:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS191
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS191|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS191|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS192
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS192|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS192|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L6:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS223
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS223|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS223|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS224
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS224|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS224|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L7:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS255
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS255|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS255|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS256
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS256|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS256|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L8:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS287
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS287|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS287|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS288
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS288|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS288|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L9:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS319
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS319|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS319|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS320
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS320|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS320|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L10:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS351
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS351|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS351|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS352
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS352|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS352|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L11:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS383
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS383|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS383|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS384
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS384|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS384|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L12:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS415
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS415|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS415|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS416
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS416|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS416|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L13:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS447
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS447|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS447|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS448
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS448|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS448|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L14:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS479
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS479|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS479|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS480
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS480|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS480|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L15:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS511
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS511|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS511|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS512
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS512|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS512|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L16:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS543
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS543|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS543|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS544
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS544|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS544|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L17:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS575
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS575|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS575|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS576
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS576|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS576|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L18:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS607
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS607|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS607|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS608
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS608|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS608|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L19:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS639
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS639|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS639|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS640
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS640|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS640|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L20:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS671
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS671|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS671|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS672
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS672|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS672|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L21:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS703
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS703|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS703|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS704
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS704|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS704|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L22:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS735
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS735|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS735|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS736
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS736|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS736|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L23:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS767
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS767|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS767|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS768
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS768|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS768|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L24:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS799
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS799|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS799|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS800
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS800|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS800|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L25:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS831
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS831|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS831|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS832
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS832|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS832|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L26:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS863
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS863|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS863|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS864
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS864|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS864|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L27:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS895
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS895|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS895|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS896
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS896|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS896|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L28:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS927
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS927|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS927|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS928
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS928|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS928|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L29:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS959
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS959|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS959|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS960
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS960|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS960|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L30:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS991
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS991|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS991|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS992
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS992|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS992|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:1:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:1:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:1:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:2:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:2:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:2:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:3:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:3:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:3:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:4:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:4:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:4:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:5:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:5:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:5:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:6:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:6:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:6:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:7:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:7:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:7:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:8:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:8:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:8:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:9:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:9:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:9:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:10:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:10:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:10:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:11:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:11:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:11:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:12:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:12:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:12:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:13:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:13:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:13:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:14:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:14:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:14:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:15:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:15:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:15:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:16:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:16:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:16:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:17:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:17:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:17:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:18:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:18:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:18:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:19:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:19:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:19:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:20:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:20:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:20:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:21:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:21:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:21:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:22:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:22:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:22:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:23:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:23:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:23:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:24:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:24:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:24:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:25:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:25:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:25:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:26:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:26:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:26:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:27:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:27:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:27:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:28:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:28:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:28:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:29:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:29:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:29:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:30:FSX
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:30:FSX|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:\GEN_FS_L31:30:FSX|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS1023
Arena_Bout_fs <= Arena_fullSubtractor:inst.Arena_Bout_fs
Arena_S_fs => Arena_fullSubtractor:inst.Arena_S_fs
Arena_S_fs => Arena_So_fs.DATAIN
Arena_M_fs => Arena_fullSubtractor:inst.Arena_M_fs
Arena_M_fs => 21mux:inst1.B
Arena_Bin_fs => Arena_fullSubtractor:inst.Arena_Bin_fs
Arena_Difference_fs <= 21mux:inst1.Y
Arena_OKi => 21mux:inst1.S
Arena_OKi => Arena_OKo.DATAIN
Arena_OKo <= Arena_OKi.DB_MAX_OUTPUT_PORT_TYPE
Arena_So_fs <= Arena_S_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS1023|Arena_fullSubtractor:inst
Arena_S_fs => Arena_Difference_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_S_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Difference_fs.IN1
Arena_M_fs => Arena_Bout_fs.IN0
Arena_M_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Difference_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Bin_fs => Arena_Bout_fs.IN1
Arena_Difference_fs <= Arena_Difference_fs.DB_MAX_OUTPUT_PORT_TYPE
Arena_Bout_fs <= Arena_Bout_fs.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_32bit_divider_usingVHDL:inst|Arena_1bitDivider:FS1023|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Arena_32bitDivider_withSegmentDisplay|Arena_32bitInput_Divider:inst2
Arena_button[0] => Arena_octet0[0]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[1]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[2]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[3]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[4]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[5]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[6]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[7]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[8]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[9]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[10]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[11]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[12]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[13]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[14]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[15]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[0]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[1]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[2]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[3]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[4]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[5]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[6]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[7]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[8]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[9]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[10]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[11]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[12]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[13]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[14]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[15]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[0]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[1]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[2]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[3]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[4]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[5]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[6]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[7]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[8]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[9]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[10]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[11]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[12]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[13]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[14]$latch.LATCH_ENABLE
Arena_button[2] => Arena_octet2[15]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[0]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[1]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[2]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[3]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[4]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[5]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[6]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[7]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[8]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[9]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[10]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[11]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[12]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[13]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[14]$latch.LATCH_ENABLE
Arena_button[3] => Arena_octet3[15]$latch.LATCH_ENABLE
Arena_octalBits[0] => Arena_octet3[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet2[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet1[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet0[0]$latch.DATAIN
Arena_octalBits[1] => Arena_octet3[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet2[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet1[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet0[1]$latch.DATAIN
Arena_octalBits[2] => Arena_octet3[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet2[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet1[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet0[2]$latch.DATAIN
Arena_octalBits[3] => Arena_octet3[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet2[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet1[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet0[3]$latch.DATAIN
Arena_octalBits[4] => Arena_octet3[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet2[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet1[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet0[4]$latch.DATAIN
Arena_octalBits[5] => Arena_octet3[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet2[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet1[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet0[5]$latch.DATAIN
Arena_octalBits[6] => Arena_octet3[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet2[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet1[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet0[6]$latch.DATAIN
Arena_octalBits[7] => Arena_octet3[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet2[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet1[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet0[7]$latch.DATAIN
Arena_octalBits[8] => Arena_octet3[8]$latch.DATAIN
Arena_octalBits[8] => Arena_octet2[8]$latch.DATAIN
Arena_octalBits[8] => Arena_octet1[8]$latch.DATAIN
Arena_octalBits[8] => Arena_octet0[8]$latch.DATAIN
Arena_octalBits[9] => Arena_octet3[9]$latch.DATAIN
Arena_octalBits[9] => Arena_octet2[9]$latch.DATAIN
Arena_octalBits[9] => Arena_octet1[9]$latch.DATAIN
Arena_octalBits[9] => Arena_octet0[9]$latch.DATAIN
Arena_octalBits[10] => Arena_octet3[10]$latch.DATAIN
Arena_octalBits[10] => Arena_octet2[10]$latch.DATAIN
Arena_octalBits[10] => Arena_octet1[10]$latch.DATAIN
Arena_octalBits[10] => Arena_octet0[10]$latch.DATAIN
Arena_octalBits[11] => Arena_octet3[11]$latch.DATAIN
Arena_octalBits[11] => Arena_octet2[11]$latch.DATAIN
Arena_octalBits[11] => Arena_octet1[11]$latch.DATAIN
Arena_octalBits[11] => Arena_octet0[11]$latch.DATAIN
Arena_octalBits[12] => Arena_octet3[12]$latch.DATAIN
Arena_octalBits[12] => Arena_octet2[12]$latch.DATAIN
Arena_octalBits[12] => Arena_octet1[12]$latch.DATAIN
Arena_octalBits[12] => Arena_octet0[12]$latch.DATAIN
Arena_octalBits[13] => Arena_octet3[13]$latch.DATAIN
Arena_octalBits[13] => Arena_octet2[13]$latch.DATAIN
Arena_octalBits[13] => Arena_octet1[13]$latch.DATAIN
Arena_octalBits[13] => Arena_octet0[13]$latch.DATAIN
Arena_octalBits[14] => Arena_octet3[14]$latch.DATAIN
Arena_octalBits[14] => Arena_octet2[14]$latch.DATAIN
Arena_octalBits[14] => Arena_octet1[14]$latch.DATAIN
Arena_octalBits[14] => Arena_octet0[14]$latch.DATAIN
Arena_octalBits[15] => Arena_octet3[15]$latch.DATAIN
Arena_octalBits[15] => Arena_octet2[15]$latch.DATAIN
Arena_octalBits[15] => Arena_octet1[15]$latch.DATAIN
Arena_octalBits[15] => Arena_octet0[15]$latch.DATAIN
Arena_octet0[0] <= Arena_octet0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[1] <= Arena_octet0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[2] <= Arena_octet0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[3] <= Arena_octet0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[4] <= Arena_octet0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[5] <= Arena_octet0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[6] <= Arena_octet0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[7] <= Arena_octet0[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[8] <= Arena_octet0[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[9] <= Arena_octet0[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[10] <= Arena_octet0[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[11] <= Arena_octet0[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[12] <= Arena_octet0[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[13] <= Arena_octet0[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[14] <= Arena_octet0[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[15] <= Arena_octet0[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[0] <= Arena_octet1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[1] <= Arena_octet1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[2] <= Arena_octet1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[3] <= Arena_octet1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[4] <= Arena_octet1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[5] <= Arena_octet1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[6] <= Arena_octet1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[7] <= Arena_octet1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[8] <= Arena_octet1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[9] <= Arena_octet1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[10] <= Arena_octet1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[11] <= Arena_octet1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[12] <= Arena_octet1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[13] <= Arena_octet1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[14] <= Arena_octet1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[15] <= Arena_octet1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[0] <= Arena_octet2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[1] <= Arena_octet2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[2] <= Arena_octet2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[3] <= Arena_octet2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[4] <= Arena_octet2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[5] <= Arena_octet2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[6] <= Arena_octet2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[7] <= Arena_octet2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[8] <= Arena_octet2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[9] <= Arena_octet2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[10] <= Arena_octet2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[11] <= Arena_octet2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[12] <= Arena_octet2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[13] <= Arena_octet2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[14] <= Arena_octet2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet2[15] <= Arena_octet2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[0] <= Arena_octet3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[1] <= Arena_octet3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[2] <= Arena_octet3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[3] <= Arena_octet3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[4] <= Arena_octet3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[5] <= Arena_octet3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[6] <= Arena_octet3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[7] <= Arena_octet3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[8] <= Arena_octet3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[9] <= Arena_octet3[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[10] <= Arena_octet3[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[11] <= Arena_octet3[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[12] <= Arena_octet3[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[13] <= Arena_octet3[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[14] <= Arena_octet3[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet3[15] <= Arena_octet3[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[0] <= Arena_octet0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[1] <= Arena_octet0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[2] <= Arena_octet0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[3] <= Arena_octet0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[4] <= Arena_octet0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[5] <= Arena_octet0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[6] <= Arena_octet0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[7] <= Arena_octet0[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[8] <= Arena_octet0[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[9] <= Arena_octet0[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[10] <= Arena_octet0[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[11] <= Arena_octet0[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[12] <= Arena_octet0[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[13] <= Arena_octet0[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[14] <= Arena_octet0[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[15] <= Arena_octet0[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[16] <= Arena_octet1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[17] <= Arena_octet1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[18] <= Arena_octet1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[19] <= Arena_octet1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[20] <= Arena_octet1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[21] <= Arena_octet1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[22] <= Arena_octet1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[23] <= Arena_octet1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[24] <= Arena_octet1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[25] <= Arena_octet1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[26] <= Arena_octet1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[27] <= Arena_octet1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[28] <= Arena_octet1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[29] <= Arena_octet1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[30] <= Arena_octet1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_Zero[31] <= Arena_octet1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[0] <= Arena_octet2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[1] <= Arena_octet2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[2] <= Arena_octet2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[3] <= Arena_octet2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[4] <= Arena_octet2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[5] <= Arena_octet2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[6] <= Arena_octet2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[7] <= Arena_octet2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[8] <= Arena_octet2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[9] <= Arena_octet2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[10] <= Arena_octet2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[11] <= Arena_octet2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[12] <= Arena_octet2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[13] <= Arena_octet2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[14] <= Arena_octet2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[15] <= Arena_octet2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[16] <= Arena_octet3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[17] <= Arena_octet3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[18] <= Arena_octet3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[19] <= Arena_octet3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[20] <= Arena_octet3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[21] <= Arena_octet3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[22] <= Arena_octet3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[23] <= Arena_octet3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[24] <= Arena_octet3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[25] <= Arena_octet3[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[26] <= Arena_octet3[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[27] <= Arena_octet3[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[28] <= Arena_octet3[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[29] <= Arena_octet3[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[30] <= Arena_octet3[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput_One[31] <= Arena_octet3[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg2Decoder:inst3
Arena_hexDigit2[0] => Mux0.IN19
Arena_hexDigit2[0] => Mux1.IN19
Arena_hexDigit2[0] => Mux2.IN19
Arena_hexDigit2[0] => Mux3.IN19
Arena_hexDigit2[0] => Mux4.IN19
Arena_hexDigit2[0] => Mux5.IN19
Arena_hexDigit2[0] => Mux6.IN19
Arena_hexDigit2[1] => Mux0.IN18
Arena_hexDigit2[1] => Mux1.IN18
Arena_hexDigit2[1] => Mux2.IN18
Arena_hexDigit2[1] => Mux3.IN18
Arena_hexDigit2[1] => Mux4.IN18
Arena_hexDigit2[1] => Mux5.IN18
Arena_hexDigit2[1] => Mux6.IN18
Arena_hexDigit2[2] => Mux0.IN17
Arena_hexDigit2[2] => Mux1.IN17
Arena_hexDigit2[2] => Mux2.IN17
Arena_hexDigit2[2] => Mux3.IN17
Arena_hexDigit2[2] => Mux4.IN17
Arena_hexDigit2[2] => Mux5.IN17
Arena_hexDigit2[2] => Mux6.IN17
Arena_hexDigit2[3] => Mux0.IN16
Arena_hexDigit2[3] => Mux1.IN16
Arena_hexDigit2[3] => Mux2.IN16
Arena_hexDigit2[3] => Mux3.IN16
Arena_hexDigit2[3] => Mux4.IN16
Arena_hexDigit2[3] => Mux5.IN16
Arena_hexDigit2[3] => Mux6.IN16
Arena_segment2_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg3Decoder:inst4
Arena_hexDigit3[0] => Mux0.IN19
Arena_hexDigit3[0] => Mux1.IN19
Arena_hexDigit3[0] => Mux2.IN19
Arena_hexDigit3[0] => Mux3.IN19
Arena_hexDigit3[0] => Mux4.IN19
Arena_hexDigit3[0] => Mux5.IN19
Arena_hexDigit3[0] => Mux6.IN19
Arena_hexDigit3[1] => Mux0.IN18
Arena_hexDigit3[1] => Mux1.IN18
Arena_hexDigit3[1] => Mux2.IN18
Arena_hexDigit3[1] => Mux3.IN18
Arena_hexDigit3[1] => Mux4.IN18
Arena_hexDigit3[1] => Mux5.IN18
Arena_hexDigit3[1] => Mux6.IN18
Arena_hexDigit3[2] => Mux0.IN17
Arena_hexDigit3[2] => Mux1.IN17
Arena_hexDigit3[2] => Mux2.IN17
Arena_hexDigit3[2] => Mux3.IN17
Arena_hexDigit3[2] => Mux4.IN17
Arena_hexDigit3[2] => Mux5.IN17
Arena_hexDigit3[2] => Mux6.IN17
Arena_hexDigit3[3] => Mux0.IN16
Arena_hexDigit3[3] => Mux1.IN16
Arena_hexDigit3[3] => Mux2.IN16
Arena_hexDigit3[3] => Mux3.IN16
Arena_hexDigit3[3] => Mux4.IN16
Arena_hexDigit3[3] => Mux5.IN16
Arena_hexDigit3[3] => Mux6.IN16
Arena_segment3_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg4Decoder:inst5
Arena_hexDigit4[0] => Mux0.IN19
Arena_hexDigit4[0] => Mux1.IN19
Arena_hexDigit4[0] => Mux2.IN19
Arena_hexDigit4[0] => Mux3.IN19
Arena_hexDigit4[0] => Mux4.IN19
Arena_hexDigit4[0] => Mux5.IN19
Arena_hexDigit4[0] => Mux6.IN19
Arena_hexDigit4[1] => Mux0.IN18
Arena_hexDigit4[1] => Mux1.IN18
Arena_hexDigit4[1] => Mux2.IN18
Arena_hexDigit4[1] => Mux3.IN18
Arena_hexDigit4[1] => Mux4.IN18
Arena_hexDigit4[1] => Mux5.IN18
Arena_hexDigit4[1] => Mux6.IN18
Arena_hexDigit4[2] => Mux0.IN17
Arena_hexDigit4[2] => Mux1.IN17
Arena_hexDigit4[2] => Mux2.IN17
Arena_hexDigit4[2] => Mux3.IN17
Arena_hexDigit4[2] => Mux4.IN17
Arena_hexDigit4[2] => Mux5.IN17
Arena_hexDigit4[2] => Mux6.IN17
Arena_hexDigit4[3] => Mux0.IN16
Arena_hexDigit4[3] => Mux1.IN16
Arena_hexDigit4[3] => Mux2.IN16
Arena_hexDigit4[3] => Mux3.IN16
Arena_hexDigit4[3] => Mux4.IN16
Arena_hexDigit4[3] => Mux5.IN16
Arena_hexDigit4[3] => Mux6.IN16
Arena_segment4_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg5Decoder:inst19
Arena_hexDigit5[0] => Mux0.IN19
Arena_hexDigit5[0] => Mux1.IN19
Arena_hexDigit5[0] => Mux2.IN19
Arena_hexDigit5[0] => Mux3.IN19
Arena_hexDigit5[0] => Mux4.IN19
Arena_hexDigit5[0] => Mux5.IN19
Arena_hexDigit5[0] => Mux6.IN19
Arena_hexDigit5[1] => Mux0.IN18
Arena_hexDigit5[1] => Mux1.IN18
Arena_hexDigit5[1] => Mux2.IN18
Arena_hexDigit5[1] => Mux3.IN18
Arena_hexDigit5[1] => Mux4.IN18
Arena_hexDigit5[1] => Mux5.IN18
Arena_hexDigit5[1] => Mux6.IN18
Arena_hexDigit5[2] => Mux0.IN17
Arena_hexDigit5[2] => Mux1.IN17
Arena_hexDigit5[2] => Mux2.IN17
Arena_hexDigit5[2] => Mux3.IN17
Arena_hexDigit5[2] => Mux4.IN17
Arena_hexDigit5[2] => Mux5.IN17
Arena_hexDigit5[2] => Mux6.IN17
Arena_hexDigit5[3] => Mux0.IN16
Arena_hexDigit5[3] => Mux1.IN16
Arena_hexDigit5[3] => Mux2.IN16
Arena_hexDigit5[3] => Mux3.IN16
Arena_hexDigit5[3] => Mux4.IN16
Arena_hexDigit5[3] => Mux5.IN16
Arena_hexDigit5[3] => Mux6.IN16
Arena_segment5_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg6Decoder:inst22
Arena_hexDigit6[0] => Mux0.IN19
Arena_hexDigit6[0] => Mux1.IN19
Arena_hexDigit6[0] => Mux2.IN19
Arena_hexDigit6[0] => Mux3.IN19
Arena_hexDigit6[0] => Mux4.IN19
Arena_hexDigit6[0] => Mux5.IN19
Arena_hexDigit6[0] => Mux6.IN19
Arena_hexDigit6[1] => Mux0.IN18
Arena_hexDigit6[1] => Mux1.IN18
Arena_hexDigit6[1] => Mux2.IN18
Arena_hexDigit6[1] => Mux3.IN18
Arena_hexDigit6[1] => Mux4.IN18
Arena_hexDigit6[1] => Mux5.IN18
Arena_hexDigit6[1] => Mux6.IN18
Arena_hexDigit6[2] => Mux0.IN17
Arena_hexDigit6[2] => Mux1.IN17
Arena_hexDigit6[2] => Mux2.IN17
Arena_hexDigit6[2] => Mux3.IN17
Arena_hexDigit6[2] => Mux4.IN17
Arena_hexDigit6[2] => Mux5.IN17
Arena_hexDigit6[2] => Mux6.IN17
Arena_hexDigit6[3] => Mux0.IN16
Arena_hexDigit6[3] => Mux1.IN16
Arena_hexDigit6[3] => Mux2.IN16
Arena_hexDigit6[3] => Mux3.IN16
Arena_hexDigit6[3] => Mux4.IN16
Arena_hexDigit6[3] => Mux5.IN16
Arena_hexDigit6[3] => Mux6.IN16
Arena_segment6_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg7Decoder:inst30
Arena_hexDigit7[0] => Mux0.IN19
Arena_hexDigit7[0] => Mux1.IN19
Arena_hexDigit7[0] => Mux2.IN19
Arena_hexDigit7[0] => Mux3.IN19
Arena_hexDigit7[0] => Mux4.IN19
Arena_hexDigit7[0] => Mux5.IN19
Arena_hexDigit7[0] => Mux6.IN19
Arena_hexDigit7[1] => Mux0.IN18
Arena_hexDigit7[1] => Mux1.IN18
Arena_hexDigit7[1] => Mux2.IN18
Arena_hexDigit7[1] => Mux3.IN18
Arena_hexDigit7[1] => Mux4.IN18
Arena_hexDigit7[1] => Mux5.IN18
Arena_hexDigit7[1] => Mux6.IN18
Arena_hexDigit7[2] => Mux0.IN17
Arena_hexDigit7[2] => Mux1.IN17
Arena_hexDigit7[2] => Mux2.IN17
Arena_hexDigit7[2] => Mux3.IN17
Arena_hexDigit7[2] => Mux4.IN17
Arena_hexDigit7[2] => Mux5.IN17
Arena_hexDigit7[2] => Mux6.IN17
Arena_hexDigit7[3] => Mux0.IN16
Arena_hexDigit7[3] => Mux1.IN16
Arena_hexDigit7[3] => Mux2.IN16
Arena_hexDigit7[3] => Mux3.IN16
Arena_hexDigit7[3] => Mux4.IN16
Arena_hexDigit7[3] => Mux5.IN16
Arena_hexDigit7[3] => Mux6.IN16
Arena_segment7_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_32bitDivider_withSegmentDisplay|Arena_Seg8Decoder:inst38
Arena_hexDigit8[0] => Mux0.IN19
Arena_hexDigit8[0] => Mux1.IN19
Arena_hexDigit8[0] => Mux2.IN19
Arena_hexDigit8[0] => Mux3.IN19
Arena_hexDigit8[0] => Mux4.IN19
Arena_hexDigit8[0] => Mux5.IN19
Arena_hexDigit8[0] => Mux6.IN19
Arena_hexDigit8[1] => Mux0.IN18
Arena_hexDigit8[1] => Mux1.IN18
Arena_hexDigit8[1] => Mux2.IN18
Arena_hexDigit8[1] => Mux3.IN18
Arena_hexDigit8[1] => Mux4.IN18
Arena_hexDigit8[1] => Mux5.IN18
Arena_hexDigit8[1] => Mux6.IN18
Arena_hexDigit8[2] => Mux0.IN17
Arena_hexDigit8[2] => Mux1.IN17
Arena_hexDigit8[2] => Mux2.IN17
Arena_hexDigit8[2] => Mux3.IN17
Arena_hexDigit8[2] => Mux4.IN17
Arena_hexDigit8[2] => Mux5.IN17
Arena_hexDigit8[2] => Mux6.IN17
Arena_hexDigit8[3] => Mux0.IN16
Arena_hexDigit8[3] => Mux1.IN16
Arena_hexDigit8[3] => Mux2.IN16
Arena_hexDigit8[3] => Mux3.IN16
Arena_hexDigit8[3] => Mux4.IN16
Arena_hexDigit8[3] => Mux5.IN16
Arena_hexDigit8[3] => Mux6.IN16
Arena_segment8_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


