 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 05:41:59 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U36/Y (AO22X1M)
                                                          0.31       2.25 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (SDFFRQX1M)
                                                          0.00       2.25 f
  data arrival time                                                  2.25

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                       97.26


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U24/Y (OAI2BB1X2M)
                                                          0.20       2.15 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (SDFFRQX1M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U34/Y (OAI2BB1X2M)
                                                          0.20       2.15 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (SDFFRQX1M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U32/Y (OAI2BB1X2M)
                                                          0.20       2.15 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (SDFFRQX1M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U26/Y (OAI2BB1X2M)
                                                          0.20       2.15 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (SDFFRQX1M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U22/Y (OAI2BB1X2M)
                                                          0.20       2.15 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (SDFFRQX1M)
                                                          0.00       2.15 f
  data arrival time                                                  2.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                       97.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U30/Y (OAI2BB1X2M)
                                                          0.19       2.13 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.13 f
  data arrival time                                                  2.13

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                       97.38


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.15       1.23 r
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Ser_En (Serializer_test_1)
                                                          0.00       1.23 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.48       1.72 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23       1.95 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U28/Y (OAI2BB1X2M)
                                                          0.19       2.13 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (SDFFRQX1M)
                                                          0.00       2.13 f
  data arrival time                                                  2.13

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                       97.38


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.32       1.00 f
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.16       1.16 r
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.10       1.26 f
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U9/Y (INVX2M)
                                                          0.18       1.44 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U11/Y (NOR2X2M)
                                                          0.08       1.51 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                       98.00


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.32       1.00 f
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.16       1.16 r
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.10       1.26 f
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U9/Y (INVX2M)
                                                          0.18       1.44 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U12/Y (NOR2X2M)
                                                          0.08       1.51 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.23      99.52
  data required time                                                99.52
  --------------------------------------------------------------------------
  data required time                                                99.52
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.32       1.00 f
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.16       1.16 r
  u_UART_TX_Top1/u_FSM/U10/Y (INVX2M)                     0.10       1.26 f
  u_UART_TX_Top1/u_FSM/Ser_En (FSM_test_1)                0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/Ser_En (Serializer_Top_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Ser_En (Counter_test_1)
                                                          0.00       1.26 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U9/Y (INVX2M)
                                                          0.18       1.44 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U14/Y (NOR2X2M)
                                                          0.08       1.51 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.23      99.52
  data required time                                                99.52
  --------------------------------------------------------------------------
  data required time                                                99.52
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U10/Y (NAND2X2M)
                                                          0.18       0.68 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U16/Y (NOR2BX2M)
                                                          0.17       0.85 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter_test_1)
                                                          0.00       0.85 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top_test_1)
                                                          0.00       0.85 r
  u_UART_TX_Top1/u_FSM/Ser_done (FSM_test_1)              0.00       0.85 r
  u_UART_TX_Top1/u_FSM/U16/Y (AND2X2M)                    0.18       1.03 r
  u_UART_TX_Top1/u_FSM/U14/Y (OAI2BB2X1M)                 0.13       1.16 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                       98.35


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U10/Y (NAND2X2M)
                                                          0.18       0.68 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/U16/Y (NOR2BX2M)
                                                          0.17       0.85 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Finish (Counter_test_1)
                                                          0.00       0.85 r
  u_UART_TX_Top1/u_Serializer_Top/Ser_Done (Serializer_Top_test_1)
                                                          0.00       0.85 r
  u_UART_TX_Top1/u_FSM/Ser_done (FSM_test_1)              0.00       0.85 r
  u_UART_TX_Top1/u_FSM/U16/Y (AND2X2M)                    0.18       1.03 r
  u_UART_TX_Top1/u_FSM/U15/Y (AOI2B1X1M)                  0.12       1.15 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                       98.36


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.20       0.57 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                       98.87


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  u_UART_TX_Top1/u_FSM/Mux_Sel[1] (FSM_test_1)            0.00       0.48 f
  u_UART_TX_Top1/u_Parity_Unit/test_si (Parity_Unit_test_1)
                                                          0.00       0.48 f
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/SI (SDFFQX1M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.38      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.89


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/QN (SDFFSX1M)             0.35       0.35 r
  u_RX1/u_RX_FSM/U8/Y (INVXLM)                            0.18       0.53 f
  u_RX1/u_RX_FSM/test_so (RX_FSM_test_1)                  0.00       0.53 f
  u_RX1/test_so (RX_test_1)                               0.00       0.53 f
  u_UART_TX_Top1/test_si (UART_TX_Top_test_1)             0.00       0.53 f
  u_UART_TX_Top1/u_FSM/test_si (FSM_test_1)               0.00       0.53 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                       98.91


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/Q (SDFFRQX1M)
                                                          0.44       0.44 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.33      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.98


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                       99.04


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter[2] (Counter_test_1)
                                                          0.00       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Counter[2] (Serializer_test_1)
                                                          0.00       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/Q (SDFFRQX1M)
                                                          0.39       0.39 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/SI (SDFFRQX1M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.05


  Startpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: CLK1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/Q (SDFFQX1M)
                                                          0.34       0.34 f
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit (Parity_Unit_test_1)
                                                          0.00       0.34 f
  u_UART_TX_Top1/u_Serializer_Top/test_si (Serializer_Top_test_1)
                                                          0.00       0.34 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/test_si (Counter_test_1)
                                                          0.00       0.34 f
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.11


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25      22.39 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14      22.53 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      22.53 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      22.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR2X2M)
                                                          0.09      22.93 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (SDFFRQX1M)
                                                          0.00      22.93 f
  data arrival time                                                 22.93

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -22.93
  --------------------------------------------------------------------------
  slack (MET)                                                       76.59


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25      22.39 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14      22.53 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      22.53 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      22.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NOR2X2M)
                                                          0.09      22.93 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (SDFFRQX1M)
                                                          0.00      22.93 f
  data arrival time                                                 22.93

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -22.93
  --------------------------------------------------------------------------
  slack (MET)                                                       76.59


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25      22.39 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14      22.53 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      22.53 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      22.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (NOR2BX2M)
                                                          0.09      22.93 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (SDFFRQX1M)
                                                          0.00      22.93 f
  data arrival time                                                 22.93

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -22.93
  --------------------------------------------------------------------------
  slack (MET)                                                       76.59


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25      22.39 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14      22.53 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      22.53 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      22.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U15/Y (NOR2BX2M)
                                                          0.09      22.93 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (SDFFRQX1M)
                                                          0.00      22.93 f
  data arrival time                                                 22.93

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -22.93
  --------------------------------------------------------------------------
  slack (MET)                                                       76.59


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25      22.39 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14      22.53 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00      22.53 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00      22.53 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31      22.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U17/Y (NOR2BX2M)
                                                          0.09      22.93 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (SDFFRQX1M)
                                                          0.00      22.93 f
  data arrival time                                                 22.93

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -22.93
  --------------------------------------------------------------------------
  slack (MET)                                                       76.59


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21      22.14 f
  u_RX1/u_RX_FSM/U33/Y (AOI21X1M)                         0.23      22.37 r
  u_RX1/u_RX_FSM/U32/Y (NAND3X1M)                         0.14      22.51 f
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (SDFFRQX1M)        0.00      22.51 f
  data arrival time                                                 22.51

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -22.51
  --------------------------------------------------------------------------
  slack (MET)                                                       76.98


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18      21.74 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11      21.85 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.85 f
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.85 f
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.44      22.30 r
  u_RX1/u_RX_FSM/U28/Y (OAI2B11X1M)                       0.24      22.54 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (SDFFRQX1M)        0.00      22.54 r
  data arrival time                                                 22.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -22.54
  --------------------------------------------------------------------------
  slack (MET)                                                       77.04


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42      21.56 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00      21.56 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00      21.56 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11      21.68 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25      21.93 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00      21.93 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00      21.93 r
  u_RX1/u_RX_FSM/U23/Y (OAI211X1M)                        0.17      22.10 f
  u_RX1/u_RX_FSM/U22/Y (OAI2BB1X1M)                       0.22      22.32 f
  u_RX1/u_RX_FSM/data_valid_reg/D (SDFFSX1M)              0.00      22.32 f
  data arrival time                                                 22.32

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                -22.32
  --------------------------------------------------------------------------
  slack (MET)                                                       77.17


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43      21.99 f
  u_RX1/u_Deserializer/U35/Y (OAI21BX1M)                  0.31      22.29 r
  u_RX1/u_Deserializer/Data_reg[1]/D (SDFFRHQX1M)         0.00      22.29 r
  data arrival time                                                 22.29

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.29
  --------------------------------------------------------------------------
  slack (MET)                                                       77.27


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43      21.99 f
  u_RX1/u_Deserializer/U24/Y (OAI21BX1M)                  0.29      22.27 r
  u_RX1/u_Deserializer/Data_reg[0]/D (SDFFRHQX1M)         0.00      22.27 r
  data arrival time                                                 22.27

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.27
  --------------------------------------------------------------------------
  slack (MET)                                                       77.29


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43      21.99 f
  u_RX1/u_Deserializer/U30/Y (OAI21BX1M)                  0.30      22.28 r
  u_RX1/u_Deserializer/Data_reg[3]/D (SDFFRQX1M)          0.00      22.28 r
  data arrival time                                                 22.28

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -22.28
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26      21.56 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43      21.99 f
  u_RX1/u_Deserializer/U37/Y (OAI21BX1M)                  0.30      22.28 r
  u_RX1/u_Deserializer/Data_reg[2]/D (SDFFRQX1M)          0.00      22.28 r
  data arrival time                                                 22.28

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -22.28
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31      21.86 f
  u_RX1/u_Deserializer/U36/Y (OAI21BX1M)                  0.26      22.12 r
  u_RX1/u_Deserializer/Data_reg[5]/D (SDFFRHQX1M)         0.00      22.12 r
  data arrival time                                                 22.12

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.12
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31      21.86 f
  u_RX1/u_Deserializer/U38/Y (OAI21BX1M)                  0.26      22.12 r
  u_RX1/u_Deserializer/Data_reg[7]/D (SDFFRHQX1M)         0.00      22.12 r
  data arrival time                                                 22.12

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.12
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31      21.86 f
  u_RX1/u_Deserializer/U28/Y (OAI21BX1M)                  0.26      22.12 r
  u_RX1/u_Deserializer/Data_reg[6]/D (SDFFRHQX1M)         0.00      22.12 r
  data arrival time                                                 22.12

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.12
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: Prescale[3]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[3] (in)                                        0.19      20.19 f
  u_RX1/Prescale_Top[3] (RX_test_1)                       0.00      20.19 f
  u_RX1/u_RX_FSM/Prescale[0] (RX_FSM_test_1)              0.00      20.19 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45      20.65 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26      20.90 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39      21.29 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00      21.29 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00      21.29 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26      21.56 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31      21.86 f
  u_RX1/u_Deserializer/U26/Y (OAI21BX1M)                  0.26      22.12 r
  u_RX1/u_Deserializer/Data_reg[4]/D (SDFFRHQX1M)         0.00      22.12 r
  data arrival time                                                 22.12

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -22.12
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: Prescale[0]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  Prescale[0] (in)                                        0.09      20.09 f
  u_RX1/Prescale_Top[0] (RX_test_1)                       0.00      20.09 f
  u_RX1/u_Counter_Unit/Prescale[0] (Counter_Unit_test_1)
                                                          0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/Prescale[0] (Edge_Bit_Counter_test_1)
                                                          0.00      20.09 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U22/Y (INVX2M)
                                                          0.18      20.26 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U26/Y (NAND2BX1M)
                                                          0.23      20.50 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U28/Y (OR2X1M)
                                                          0.38      20.87 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U31/Y (NOR3X1M)
                                                          0.51      21.38 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U33/Y (NAND2BX1M)
                                                          0.15      21.53 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U39/Y (CLKXOR2X2M)
                                                          0.19      21.72 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U42/Y (NOR4X1M)
                                                          0.28      22.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (SDFFRQX1M)
                                                          0.00      22.00 r
  data arrival time                                                 22.00

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.58


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U5/Y (INVXLM)                     0.42      21.56 r
  u_RX1/u_Data_Sampling/U6/Y (OAI22XLM)                   0.21      21.77 f
  u_RX1/u_Data_Sampling/bits_reg[1]/D (SDFFRQX1M)         0.00      21.77 f
  data arrival time                                                 21.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                -21.77
  --------------------------------------------------------------------------
  slack (MET)                                                       77.71


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U5/Y (INVXLM)                     0.42      21.56 r
  u_RX1/u_Data_Sampling/U14/Y (OAI2BB2X1M)                0.16      21.72 f
  u_RX1/u_Data_Sampling/bits_reg[2]/D (SDFFRQX1M)         0.00      21.72 f
  data arrival time                                                 21.72

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.77


  Startpoint: Prescale[4]
              (input port clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[4] (in)                                        0.20      20.20 r
  u_RX1/Prescale_Top[4] (RX_test_1)                       0.00      20.20 r
  u_RX1/u_RX_FSM/Prescale[1] (RX_FSM_test_1)              0.00      20.20 r
  u_RX1/u_RX_FSM/U19/Y (CLKINVX2M)                        0.18      20.38 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15      20.54 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16      20.70 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13      20.83 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31      21.14 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00      21.14 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00      21.14 f
  u_RX1/u_Data_Sampling/U10/Y (OAI2BB2XLM)                0.37      21.52 r
  u_RX1/u_Data_Sampling/bits_reg[0]/D (SDFFRQX1M)         0.00      21.52 r
  data arrival time                                                 21.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       78.05


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U36/Y (AO22X1M)
                                                          0.31      21.32 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/D (SDFFRQX1M)
                                                          0.00      21.32 f
  data arrival time                                                 21.32

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.32
  --------------------------------------------------------------------------
  slack (MET)                                                       78.19


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U24/Y (OAI2BB1X2M)
                                                          0.20      21.21 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/D (SDFFRQX1M)
                                                          0.00      21.21 f
  data arrival time                                                 21.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.21
  --------------------------------------------------------------------------
  slack (MET)                                                       78.30


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U34/Y (OAI2BB1X2M)
                                                          0.20      21.21 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/D (SDFFRQX1M)
                                                          0.00      21.21 f
  data arrival time                                                 21.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.21
  --------------------------------------------------------------------------
  slack (MET)                                                       78.30


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U32/Y (OAI2BB1X2M)
                                                          0.20      21.21 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/D (SDFFRQX1M)
                                                          0.00      21.21 f
  data arrival time                                                 21.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.21
  --------------------------------------------------------------------------
  slack (MET)                                                       78.30


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U26/Y (OAI2BB1X2M)
                                                          0.20      21.21 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/D (SDFFRQX1M)
                                                          0.00      21.21 f
  data arrival time                                                 21.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.21
  --------------------------------------------------------------------------
  slack (MET)                                                       78.30


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U22/Y (OAI2BB1X2M)
                                                          0.20      21.21 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/D (SDFFRQX1M)
                                                          0.00      21.21 f
  data arrival time                                                 21.21

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.21
  --------------------------------------------------------------------------
  slack (MET)                                                       78.30


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U30/Y (OAI2BB1X2M)
                                                          0.19      21.20 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/D (SDFFRQX1M)
                                                          0.00      21.20 f
  data arrival time                                                 21.20

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.20
  --------------------------------------------------------------------------
  slack (MET)                                                       78.32


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/Data_Valid (Serializer_Top_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_Valid (Serializer_test_1)
                                                          0.00      20.09 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U21/Y (BUFX4M)
                                                          0.22      20.31 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U19/Y (NOR2BX4M)
                                                          0.47      20.78 r
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U20/Y (NOR2X4M)
                                                          0.23      21.01 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/U28/Y (OAI2BB1X2M)
                                                          0.19      21.20 f
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/D (SDFFRQX1M)
                                                          0.00      21.20 f
  data arrival time                                                 21.20

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -21.20
  --------------------------------------------------------------------------
  slack (MET)                                                       78.32


  Startpoint: TX_IN_P[6] (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  TX_IN_P[6] (in)                                         0.14      20.14 r
  u_UART_TX_Top1/P_Data_UART[6] (UART_TX_Top_test_1)      0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/P_Data[6] (Parity_Unit_test_1)
                                                          0.00      20.14 r
  u_UART_TX_Top1/u_Parity_Unit/U5/Y (XNOR2X2M)            0.18      20.32 r
  u_UART_TX_Top1/u_Parity_Unit/U8/Y (XOR3XLM)             0.22      20.55 f
  u_UART_TX_Top1/u_Parity_Unit/U6/Y (XOR3XLM)             0.39      20.94 f
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/D (SDFFQX1M)
                                                          0.00      20.94 f
  data arrival time                                                 20.94

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg/CK (SDFFQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.22      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                -20.94
  --------------------------------------------------------------------------
  slack (MET)                                                       78.59


  Startpoint: TX_IN_V (input port clocked by CLK1)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  TX_IN_V (in)                                            0.09      20.09 f
  u_UART_TX_Top1/Data_Valid_UART (UART_TX_Top_test_1)     0.00      20.09 f
  u_UART_TX_Top1/u_FSM/Data_Valid (FSM_test_1)            0.00      20.09 f
  u_UART_TX_Top1/u_FSM/U14/Y (OAI2BB2X1M)                 0.22      20.31 f
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/D (SDFFRQX1M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       79.19


  Startpoint: parity_enable
              (input port clocked by RXCLK)
  Endpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by CLK1)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  parity_enable (in)                                      0.13      20.13 r
  u_UART_TX_Top1/Par_En_UART (UART_TX_Top_test_1)         0.00      20.13 r
  u_UART_TX_Top1/u_FSM/Par_En (FSM_test_1)                0.00      20.13 r
  u_UART_TX_Top1/u_FSM/U15/Y (AOI2B1X1M)                  0.23      20.36 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/D (SDFFRQX1M)
                                                          0.00      20.36 r
  data arrival time                                                 20.36

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_UART_TX_Top1/u_FSM/Current_State_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                -20.36
  --------------------------------------------------------------------------
  slack (MET)                                                       79.22


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_V (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/U11/Y (CLKXOR2X2M)                 0.28       0.96 r
  u_UART_TX_Top1/u_FSM/U13/Y (NAND2X2M)                   0.12       1.09 f
  u_UART_TX_Top1/u_FSM/U7/Y (NAND2XLM)                    0.17       1.26 r
  u_UART_TX_Top1/u_FSM/U5/Y (CLKINVX1M)                   0.36       1.61 f
  u_UART_TX_Top1/u_FSM/U6/Y (CLKINVX40M)                  9.78      11.40 r
  u_UART_TX_Top1/u_FSM/Busy (FSM_test_1)                  0.00      11.40 r
  u_UART_TX_Top1/Busy_UART (UART_TX_Top_test_1)           0.00      11.40 r
  TX_OUT_V (out)                                          0.00      11.40 r
  data arrival time                                                 11.40

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.40
  --------------------------------------------------------------------------
  slack (MET)                                                       68.35


  Startpoint: u_UART_TX_Top1/u_FSM/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by CLK1)
  Endpoint: TX_OUT_S (output port clocked by CLK1)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_UART_TX_Top1/u_FSM/Current_State_reg[0]/Q (SDFFRQX1M)
                                                          0.36       0.36 f
  u_UART_TX_Top1/u_FSM/U12/Y (INVX2M)                     0.31       0.68 r
  u_UART_TX_Top1/u_FSM/Mux_Sel[0] (FSM_test_1)            0.00       0.68 r
  u_UART_TX_Top1/u_Mux_4/Mux_Sel[0] (Mux_4)               0.00       0.68 r
  u_UART_TX_Top1/u_Mux_4/U3/Y (INVX2M)                    0.13       0.81 f
  u_UART_TX_Top1/u_Mux_4/U6/Y (OAI21XLM)                  0.33       1.14 r
  u_UART_TX_Top1/u_Mux_4/TX_Out (Mux_4)                   0.00       1.14 r
  u_UART_TX_Top1/TX_Out_UART (UART_TX_Top_test_1)         0.00       1.14 r
  U1/Y (CLKINVX1M)                                        0.42       1.55 f
  U2/Y (CLKINVX40M)                                       9.79      11.34 r
  TX_OUT_S (out)                                          0.00      11.34 r
  data arrival time                                                 11.34

  clock CLK1 (rise edge)                                100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -11.34
  --------------------------------------------------------------------------
  slack (MET)                                                       68.41


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[3]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U47/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U10/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/Data[3] (Deserializer_test_1)      0.00       0.58 r
  u_RX1/U1/Y (CLKINVX1M)                                  0.42       1.00 f
  u_RX1/U3/Y (CLKINVX40M)                                 9.80      10.80 r
  u_RX1/P_Data_Top[3] (RX_test_1)                         0.00      10.80 r
  RX_OUT_P[3] (out)                                       0.00      10.80 r
  data arrival time                                                 10.80

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.80
  --------------------------------------------------------------------------
  slack (MET)                                                       68.95


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[2]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (SDFFRQX1M)          0.29       0.29 r
  u_RX1/u_Deserializer/U12/Y (CLKINVX1M)                  0.11       0.40 f
  u_RX1/u_Deserializer/U11/Y (INVX2M)                     0.17       0.58 r
  u_RX1/u_Deserializer/Data[2] (Deserializer_test_1)      0.00       0.58 r
  u_RX1/U7/Y (CLKINVX1M)                                  0.42       0.99 f
  u_RX1/U9/Y (CLKINVX40M)                                 9.80      10.80 r
  u_RX1/P_Data_Top[2] (RX_test_1)                         0.00      10.80 r
  RX_OUT_P[2] (out)                                       0.00      10.80 r
  data arrival time                                                 10.80

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.80
  --------------------------------------------------------------------------
  slack (MET)                                                       68.95


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[6]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[6] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U21/Y (CLKINVX1M)                                 0.44       0.81 f
  u_RX1/U19/Y (CLKINVX40M)                                9.80      10.61 r
  u_RX1/P_Data_Top[6] (RX_test_1)                         0.00      10.61 r
  RX_OUT_P[6] (out)                                       0.00      10.61 r
  data arrival time                                                 10.61

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                       69.14


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[4]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[4] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U6/Y (CLKINVX1M)                                  0.44       0.81 f
  u_RX1/U4/Y (CLKINVX40M)                                 9.80      10.61 r
  u_RX1/P_Data_Top[4] (RX_test_1)                         0.00      10.61 r
  RX_OUT_P[4] (out)                                       0.00      10.61 r
  data arrival time                                                 10.61

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                       69.14


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[0]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[0] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U12/Y (CLKINVX1M)                                 0.44       0.81 f
  u_RX1/U10/Y (CLKINVX40M)                                9.80      10.61 r
  u_RX1/P_Data_Top[0] (RX_test_1)                         0.00      10.61 r
  RX_OUT_P[0] (out)                                       0.00      10.61 r
  data arrival time                                                 10.61

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                       69.14


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[7]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[7] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U24/Y (CLKINVX1M)                                 0.44       0.80 f
  u_RX1/U22/Y (CLKINVX40M)                                9.80      10.61 r
  u_RX1/P_Data_Top[7] (RX_test_1)                         0.00      10.61 r
  RX_OUT_P[7] (out)                                       0.00      10.61 r
  data arrival time                                                 10.61

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                       69.14


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[5]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[5] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U15/Y (CLKINVX1M)                                 0.44       0.80 f
  u_RX1/U13/Y (CLKINVX40M)                                9.80      10.61 r
  u_RX1/P_Data_Top[5] (RX_test_1)                         0.00      10.61 r
  RX_OUT_P[5] (out)                                       0.00      10.61 r
  data arrival time                                                 10.61

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                       69.14


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_P[1]
            (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (SDFFRHQX1M)         0.36       0.36 r
  u_RX1/u_Deserializer/Data[1] (Deserializer_test_1)      0.00       0.36 r
  u_RX1/U18/Y (CLKINVX1M)                                 0.44       0.80 f
  u_RX1/U16/Y (CLKINVX40M)                                9.80      10.60 r
  u_RX1/P_Data_Top[1] (RX_test_1)                         0.00      10.60 r
  RX_OUT_P[1] (out)                                       0.00      10.60 r
  data arrival time                                                 10.60

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.60
  --------------------------------------------------------------------------
  slack (MET)                                                       69.15


  Startpoint: u_RX1/u_RX_FSM/data_valid_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: RX_OUT_V (output port clocked by RXCLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00       0.00 r
  u_RX1/u_RX_FSM/data_valid_reg/QN (SDFFSX1M)             0.35       0.35 f
  u_RX1/u_RX_FSM/U9/Y (INVX2M)                            0.11       0.46 r
  u_RX1/u_RX_FSM/U6/Y (CLKINVX1M)                         0.33       0.79 f
  u_RX1/u_RX_FSM/U7/Y (CLKINVX40M)                        9.78      10.57 r
  u_RX1/u_RX_FSM/data_valid (RX_FSM_test_1)               0.00      10.57 r
  u_RX1/Data_Valid_Top (RX_test_1)                        0.00      10.57 r
  RX_OUT_V (out)                                          0.00      10.57 r
  data arrival time                                                 10.57

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  output external delay                                 -20.00      79.75
  data required time                                                79.75
  --------------------------------------------------------------------------
  data required time                                                79.75
  data arrival time                                                -10.57
  --------------------------------------------------------------------------
  slack (MET)                                                       69.18


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25       3.22 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14       3.36 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00       3.36 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31       3.67 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U19/Y (NOR2X2M)
                                                          0.09       3.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/D (SDFFRQX1M)
                                                          0.00       3.76 f
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.76


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25       3.22 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14       3.36 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00       3.36 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31       3.67 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U21/Y (NOR2X2M)
                                                          0.09       3.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/D (SDFFRQX1M)
                                                          0.00       3.76 f
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.76


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25       3.22 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14       3.36 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00       3.36 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31       3.67 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U16/Y (NOR2BX2M)
                                                          0.09       3.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/D (SDFFRQX1M)
                                                          0.00       3.76 f
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.76


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25       3.22 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14       3.36 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00       3.36 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31       3.67 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U15/Y (NOR2BX2M)
                                                          0.09       3.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/D (SDFFRQX1M)
                                                          0.00       3.76 f
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.76


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U26/Y (OAI21X1M)                         0.25       3.22 r
  u_RX1/u_RX_FSM/U25/Y (CLKNAND2X2M)                      0.14       3.36 f
  u_RX1/u_RX_FSM/counter_en (RX_FSM_test_1)               0.00       3.36 f
  u_RX1/u_Counter_Unit/enable (Counter_Unit_test_1)       0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/enable (Edge_Bit_Counter_test_1)
                                                          0.00       3.36 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U18/Y (NAND2BX2M)
                                                          0.31       3.67 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U17/Y (NOR2BX2M)
                                                          0.09       3.76 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/D (SDFFRQX1M)
                                                          0.00       3.76 f
  data arrival time                                                  3.76

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       95.76


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.21       2.97 f
  u_RX1/u_RX_FSM/U33/Y (AOI21X1M)                         0.23       3.20 r
  u_RX1/u_RX_FSM/U32/Y (NAND3X1M)                         0.14       3.34 f
  u_RX1/u_RX_FSM/CurrentState_reg[0]/D (SDFFRQX1M)        0.00       3.34 f
  data arrival time                                                  3.34

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -3.34
  --------------------------------------------------------------------------
  slack (MET)                                                       96.15


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.18       2.57 r
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.11       2.68 f
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.68 f
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.68 f
  u_RX1/u_RX_FSM/U34/Y (NOR2X1M)                          0.44       3.13 r
  u_RX1/u_RX_FSM/U28/Y (OAI2B11X1M)                       0.24       3.37 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/D (SDFFRQX1M)        0.00       3.37 r
  data arrival time                                                  3.37

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.21


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26       2.55 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43       2.97 f
  u_RX1/u_Deserializer/U35/Y (OAI21BX1M)                  0.31       3.28 r
  u_RX1/u_Deserializer/Data_reg[1]/D (SDFFRHQX1M)         0.00       3.28 r
  data arrival time                                                  3.28

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       96.28


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26       2.55 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43       2.97 f
  u_RX1/u_Deserializer/U24/Y (OAI21BX1M)                  0.29       3.26 r
  u_RX1/u_Deserializer/Data_reg[0]/D (SDFFRHQX1M)         0.00       3.26 r
  data arrival time                                                  3.26

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                       96.30


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26       2.55 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43       2.97 f
  u_RX1/u_Deserializer/U30/Y (OAI21BX1M)                  0.30       3.27 r
  u_RX1/u_Deserializer/Data_reg[3]/D (SDFFRQX1M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.31


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U41/Y (NAND2BX2M)                  0.26       2.55 f
  u_RX1/u_Deserializer/U33/Y (NAND2BX1M)                  0.43       2.97 f
  u_RX1/u_Deserializer/U37/Y (OAI21BX1M)                  0.30       3.27 r
  u_RX1/u_Deserializer/Data_reg[2]/D (SDFFRQX1M)          0.00       3.27 r
  data arrival time                                                  3.27

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.17      99.58
  data required time                                                99.58
  --------------------------------------------------------------------------
  data required time                                                99.58
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.31


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U7/Y (AOI21X2M)                   0.42       2.39 r
  u_RX1/u_Data_Sampling/sampled_bit (Data_Sampling_test_1)
                                                          0.00       2.39 r
  u_RX1/u_Error_Unit/sampled_bit (Error_Unit)             0.00       2.39 r
  u_RX1/u_Error_Unit/U4/Y (XNOR2X2M)                      0.11       2.50 f
  u_RX1/u_Error_Unit/U3/Y (NOR2BX2M)                      0.25       2.76 r
  u_RX1/u_Error_Unit/Error (Error_Unit)                   0.00       2.76 r
  u_RX1/u_RX_FSM/Error (RX_FSM_test_1)                    0.00       2.76 r
  u_RX1/u_RX_FSM/U23/Y (OAI211X1M)                        0.17       2.93 f
  u_RX1/u_RX_FSM/U22/Y (OAI2BB1X1M)                       0.22       3.15 f
  u_RX1/u_RX_FSM/data_valid_reg/D (SDFFSX1M)              0.00       3.15 f
  data arrival time                                                  3.15

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26       2.55 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31       2.85 f
  u_RX1/u_Deserializer/U36/Y (OAI21BX1M)                  0.26       3.11 r
  u_RX1/u_Deserializer/Data_reg[5]/D (SDFFRHQX1M)         0.00       3.11 r
  data arrival time                                                  3.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26       2.55 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31       2.85 f
  u_RX1/u_Deserializer/U38/Y (OAI21BX1M)                  0.26       3.11 r
  u_RX1/u_Deserializer/Data_reg[7]/D (SDFFRHQX1M)         0.00       3.11 r
  data arrival time                                                  3.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26       2.55 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31       2.85 f
  u_RX1/u_Deserializer/U28/Y (OAI21BX1M)                  0.26       3.11 r
  u_RX1/u_Deserializer/Data_reg[6]/D (SDFFRHQX1M)         0.00       3.11 r
  data arrival time                                                  3.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U44/Y (INVXLM)
                                                          0.42       0.92 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[1] (Edge_Bit_Counter_test_1)
                                                          0.00       0.92 r
  u_RX1/u_Counter_Unit/edge_cnt[1] (Counter_Unit_test_1)
                                                          0.00       0.92 r
  u_RX1/u_RX_FSM/edge_cnt[1] (RX_FSM_test_1)              0.00       0.92 r
  u_RX1/u_RX_FSM/U53/Y (CLKINVX1M)                        0.26       1.18 f
  u_RX1/u_RX_FSM/U17/Y (OAI31X2M)                         0.45       1.63 r
  u_RX1/u_RX_FSM/U51/Y (CLKINVX1M)                        0.26       1.89 f
  u_RX1/u_RX_FSM/U24/Y (NOR2X1M)                          0.39       2.28 r
  u_RX1/u_RX_FSM/deser_en (RX_FSM_test_1)                 0.00       2.28 r
  u_RX1/u_Deserializer/deser_en (Deserializer_test_1)     0.00       2.28 r
  u_RX1/u_Deserializer/U40/Y (NAND2X2M)                   0.26       2.55 f
  u_RX1/u_Deserializer/U32/Y (NAND2BX2M)                  0.31       2.85 f
  u_RX1/u_Deserializer/U26/Y (OAI21BX1M)                  0.26       3.11 r
  u_RX1/u_Deserializer/Data_reg[4]/D (SDFFRHQX1M)         0.00       3.11 r
  data arrival time                                                  3.11

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                       96.45


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.31       0.31 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.34       0.65 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.32       0.97 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.97 f
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.97 f
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.97 f
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.21       1.18 r
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15       1.33 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.23       1.56 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.21       1.77 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       2.08 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       2.08 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       2.08 r
  u_RX1/u_Data_Sampling/U5/Y (INVXLM)                     0.28       2.36 f
  u_RX1/u_Data_Sampling/U6/Y (OAI22XLM)                   0.38       2.74 r
  u_RX1/u_Data_Sampling/bits_reg[1]/D (SDFFRQX1M)         0.00       2.74 r
  data arrival time                                                  2.74

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                       96.83


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.31       0.31 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.34       0.65 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.32       0.97 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.97 f
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.97 f
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.97 f
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.21       1.18 r
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.15       1.33 f
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.23       1.56 f
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.21       1.77 r
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       2.08 r
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       2.08 r
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       2.08 r
  u_RX1/u_Data_Sampling/U5/Y (INVXLM)                     0.28       2.36 f
  u_RX1/u_Data_Sampling/U14/Y (OAI2BB2X1M)                0.28       2.64 f
  u_RX1/u_Data_Sampling/bits_reg[2]/D (SDFFRQX1M)         0.00       2.64 f
  data arrival time                                                  2.64

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.39       0.39 f
  u_RX1/u_RX_FSM/U61/Y (CLKINVX1M)                        0.30       0.69 r
  u_RX1/u_RX_FSM/U38/Y (NAND3X1M)                         0.43       1.12 f
  u_RX1/u_RX_FSM/U35/Y (CLKINVX1M)                        0.41       1.53 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM_test_1)          0.00       1.53 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit_test_1)
                                                          0.00       1.53 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter_test_1)
                                                          0.00       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U7/Y (NAND2X2M)     0.17       1.89 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U6/Y (NOR3BX2M)     0.40       2.29 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/finish (Bits_Counter_test_1)
                                                          0.00       2.29 r
  u_RX1/u_Counter_Unit/Finish_data (Counter_Unit_test_1)
                                                          0.00       2.29 r
  u_RX1/u_RX_FSM/data_finish_flag (RX_FSM_test_1)         0.00       2.29 r
  u_RX1/u_RX_FSM/U27/Y (OAI2BB1X1M)                       0.16       2.45 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/D (SDFFRQX1M)        0.00       2.45 r
  data arrival time                                                  2.45

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.15      99.60
  data required time                                                99.60
  --------------------------------------------------------------------------
  data required time                                                99.60
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                       97.15


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.39       0.39 f
  u_RX1/u_RX_FSM/U61/Y (CLKINVX1M)                        0.30       0.69 r
  u_RX1/u_RX_FSM/U38/Y (NAND3X1M)                         0.43       1.12 f
  u_RX1/u_RX_FSM/U35/Y (CLKINVX1M)                        0.41       1.53 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM_test_1)          0.00       1.53 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit_test_1)
                                                          0.00       1.53 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter_test_1)
                                                          0.00       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U7/Y (NAND2X2M)     0.17       1.89 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U13/Y (NOR2X2M)     0.19       2.09 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U9/Y (CLKXOR2X2M)
                                                          0.24       2.33 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/D (SDFFRQX1M)
                                                          0.00       2.33 f
  data arrival time                                                  2.33

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.23      99.52
  data required time                                                99.52
  --------------------------------------------------------------------------
  data required time                                                99.52
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       97.19


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.29       0.29 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.22       0.51 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U48/Y (INVXLM)
                                                          0.43       0.94 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[0] (Edge_Bit_Counter_test_1)
                                                          0.00       0.94 r
  u_RX1/u_Counter_Unit/edge_cnt[0] (Counter_Unit_test_1)
                                                          0.00       0.94 r
  u_RX1/u_RX_FSM/edge_cnt[0] (RX_FSM_test_1)              0.00       0.94 r
  u_RX1/u_RX_FSM/U49/Y (CLKNAND2X2M)                      0.26       1.20 f
  u_RX1/u_RX_FSM/U44/Y (NAND3X1M)                         0.17       1.37 r
  u_RX1/u_RX_FSM/U43/Y (MX3X1M)                           0.16       1.53 r
  u_RX1/u_RX_FSM/U3/Y (OAI32X1M)                          0.13       1.66 f
  u_RX1/u_RX_FSM/U18/Y (CLKBUFX2M)                        0.31       1.97 f
  u_RX1/u_RX_FSM/data_samp_en (RX_FSM_test_1)             0.00       1.97 f
  u_RX1/u_Data_Sampling/data_samp_en (Data_Sampling_test_1)
                                                          0.00       1.97 f
  u_RX1/u_Data_Sampling/U10/Y (OAI2BB2XLM)                0.37       2.35 r
  u_RX1/u_Data_Sampling/bits_reg[0]/D (SDFFRQX1M)         0.00       2.35 r
  data arrival time                                                  2.35

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                       97.22


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.39       0.39 f
  u_RX1/u_RX_FSM/U61/Y (CLKINVX1M)                        0.30       0.69 r
  u_RX1/u_RX_FSM/U38/Y (NAND3X1M)                         0.43       1.12 f
  u_RX1/u_RX_FSM/U35/Y (CLKINVX1M)                        0.41       1.53 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM_test_1)          0.00       1.53 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit_test_1)
                                                          0.00       1.53 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter_test_1)
                                                          0.00       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U7/Y (NAND2X2M)     0.17       1.89 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/U8/Y (XNOR2X2M)     0.18       2.07 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.39       0.39 f
  u_RX1/u_RX_FSM/U61/Y (CLKINVX1M)                        0.30       0.69 r
  u_RX1/u_RX_FSM/U38/Y (NAND3X1M)                         0.43       1.12 f
  u_RX1/u_RX_FSM/U35/Y (CLKINVX1M)                        0.41       1.53 r
  u_RX1/u_RX_FSM/bits_counter_en (RX_FSM_test_1)          0.00       1.53 r
  u_RX1/u_Counter_Unit/Data_enable (Counter_Unit_test_1)
                                                          0.00       1.53 r
  u_RX1/u_Counter_Unit/U1/Y (AND2X2M)                     0.20       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/enable (Bits_Counter_test_1)
                                                          0.00       1.73 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U14/Y (CLKXOR2X2M)
                                                          0.19       1.91 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.91 f
  data arrival time                                                  1.91

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                       97.60


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.31       0.31 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.34       0.65 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U49/Y (INVXLM)
                                                          0.24       0.89 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U36/Y (NOR2BX1M)
                                                          0.25       1.14 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U37/Y (OAI2B2X1M)
                                                          0.26       1.41 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U38/Y (NAND3BX1M)
                                                          0.16       1.57 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U42/Y (NOR4X1M)
                                                          0.27       1.84 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/D (SDFFRQX1M)
                                                          0.00       1.84 r
  data arrival time                                                  1.84

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.18      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                       97.73


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/Q (SDFFRQX1M)
                                                          0.31       0.31 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U43/Y (INVXLM)
                                                          0.34       0.65 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U45/Y (INVXLM)
                                                          0.24       0.88 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.33      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                       98.54


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/Q (SDFFRQX1M)
                                                          0.31       0.31 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U47/Y (INVXLM)
                                                          0.34       0.65 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/U50/Y (INVXLM)
                                                          0.24       0.88 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.33      99.42
  data required time                                                99.42
  --------------------------------------------------------------------------
  data required time                                                99.42
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                       98.54


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/Q (SDFFRQX1M)
                                                          0.58       0.58 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/U15/Y (INVX2M)      0.19       0.77 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/SI (SDFFRQX1M)
                                                          0.00       0.77 f
  data arrival time                                                  0.77

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       98.67


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[1]/Q (SDFFRQX1M)         0.44       0.44 r
  u_RX1/u_Data_Sampling/U16/Y (INVX2M)                    0.15       0.60 f
  u_RX1/u_Data_Sampling/bits_reg[2]/SI (SDFFRQX1M)        0.00       0.60 f
  data arrival time                                                  0.60

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                       98.85


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[0]/Q (SDFFRQX1M)         0.44       0.44 r
  u_RX1/u_Data_Sampling/U15/Y (INVX2M)                    0.15       0.59 f
  u_RX1/u_Data_Sampling/bits_reg[1]/SI (SDFFRQX1M)        0.00       0.59 f
  data arrival time                                                  0.59

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[1]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                       98.86


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/SI (SDFFRQX1M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.35      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                       98.87


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/Q (SDFFRQX1M)
                                                          0.52       0.52 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/SI (SDFFRQX1M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.35      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                       98.88


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[0]/Q (SDFFRQX1M)        0.51       0.51 f
  u_RX1/u_RX_FSM/CurrentState_reg[1]/SI (SDFFRQX1M)       0.00       0.51 f
  data arrival time                                                  0.51

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.35      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                       98.89


  Startpoint: u_RX1/u_Deserializer/Data_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[3]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[2]/Q (SDFFRQX1M)          0.31       0.31 f
  u_RX1/u_Deserializer/U12/Y (CLKINVX1M)                  0.12       0.44 r
  u_RX1/u_Deserializer/U11/Y (INVX2M)                     0.11       0.54 f
  u_RX1/u_Deserializer/Data_reg[3]/SI (SDFFRQX1M)         0.00       0.54 f
  data arrival time                                                  0.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.29      99.46
  data required time                                                99.46
  --------------------------------------------------------------------------
  data required time                                                99.46
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                       98.92


  Startpoint: u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter[2] (Bits_Counter_test_1)
                                                          0.00       0.48 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/test_si (Edge_Bit_Counter_test_1)
                                                          0.00       0.48 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                       98.94


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/SI (SDFFRQX1M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.94


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/SI (SDFFRQX1M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.94


  Startpoint: u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Data_Sampling/bits_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/Q (SDFFRQX1M)
                                                          0.47       0.47 f
  u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish (Edge_Bit_Counter_test_1)
                                                          0.00       0.47 f
  u_RX1/u_Counter_Unit/Finish_edge (Counter_Unit_test_1)
                                                          0.00       0.47 f
  u_RX1/u_Data_Sampling/test_si (Data_Sampling_test_1)
                                                          0.00       0.47 f
  u_RX1/u_Data_Sampling/bits_reg[0]/SI (SDFFRQX1M)        0.00       0.47 f
  data arrival time                                                  0.47

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Data_Sampling/bits_reg[0]/CK (SDFFRQX1M)        0.00      99.75 r
  library setup time                                     -0.34      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.94


  Startpoint: u_RX1/u_Deserializer/Data_reg[3]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[4]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[3]/Q (SDFFRQX1M)          0.31       0.31 f
  u_RX1/u_Deserializer/U47/Y (CLKINVX1M)                  0.12       0.44 r
  u_RX1/u_Deserializer/U10/Y (INVX2M)                     0.11       0.54 f
  u_RX1/u_Deserializer/Data_reg[4]/SI (SDFFRHQX1M)        0.00       0.54 f
  data arrival time                                                  0.54

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                       98.97


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[1]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[1]/Q (SDFFRQX1M)        0.43       0.43 f
  u_RX1/u_RX_FSM/CurrentState_reg[2]/SI (SDFFRQX1M)       0.00       0.43 f
  data arrival time                                                  0.43

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                       99.00


  Startpoint: u_RX1/u_RX_FSM/CurrentState_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_RX_FSM/CurrentState_reg[2]/CK (SDFFRQX1M)       0.00       0.00 r
  u_RX1/u_RX_FSM/CurrentState_reg[2]/Q (SDFFRQX1M)        0.39       0.39 f
  u_RX1/u_RX_FSM/data_valid_reg/SI (SDFFSX1M)             0.00       0.39 f
  data arrival time                                                  0.39

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/data_valid_reg/CK (SDFFSX1M)             0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.04


  Startpoint: u_RX1/u_Data_Sampling/bits_reg[2]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Data_Sampling/bits_reg[2]/CK (SDFFRQX1M)        0.00       0.00 r
  u_RX1/u_Data_Sampling/bits_reg[2]/Q (SDFFRQX1M)         0.39       0.39 f
  u_RX1/u_Data_Sampling/test_so (Data_Sampling_test_1)
                                                          0.00       0.39 f
  u_RX1/u_Deserializer/test_si (Deserializer_test_1)      0.00       0.39 f
  u_RX1/u_Deserializer/Data_reg[0]/SI (SDFFRHQX1M)        0.00       0.39 f
  data arrival time                                                  0.39

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                       99.10


  Startpoint: u_RX1/u_Deserializer/Data_reg[7]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_RX_FSM/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[7]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data[7] (Deserializer_test_1)      0.00       0.31 f
  u_RX1/u_RX_FSM/test_si (RX_FSM_test_1)                  0.00       0.31 f
  u_RX1/u_RX_FSM/CurrentState_reg[0]/SI (SDFFRQX1M)       0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_RX_FSM/CurrentState_reg[0]/CK (SDFFRQX1M)       0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.13


  Startpoint: u_RX1/u_Deserializer/Data_reg[1]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[2]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[1]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data_reg[2]/SI (SDFFRQX1M)         0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[2]/CK (SDFFRQX1M)         0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.13


  Startpoint: u_RX1/u_Deserializer/Data_reg[6]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[7]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[6]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data_reg[7]/SI (SDFFRHQX1M)        0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[7]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.19


  Startpoint: u_RX1/u_Deserializer/Data_reg[0]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[1]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[0]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[0]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data_reg[1]/SI (SDFFRHQX1M)        0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[1]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.19


  Startpoint: u_RX1/u_Deserializer/Data_reg[4]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[5]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[4]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[4]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data_reg[5]/SI (SDFFRHQX1M)        0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.19


  Startpoint: u_RX1/u_Deserializer/Data_reg[5]
              (rising edge-triggered flip-flop clocked by RXCLK)
  Endpoint: u_RX1/u_Deserializer/Data_reg[6]
            (rising edge-triggered flip-flop clocked by RXCLK)
  Path Group: RXCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RXCLK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_RX1/u_Deserializer/Data_reg[5]/CK (SDFFRHQX1M)        0.00       0.00 r
  u_RX1/u_Deserializer/Data_reg[5]/Q (SDFFRHQX1M)         0.31       0.31 f
  u_RX1/u_Deserializer/Data_reg[6]/SI (SDFFRHQX1M)        0.00       0.31 f
  data arrival time                                                  0.31

  clock RXCLK (rise edge)                               100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  u_RX1/u_Deserializer/Data_reg[6]/CK (SDFFRHQX1M)        0.00      99.75 r
  library setup time                                     -0.25      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                       99.19


1
