Determining the location of the ModelSim executable...

Using: D:/FPGA/Quartus/21.1/questa_fse/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 --vector_source="D:/FPGA/Projects/SIFO_Lab_2.1/B2Waveform.vwf" --testbench_file="D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/B2Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Sep 24 16:40:55 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 --vector_source=D:/FPGA/Projects/SIFO_Lab_2.1/B2Waveform.vwf --testbench_file=D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/B2Waveform.vwf.vt
Info (119006): Selected device EPM2210F324I5 for design "SIFO_Lab_2"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/" SIFO_Lab_2 -c SIFO_Lab_2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Sep 24 16:40:56 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/ SIFO_Lab_2 -c SIFO_Lab_2
Info (119006): Selected device EPM2210F324I5 for design "SIFO_Lab_2"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file SIFO_Lab_2.vo in folder "D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Sat Sep 24 16:40:56 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/SIFO_Lab_2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/FPGA/Quartus/21.1/questa_fse/win64/vsim -c -do SIFO_Lab_2.do

Reading pref.tcl


# 2021.2


# do SIFO_Lab_2.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:40:57 on Sep 24,2022
# vlog -work work SIFO_Lab_2.vo 

# -- Compiling module Block_2_D

# 

# Top level modules:
# 	Block_2_D

# End time: 16:40:57 on Sep 24,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 16:40:57 on Sep 24,2022

# vlog -work work B2Waveform.vwf.vt 

# -- Compiling module Block_2_D_vlg_vec_tst

# 

# Top level modules:
# 	Block_2_D_vlg_vec_tst

# End time: 16:40:57 on Sep 24,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Block_2_D_vlg_vec_tst 
# Start time: 16:40:57 on Sep 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.Block_2_D_vlg_vec_tst(fast)
# Loading work.Block_2_D(fast)
# Loading maxii_ver.maxii_io(fast)
# Loading maxii_ver.maxii_lcell(fast)
# Loading maxii_ver.maxii_asynch_lcell(fast)
# Loading maxii_ver.maxii_lcell_register(fast)
# Loading maxii_ver.maxii_lcell(fast__1)
# Loading maxii_ver.maxii_asynch_lcell(fast__1)
# Loading maxii_ver.maxii_lcell(fast__2)
# Loading maxii_ver.maxii_asynch_lcell(fast__2)
# Loading maxii_ver.maxii_lcell(fast__3)
# Loading maxii_ver.maxii_asynch_lcell(fast__3)
# Loading maxii_ver.maxii_lcell(fast__4)
# Loading maxii_ver.maxii_asynch_lcell(fast__4)
# Loading maxii_ver.maxii_lcell(fast__5)
# Loading maxii_ver.maxii_asynch_lcell(fast__5)
# Loading maxii_ver.maxii_lcell(fast__6)
# Loading maxii_ver.maxii_asynch_lcell(fast__6)
# Loading maxii_ver.maxii_io(fast__1)

# after#26

# ** Note: $finish    : B2Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /Block_2_D_vlg_vec_tst

# End time: 16:40:58 on Sep 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/FPGA/Projects/SIFO_Lab_2.1/B2Waveform.vwf...

Reading D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/SIFO_Lab_2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/FPGA/Projects/SIFO_Lab_2.1/simulation/qsim/SIFO_Lab_2_20220924164058.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.