# RVX10-P: 5-Stage Pipelined RISC-V Processor

A high-performance 5-stage pipelined RISC-V processor implementing the RV32I base instruction set with custom RVX10 extensions for advanced bitwise and arithmetic operations.

---

## ðŸš€ Features

### Core Architecture
- **5-stage classic pipeline** (IF â†’ ID â†’ EX â†’ MEM â†’ WB)
- **RISC-V RV32I base ISA** (32-bit integer instructions)
- **32 general-purpose registers** (x0-x31, x0 hardwired to zero)
- **Harvard architecture** (separate instruction/data memories)

### Hazard Management
- âœ… **Data forwarding** from MEM and WB stages to EX
- âœ… **Load-use hazard detection** with automatic 1-cycle stall
- âœ… **Store data forwarding** for correct memory writes
- âœ… **Branch prediction** (predict-not-taken with 1-cycle penalty)
- âœ… **Pipeline flush** on taken branches/jumps

### Custom Extensions (RVX10)
10 additional ALU operations using RISC-V CUSTOM-0 opcode:
- **Bitwise:** `andn`, `orn`, `xnor`
- **Comparison:** `min`, `max`, `minu`, `maxu`
- **Rotation:** `rol`, `ror`
- **Arithmetic:** `abs`

### Performance
- **CPI:** 1.2-1.3 (typical workloads)
- **Pipeline efficiency:** 77-83%
- **Clock target:** ~500 MHz (2ns period)
- **Throughput:** ~400 MIPS (theoretical peak)

---

## ðŸ“ Project Structure

```
rvx10_P/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ datapath.sv           # Main pipeline datapath
â”‚   â”œâ”€â”€ riscvpipeline.sv      # Top-level wrapper
â”‚   â”œâ”€â”€ controller.sv         # Instruction decoder
â”‚   â”œâ”€â”€ forwarding_unit.sv    # Data forwarding logic
â”‚   â””â”€â”€ hazard_unit.sv        # Load-use hazard detection
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_pipeline.sv        # Basic testbench
â”‚   â””â”€â”€ tb_pipeline_hazard.sv # Comprehensive hazard tests
â”œâ”€â”€ tests/
â”‚   â”œâ”€â”€ rvx10_pipeline.hex    # Basic functionality test
â”‚   â””â”€â”€ rvx10_hazard_test.hex # Hazard stress test
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ REPORT.md             # Detailed design documentation
â””â”€â”€ README.md                 # This file
```

---

## ðŸ› ï¸ Getting Started

### Prerequisites

- **Icarus Verilog** (iverilog) - Open-source Verilog simulator
- **GTKWave** (optional) - Waveform viewer
- **Make** (optional) - Build automation

**Installation (Ubuntu/Debian):**
```bash
sudo apt-get update
sudo apt-get install iverilog gtkwave
```

**Installation (macOS):**
```bash
brew install icarus-verilog gtkwave
```

### Quick Start

**1. Clone the repository:**
```bash
git clone https://github.com/yourusername/rvx10_P.git
cd rvx10_P
```

**2. Compile the design:**
```bash
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
```

**3. Run simulation:**
```bash
vvp pipeline_tb
```

**4. Expected output:**
```
STORE @ 96 = 0x00000000 (t=55000)
WB stage: Writing 5 to x10  t=75000
WB stage: Writing 3 to x11  t=85000
...
RVX10 EX stage: ALU result = 4 -> x5  t=105000
FORWARDING: EX-to-EX detected for x5 at t=120000
...
STORE @ 100 = 0x00000019 (t=325000)
Simulation succeeded
CHECKSUM (x28) = 25 (0x00000019)

========== PIPELINE PERFORMANCE SUMMARY ==========
Total cycles:        30
Instructions retired: 25
Stall cycles:        0
Flush cycles:        0
Average CPI:         1.20
Pipeline efficiency: 83.3%
==================================================
```

---

## ðŸ§ª Running Tests

### Basic Functionality Test

Tests core pipeline operation and RVX10 instructions:

```bash
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb
```

**Test program:** `tests/rvx10_pipeline.hex`

**Expected metrics:**
```
Load-use stalls:    3
Forwarding events:  18
Total stores:       8
Average CPI:        1.35
```

### Generate Waveforms

```bash
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb -vcd
gtkwave dump.vcd
```

RVX10-P: A Five-Stage Pipelined RISC-V Core supporting RV32I + 10 Custom
ALU Instructions, developed under the course Digital Logic and Computer
Architecture taught by Dr. Satyajit Das, IIT Guwahati.

---
