List of CLB Tiles
CLEM_X18Y88
CLEL_R_X18Y88
CLEL_R_X19Y92
CLEM_X18Y85
CLEL_R_X18Y85
CLEM_X10Y92
CLEL_R_X10Y92

List of Congested Nets
bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.GEN_PNTR_FOR_CHANNEL[4].S2MM_CH_PNTR/Q[22]
bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.CHANNEL_USED[4].I_S2MM_DMA_REGISTER/s2mm_ch_taildesc[22]
bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/mm2s_ch_taildesc[33]
bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.CHANNEL_USED[11].I_MM2S_DMA_REGISTER/mm2s_ch_taildesc[35]
bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[3].MM2S_CH_PNTR/ch_mm2s_fetch_address[213]
bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[0].MM2S_CH_PNTR/Q[15]

