Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2a58b531f6a246958f49ccdec22b13cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/Processor.sv:40]
WARNING: [VRFC 10-3823] variable 'mux2Res' might have multiple concurrent drivers [C:/Users/simge/OneDrive/Masaüstü/KAYNAK KOD/DCD_Final.srcs/sources_1/new/Executer.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Nbitfulladder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.Executer
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
