from plptest import *


# Called by plptest to declare the tests
def get_tests(config):

    test_duration = config.get('test_duration')

    #
    # Test list decription
    #

#===============================================

    Sdk_test(config, 'tdm_full_test:half_duplex_int_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_int_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration,
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_ext_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_CLKS=1 TEST_DURATION=%s' % test_duration,
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_ext_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_CLKS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration,
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_int_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_WSS=1 TEST_DURATION=%s' % test_duration,
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_int_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_WSS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration,
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_ext_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_CLKS=1 EXT_WSS=1 TEST_DURATION=%s' % test_duration,
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_ext_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=1 EXT_CLKS=1 EXT_WSS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration,
    )

#===============================================

    Sdk_test(config, 'tdm_full_test:full_duplex_int_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_int_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_ext_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_CLKS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_ext_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_CLKS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_int_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_WSS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_int_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_WSS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_ext_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_ext_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=1 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

#===============================================

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_WSS=3 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_WSS=3 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 EXT_WSS=3 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 EXT_WSS=3 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )


    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_sai0_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_sai0_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_sai0_int_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_sai0_int_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_sai0_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_int_clk_sai0_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_sai0_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:half_duplex_sai0_ext_clk_sai0_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0x4 RX_SLOTS=0x1 ITFS=3 EXT_CLKS=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

#===============================================


    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )
    # Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_int_ws_ref_clk_pol00', check='check',
    #     flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 USE_FAST_CLK=1 TEST_DURATION=%s' % test_duration
    # )
    # Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_int_ws_ref_clk_pol11', check='check',
    #     flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 USE_FAST_CLK=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    # )


    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_WSS=3 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_WSS=3 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=3 TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=3 CLK_POLS=1 TEST_DURATION=%s' % test_duration
    )


    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_sai0_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_sai0_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_sai0_int_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_sai0_int_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_sai0_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_int_clk_sai0_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )

    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_sai0_ext_ws_pol00', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2  TEST_DURATION=%s' % test_duration
    )
    Sdk_test(config, 'tdm_full_test:full_duplex_sai0_ext_clk_sai0_ext_ws_pol11', check='check',
        flags='TX_SLOTS=0xFF6F RX_SLOTS=0xFF6F ITFS=3 FULL_DUPLEX=1 EXT_CLKS=1 EXT_WSS=1 SAI0_CLKS=2 SAI0_WSS=2 CLK_POLS=3 TEST_DURATION=%s' % test_duration
    )
    
#===============================================



    #
    # Test skipping
    #
    if config.get('platform') in ['board', 'fpga']:
        for test in config.get_tests():
            test.skip("No yet supported on board and fpga")
