Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_nexys_PIC_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_nexys_PIC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pic_pkg
Compiling package xil_defaultlib.rs232_test
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DMA
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.RAM_ES
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD29
Compiling module xil_defaultlib.RAM128X1S_HD30
Compiling module xil_defaultlib.RAM128X1S_HD31
Compiling module xil_defaultlib.RAM128X1S_HD32
Compiling module xil_defaultlib.RAM128X1S_HD33
Compiling module xil_defaultlib.RAM128X1S_HD34
Compiling module xil_defaultlib.RAM128X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM_PG
Compiling module xil_defaultlib.RAM_top
Compiling module xil_defaultlib.ROM
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module simprims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.rrx
Compiling module xil_defaultlib.shiftregister
Compiling module xil_defaultlib.trx
Compiling module xil_defaultlib.RS232_top
Compiling module xil_defaultlib.PICtop
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.5,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.nexys_PIC
Compiling architecture testbench of entity xil_defaultlib.tb_nexys_pic
Built simulation snapshot TB_nexys_PIC_time_impl
