Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec  7 20:27:08 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file EDA2_TOP_control_sets_placed.rpt
| Design       : EDA2_TOP
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           19 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              45 |           13 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------+-------------------------+------------------+----------------+
|                Clock Signal               |             Enable Signal             |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------------+-------------------------+------------------+----------------+
|  my_clock/CLK                             |                                       |                         |                1 |              2 |
|  clk100m_IBUF_BUFG                        |                                       | my_core/timer_reset__0  |                1 |              2 |
|  my_core/my_clock/CLK                     |                                       |                         |                1 |              3 |
|  my_core/my_fsm/next_state_reg[2]_i_2_n_0 |                                       |                         |                1 |              3 |
|  my_clock/CLK                             | my_scan/key[3]_i_1_n_0                |                         |                1 |              4 |
|  my_core/my_clock/CLK                     | my_core/my_input/this_key[3]_i_1_n_0  |                         |                1 |              4 |
|  my_core/my_clock/CLK                     | my_core/my_input/coin1[3]_i_1_n_0     | my_core/fsm_clear       |                1 |              4 |
|  my_core/my_clock/CLK                     | my_core/my_input/coin0[3]_i_1_n_0     | my_core/fsm_clear       |                1 |              4 |
|  clk100m_IBUF_BUFG                        | my_core/my_fsm/E[0]                   |                         |                2 |              5 |
|  my_core/my_clock/CLK                     |                                       | my_core/fsm_clear       |                2 |              6 |
|  clk100m_IBUF_BUFG                        | my_core/my_timer/counting_reg_n_0     | my_core/timer_reset__0  |                4 |              6 |
|  clk100m_IBUF_BUFG                        |                                       | my_clock/i[31]_i_1_n_0  |                8 |             31 |
|  clk100m_IBUF_BUFG                        |                                       | my_core/my_clock/clk5hz |                8 |             31 |
|  clk100m_IBUF_BUFG                        | my_core/my_timer/next_ctr[31]_i_1_n_0 |                         |                9 |             32 |
|  clk100m_IBUF_BUFG                        | my_core/my_timer/next_ctr_0           | my_core/timer_reset__0  |                6 |             32 |
|  clk100m_IBUF_BUFG                        |                                       |                         |               16 |             45 |
+-------------------------------------------+---------------------------------------+-------------------------+------------------+----------------+


