/Verilog
/out
/.bloop
/.metals
/.vscode
*/build
/log
/gen
config.json