#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Oct 25 02:15:58 2019
# Process ID: 86463
# Current directory: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
135 Beta devices matching pattern found, 135 enabled.
enable_beta_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.715 ; gain = 83.023 ; free physical = 266594 ; free virtual = 510314
Sourcing tcl script '/tmp/tmp.VNWRnXoNXm/dummy.tcl'
0 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.VNWRnXoNXm/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_sink_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.434 ; gain = 33.727 ; free physical = 266462 ; free virtual = 510181
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'p_increment_w' by 7 for port or parameter 'm00_dg_inc'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'p_data_type_width' by 4 for port or parameter 'm00_dg_type'
INFO: [IP_Flow 19-4821] For module 'exdes_rfdac_src', parameter 'enable_override' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm0_axis_clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.VNWRnXoNXm/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_sink_ctrl.xml'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'p_increment_w' by 12 for port or parameter 's00_ds_inc'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'p_data_type_width' by 4 for port or parameter 's00_ds_type'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'p_change_width' by 12 for port or parameter 's00_ds_change_count'
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axis_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's0_axis_clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.VNWRnXoNXm/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_sink_ctrl.xml'
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1855.410 ; gain = 192.977 ; free physical = 266518 ; free virtual = 510238
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 87064 
load diablo GTM unisim library
WARNING: [Synth 8-2490] overwriting previous definition of module fec_5g_common_v1_1_1_sdp_ram_split [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f66b/hdl/sd_fec_v1_1_rfs.sv:212]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2749.148 ; gain = 178.684 ; free physical = 266677 ; free virtual = 510404
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_sink_i_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_adc_sink_i_0/synth/design_1_adc_sink_i_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'exdes_rfadc_data_sink' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:44]
	Parameter p_connections bound to: 8 - type: integer 
	Parameter p_connection_width bound to: 16 - type: integer 
	Parameter p_useable_width bound to: 16 - type: integer 
	Parameter p_useable_offset bound to: 0 - type: integer 
	Parameter p_data_inc_val_init bound to: 1 - type: integer 
	Parameter p_change_width bound to: 12 - type: integer 
	Parameter p_data_type_width bound to: 4 - type: integer 
	Parameter p_increment_w bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_dataCap' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:456]
	Parameter wordWidth bound to: 128 - type: integer 
	Parameter addrWidth bound to: 8 - type: integer 
	Parameter wordsInMemory bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_wrap2' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:523]
	Parameter wordWidth bound to: 128 - type: integer 
	Parameter wordsInMemory bound to: 256 - type: integer 
	Parameter addrWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_sdpram_wrap' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:566]
	Parameter wordWidth bound to: 128 - type: integer 
	Parameter wordsInMemory bound to: 256 - type: integer 
	Parameter addrWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (2#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_sdpram_wrap' (3#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:566]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_wrap2' (4#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'working_reg' into 'wea_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:480]
WARNING: [Synth 8-6014] Unused sequential element working_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:480]
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_dataCap' (5#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:456]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (8) of module 'xpm_mem_ds_dataCap' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:137]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (6#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (7#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2404]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter BANK_DECODE_HIGH_BIT bound to: 17 - type: integer 
	Parameter BANK_DECODE_HIGH_LOW bound to: 12 - type: integer 
	Parameter C_S_TIMEOUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3570]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter BANK_DECODE_HIGH_BIT bound to: 17 - type: integer 
	Parameter BANK_DECODE_HIGH_LOW bound to: 12 - type: integer 
	Parameter C_S_TIMEOUT_WIDTH bound to: 12 - type: integer 
	Parameter ADC_DS_BANK_SEL bound to: 0 - type: integer 
	Parameter ADC0BANK_SEL bound to: 1 - type: integer 
	Parameter ADC1BANK_SEL bound to: 2 - type: integer 
	Parameter ADC2BANK_SEL bound to: 3 - type: integer 
	Parameter ADC3BANK_SEL bound to: 4 - type: integer 
	Parameter BANK_DECODE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_axi' (8#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3570]
INFO: [Synth 8-6157] synthesizing module 'adc_exdes_cfg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:59]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:114]
INFO: [Synth 8-6155] done synthesizing module 'adc_exdes_cfg' (9#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:59]
INFO: [Synth 8-6157] synthesizing module 'adc0_rfadc_exdes_ctrl_axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:228]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_hshk_pls_gen' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3328]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_sync' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3483]
	Parameter INITIALISE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_sync' (10#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3483]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_hshk_pls_gen' (11#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3328]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:449]
INFO: [Synth 8-6155] done synthesizing module 'adc0_rfadc_exdes_ctrl_axi' (12#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:228]
INFO: [Synth 8-6157] synthesizing module 'adc1_rfadc_exdes_ctrl_axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:772]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:993]
INFO: [Synth 8-6155] done synthesizing module 'adc1_rfadc_exdes_ctrl_axi' (13#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:772]
INFO: [Synth 8-6157] synthesizing module 'adc2_rfadc_exdes_ctrl_axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1316]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1537]
INFO: [Synth 8-6155] done synthesizing module 'adc2_rfadc_exdes_ctrl_axi' (14#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1316]
INFO: [Synth 8-6157] synthesizing module 'adc3_rfadc_exdes_ctrl_axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1860]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2081]
INFO: [Synth 8-6155] done synthesizing module 'adc3_rfadc_exdes_ctrl_axi' (15#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl' (16#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2404]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net error_bus in module/entity exdes_rfadc_data_sink does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:110]
WARNING: [Synth 8-3848] Net done_bus in module/entity exdes_rfadc_data_sink does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:112]
INFO: [Synth 8-6155] done synthesizing module 'exdes_rfadc_data_sink' (17#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfadc_data_sink.v:44]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_sink_i_0' (18#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_adc_sink_i_0/synth/design_1_adc_sink_i_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/synth/design_1_axi_gpio_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/synth/design_1_axi_gpio_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (19#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (19#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (19#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (19#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (20#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (21#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (22#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (23#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (24#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (25#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0' (26#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/synth/design_1_axi_gpio_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/synth/design_1_axi_intc_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: design_1_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/synth/design_1_axi_intc_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: design_1_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -1 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -1 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (27#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (28#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_intc_0' (29#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/synth/design_1_axi_intc_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1810]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4260]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (30#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4260]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4779]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (31#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4779]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4911]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (32#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4911]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:7376]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_top' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' (33#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (34#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' (52#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' (53#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' (53#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' (53#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' (54#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' (55#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' (55#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' (56#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' (57#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_top' (58#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (59#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (60#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (61#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (62#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (63#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (64#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (65#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (65#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (66#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (67#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (68#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (68#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (68#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (69#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (70#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (71#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (72#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (72#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (72#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (72#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (73#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (74#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (75#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (76#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (77#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:7376]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101100000000010000000000000000000000000000000000000000000000000010110000000010000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101100000000010000000000000000000000000000000000000000000000000010110000000010000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000001011000000000011111111111111111100000000000000000000000000000000101100000000011111111111111111110000000000000000000000000000000010110000000010111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101100000000010000000000000000000000000000000000000000000000000010110000000010000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000001011000000000011111111111111111100000000000000000000000000000000101100000000011111111111111111110000000000000000000000000000000010110000000010111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101100000000100000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (78#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (79#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101100000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (79#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (79#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (80#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (81#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (82#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (83#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (83#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (84#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (84#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (84#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (84#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (84#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (85#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (86#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (87#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2453]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (88#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1810]
INFO: [Synth 8-6157] synthesizing module 'design_1_chan_ctrl_fifo_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_fifo_0/synth/design_1_chan_ctrl_fifo_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_2_top' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/3341/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 84 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (89#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (90#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (91#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2225]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 64 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 64 - type: integer 
	Parameter TSTRB_OFFSET bound to: 72 - type: integer 
	Parameter TKEEP_OFFSET bound to: 80 - type: integer 
	Parameter TID_OFFSET bound to: 81 - type: integer 
	Parameter TDEST_OFFSET bound to: 82 - type: integer 
	Parameter TUSER_OFFSET bound to: 83 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 84 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 84 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4013 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (91#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 84 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 84 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 86016 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 86016 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 84 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 84 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 84 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 84 - type: integer 
	Parameter rstb_loop_iter bound to: 84 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (91#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (92#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (93#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (94#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (94#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (94#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (94#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (95#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (96#1) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2225]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_2_top' (97#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/3341/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_chan_ctrl_fifo_0' (98#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_fifo_0/synth/design_1_chan_ctrl_fifo_0.v:58]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 64 - type: integer 
	Parameter P_TID_INDX bound to: 64 - type: integer 
	Parameter P_TDEST_INDX bound to: 64 - type: integer 
	Parameter P_TUSER_INDX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (98#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/00d6/hdl/axis_register_slice_v1_1_vl_rfs.v:2220]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_20_axisc_register_slice' (99#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/00d6/hdl/axis_register_slice_v1_1_vl_rfs.v:1942]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 64 - type: integer 
	Parameter P_TID_INDX bound to: 64 - type: integer 
	Parameter P_TDEST_INDX bound to: 64 - type: integer 
	Parameter P_TUSER_INDX bound to: 64 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter enable_override bound to: 1'b1 
	Parameter default_signal_type bound to: 4'b0100 
	Parameter initial_interword_offset bound to: 1 - type: integer 
	Parameter p_useable_w bound to: 16 - type: integer 
	Parameter p_increment_w bound to: 7 - type: integer 
	Parameter p_data_inc_val_init bound to: 1 - type: integer 
	Parameter p_data_type_width bound to: 4 - type: integer 
	Parameter p_init_incval bound to: 8 - type: integer 
	Parameter p_con_w bound to: 16 - type: integer 
	Parameter p_cons bound to: 16 - type: integer 
	Parameter p_con_w bound to: 16 - type: integer 
	Parameter p_useable_w bound to: 16 - type: integer 
	Parameter p_increment_w bound to: 7 - type: integer 
	Parameter p_data_type_w bound to: 4 - type: integer 
	Parameter p_lut_addr_w bound to: 7 - type: integer 
	Parameter p_con_w bound to: 16 - type: integer 
	Parameter p_useable_w bound to: 16 - type: integer 
	Parameter p_increment_w bound to: 7 - type: integer 
	Parameter p_data_type_w bound to: 4 - type: integer 
	Parameter p_lut_addr_w bound to: 7 - type: integer 
	Parameter p_value_one bound to: 1 - type: integer 
	Parameter p_msb_stuff bound to: 0 - type: integer 
	Parameter p_inc_stuff bound to: 9 - type: integer 
	Parameter p_inc_default_type bound to: 1 - type: integer 
	Parameter p_data_default_type bound to: 0 - type: integer 
	Parameter p_cnt_msb bound to: 15 - type: integer 
	Parameter p_halfValue bound to: 32768 - type: integer 
	Parameter p_pause_w bound to: 3 - type: integer 
	Parameter DGTYPE_TRGL bound to: 0 - type: integer 
	Parameter DGTYPE_TRGL_S bound to: 1 - type: integer 
	Parameter DGTYPE_RAMPUP bound to: 2 - type: integer 
	Parameter DGTYPE_RAMPDOWN bound to: 3 - type: integer 
	Parameter DGTYPE_SINEM bound to: 4 - type: integer 
	Parameter DGTYPE_SINEL bound to: 5 - type: integer 
	Parameter DGTYPE_SQR bound to: 6 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:261]
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:262]
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:263]
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:265]
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:267]
WARNING: [Synth 8-693] zero replication count - replication ignored [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:268]
	Parameter bitwidth bound to: 16 - type: integer 
	Parameter addresswidth bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inc_by_sel_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:211]
WARNING: [Synth 8-3936] Found unconnected internal register 'dg_modify_r_reg' and it is trimmed from '17' to '16' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:288]
WARNING: [Synth 8-3936] Found unconnected internal register 'dg_control_r_reg' and it is trimmed from '8' to '4' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/exdes_rfdac_tile_source.v:189]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter BANK_DECODE_HIGH_BIT bound to: 17 - type: integer 
	Parameter BANK_DECODE_HIGH_LOW bound to: 12 - type: integer 
	Parameter C_S_TIMEOUT_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter BANK_DECODE_HIGH_BIT bound to: 17 - type: integer 
	Parameter BANK_DECODE_HIGH_LOW bound to: 12 - type: integer 
	Parameter C_S_TIMEOUT_WIDTH bound to: 12 - type: integer 
	Parameter DAC_DG_BANK_SEL bound to: 0 - type: integer 
	Parameter DAC0BANK_SEL bound to: 1 - type: integer 
	Parameter DAC1BANK_SEL bound to: 2 - type: integer 
	Parameter DAC2BANK_SEL bound to: 3 - type: integer 
	Parameter DAC3BANK_SEL bound to: 4 - type: integer 
	Parameter BANK_DECODE bound to: 5 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfdac_ctrl.v:111]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
	Parameter INITIALISE bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfdac_ctrl.v:569]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfdac_ctrl.v:1581]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfdac_ctrl.v:2593]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_INT_ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfdac_ctrl.v:3605]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state17 bound to: 3'b100 
	Parameter C_S_AXI_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top.v:118]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_FEC_TYPE_V_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_FEC_TYPE_V_CTRL bound to: 8'b00010100 
	Parameter ADDR_MOD_TYPE_V_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_MOD_TYPE_V_CTRL bound to: 8'b00011100 
	Parameter ADDR_SKIP_CHAN_V_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_SKIP_CHAN_V_CTRL bound to: 8'b00100100 
	Parameter ADDR_SNR_V_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_SNR_V_CTRL bound to: 8'b00101100 
	Parameter ADDR_INV_SIGMA_SQ_V_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_INV_SIGMA_SQ_V_CTRL bound to: 8'b00110100 
	Parameter ADDR_ENC_CTRL_WORD_V_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_ENC_CTRL_WORD_V_DATA_1 bound to: 8'b00111100 
	Parameter ADDR_ENC_CTRL_WORD_V_CTRL bound to: 8'b01000000 
	Parameter ADDR_DEC_CTRL_WORD_V_DATA_0 bound to: 8'b01000100 
	Parameter ADDR_DEC_CTRL_WORD_V_DATA_1 bound to: 8'b01001000 
	Parameter ADDR_DEC_CTRL_WORD_V_CTRL bound to: 8'b01001100 
	Parameter ADDR_NUM_BLOCKS_V_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_NUM_BLOCKS_V_CTRL bound to: 8'b01010100 
	Parameter ADDR_SOURCE_WORDS_V_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_SOURCE_WORDS_V_CTRL bound to: 8'b01011100 
	Parameter ADDR_CHAN_SYMBLS_V_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_CHAN_SYMBLS_V_CTRL bound to: 8'b01100100 
	Parameter ADDR_CHAN_REM_V_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_CHAN_REM_V_CTRL bound to: 8'b01101100 
	Parameter ADDR_ZERO_DATA_V_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_ZERO_DATA_V_CTRL bound to: 8'b01110100 
	Parameter ADDR_SOURCE_KEEP_V_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_SOURCE_KEEP_V_CTRL bound to: 8'b01111100 
	Parameter ADDR_ENC_KEEP_V_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_ENC_KEEP_V_DATA_1 bound to: 8'b10000100 
	Parameter ADDR_ENC_KEEP_V_CTRL bound to: 8'b10001000 
	Parameter ADDR_DEC_KEEP_V_DATA_0 bound to: 8'b10001100 
	Parameter ADDR_DEC_KEEP_V_DATA_1 bound to: 8'b10010000 
	Parameter ADDR_DEC_KEEP_V_CTRL bound to: 8'b10010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top_CNTRL_s_axi.v:329]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:36]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:31]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_coarsebkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:34]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_coarsebkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:35]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:31]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_gradiecud_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:34]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_gradiecud_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top.v:1813]
WARNING: [Synth 8-6014] Unused sequential element dec_ctrl_out_V_last_V_1_sel_rd_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top.v:748]
WARNING: [Synth 8-6014] Unused sequential element enc_ctrl_out_V_last_V_1_sel_rd_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top.v:846]
WARNING: [Synth 8-7023] instance 'data_source' of module 'design_1_data_source_0' has 44 connections declared, but only 43 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:816]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/fd0c/hdl/verilog/add_keep_128.v:135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/fd0c/hdl/verilog/add_keep_128.v:722]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 41 - type: integer 
	Parameter TDEST_OFFSET bound to: 42 - type: integer 
	Parameter TUSER_OFFSET bound to: 43 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 44 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 44 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4053 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 44 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 44 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 45056 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 45056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 44 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 44 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 44 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 44 - type: integer 
	Parameter rstb_loop_iter bound to: 44 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'dec_ctrl_fifo' of module 'design_1_dec_ctrl_fifo_0' has 10 connections declared, but only 9 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 33 - type: integer 
	Parameter P_TDEST_INDX bound to: 33 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 33 - type: integer 
	Parameter P_TDEST_INDX bound to: 33 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'dec_data_reinterpret' of module 'design_1_dec_data_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:916]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter C_S_AXI_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d116/hdl/verilog/monitor.v:82]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_NUM_BLOCKS_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_NUM_BLOCKS_V_CTRL bound to: 6'b010100 
	Parameter ADDR_FIRST_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_FIRST_V_CTRL bound to: 6'b011100 
	Parameter ADDR_LAST_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_LAST_V_CTRL bound to: 6'b100100 
	Parameter ADDR_STALLED_V_DATA_0 bound to: 6'b101000 
	Parameter ADDR_STALLED_V_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d116/hdl/verilog/monitor_CNTRL_s_axi.v:228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d116/hdl/verilog/monitor.v:278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d116/hdl/verilog/monitor.v:280]
WARNING: [Synth 8-7023] instance 'dec_ip_mon' of module 'design_1_dec_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:928]
INFO: [Synth 8-638] synthesizing module 'design_1_dec_ip_probe_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ip_probe_0/synth/design_1_dec_ip_probe_0.vhd:68]
INFO: [Synth 8-3491] module 'axis_probe' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:6' bound to instance 'U0' of component 'axis_probe' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ip_probe_0/synth/design_1_dec_ip_probe_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'axis_probe' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'axis_probe' (172#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_dec_ip_probe_0' (173#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ip_probe_0/synth/design_1_dec_ip_probe_0.vhd:68]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 24 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 24 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 18 - type: integer 
	Parameter P_TLAST_INDX bound to: 20 - type: integer 
	Parameter P_TID_INDX bound to: 21 - type: integer 
	Parameter P_TDEST_INDX bound to: 22 - type: integer 
	Parameter P_TUSER_INDX bound to: 23 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 24 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 18 - type: integer 
	Parameter P_TLAST_INDX bound to: 20 - type: integer 
	Parameter P_TID_INDX bound to: 21 - type: integer 
	Parameter P_TDEST_INDX bound to: 22 - type: integer 
	Parameter P_TUSER_INDX bound to: 23 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 16 - type: integer 
	Parameter TSTRB_OFFSET bound to: 18 - type: integer 
	Parameter TKEEP_OFFSET bound to: 20 - type: integer 
	Parameter TID_OFFSET bound to: 21 - type: integer 
	Parameter TDEST_OFFSET bound to: 22 - type: integer 
	Parameter TUSER_OFFSET bound to: 23 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 24 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 24 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4073 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 24 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 24576 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'dec_op_mon' of module 'design_1_dec_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:971]
INFO: [Synth 8-638] synthesizing module 'design_1_dec_op_probe_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_op_probe_0/synth/design_1_dec_op_probe_0.vhd:68]
INFO: [Synth 8-3491] module 'axis_probe' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:6' bound to instance 'U0' of component 'axis_probe' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_op_probe_0/synth/design_1_dec_op_probe_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'design_1_dec_op_probe_0' (176#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_op_probe_0/synth/design_1_dec_op_probe_0.vhd:68]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00100 
	Parameter ap_ST_fsm_state23 bound to: 5'b01000 
	Parameter ap_ST_fsm_state24 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:218]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:54]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:36]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:37]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:38]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodbkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:41]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodbkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:42]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodbkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodbkb.v:43]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodcud.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodcud_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodcud.v:27]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demoddEe.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demoddEe_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demoddEe.v:27]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodeOg.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodeOg_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodeOg.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodfYi.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodfYi_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodfYi.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodg8j_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodg8j.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodhbi.v:24]
INFO: [Synth 8-3876] $readmem data file './demod_func1_demodhbi_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1_demodhbi.v:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1952]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1714]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:54]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_data_out_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5813]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_1_V_0_data_out_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5717]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_2_V_0_data_out_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5741]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_3_V_0_data_out_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5765]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_4_V_0_data_out_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5789]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000000011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'enc_ctrl_reinterpret' of module 'design_1_enc_ctrl_reinterpret_0' has 10 connections declared, but only 9 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1065]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 124 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 124 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 96 - type: integer 
	Parameter P_TKEEP_INDX bound to: 108 - type: integer 
	Parameter P_TLAST_INDX bound to: 120 - type: integer 
	Parameter P_TID_INDX bound to: 121 - type: integer 
	Parameter P_TDEST_INDX bound to: 122 - type: integer 
	Parameter P_TUSER_INDX bound to: 123 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 124 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 96 - type: integer 
	Parameter P_TKEEP_INDX bound to: 108 - type: integer 
	Parameter P_TLAST_INDX bound to: 120 - type: integer 
	Parameter P_TID_INDX bound to: 121 - type: integer 
	Parameter P_TDEST_INDX bound to: 122 - type: integer 
	Parameter P_TUSER_INDX bound to: 123 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter TDATA_WIDTH bound to: 96 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 15 - type: integer 
	Parameter TDATA_OFFSET bound to: 96 - type: integer 
	Parameter TSTRB_OFFSET bound to: 108 - type: integer 
	Parameter TKEEP_OFFSET bound to: 120 - type: integer 
	Parameter TID_OFFSET bound to: 121 - type: integer 
	Parameter TDEST_OFFSET bound to: 122 - type: integer 
	Parameter TUSER_OFFSET bound to: 123 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 124 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 124 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3973 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32768 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 124 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 124 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 16 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32768 - type: integer 
	Parameter FIFO_SIZE bound to: 4063232 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 15 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 32763 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 32763 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 16 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 16 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4063232 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 124 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 124 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 124 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 124 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 124 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 124 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 124 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 124 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 124 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 124 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 124 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 124 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 124 - type: integer 
	Parameter rstb_loop_iter bound to: 124 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 124 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
	Parameter COUNTER_WIDTH bound to: 16 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 15 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 15 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'enc_data_fifo' of module 'design_1_enc_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1075]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'enc_ip_mon' of module 'design_1_enc_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1099]
INFO: [Synth 8-638] synthesizing module 'design_1_enc_ip_probe_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_ip_probe_0/synth/design_1_enc_ip_probe_0.vhd:68]
INFO: [Synth 8-3491] module 'axis_probe' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:6' bound to instance 'U0' of component 'axis_probe' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_ip_probe_0/synth/design_1_enc_ip_probe_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'design_1_enc_ip_probe_0' (245#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_ip_probe_0/synth/design_1_enc_ip_probe_0.vhd:68]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'enc_op_mon' of module 'design_1_enc_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1142]
INFO: [Synth 8-638] synthesizing module 'design_1_enc_op_probe_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_op_probe_0/synth/design_1_enc_op_probe_0.vhd:68]
INFO: [Synth 8-3491] module 'axis_probe' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1196/axis_probe.vhd:6' bound to instance 'U0' of component 'axis_probe' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_op_probe_0/synth/design_1_enc_op_probe_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'design_1_enc_op_probe_0' (248#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_enc_op_probe_0/synth/design_1_enc_op_probe_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_gpio_reset_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/synth/design_1_gpio_reset_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/synth/design_1_gpio_reset_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (248#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (248#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (248#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_gpio_reset_0' (249#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/synth/design_1_gpio_reset_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 164 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 164 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 144 - type: integer 
	Parameter P_TLAST_INDX bound to: 160 - type: integer 
	Parameter P_TID_INDX bound to: 161 - type: integer 
	Parameter P_TDEST_INDX bound to: 162 - type: integer 
	Parameter P_TUSER_INDX bound to: 163 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 164 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 144 - type: integer 
	Parameter P_TLAST_INDX bound to: 160 - type: integer 
	Parameter P_TID_INDX bound to: 161 - type: integer 
	Parameter P_TDEST_INDX bound to: 162 - type: integer 
	Parameter P_TUSER_INDX bound to: 163 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter TDATA_WIDTH bound to: 128 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 14 - type: integer 
	Parameter TDATA_OFFSET bound to: 128 - type: integer 
	Parameter TSTRB_OFFSET bound to: 144 - type: integer 
	Parameter TKEEP_OFFSET bound to: 160 - type: integer 
	Parameter TID_OFFSET bound to: 161 - type: integer 
	Parameter TDEST_OFFSET bound to: 162 - type: integer 
	Parameter TUSER_OFFSET bound to: 163 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 164 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 164 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3933 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16384 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 164 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 164 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16384 - type: integer 
	Parameter FIFO_SIZE bound to: 2686976 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 14 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 16379 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 16379 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 15 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 15 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2686976 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 164 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 164 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 164 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 164 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 164 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 164 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 164 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 164 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 164 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 164 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 164 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 164 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 164 - type: integer 
	Parameter rstb_loop_iter bound to: 164 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 164 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
	Parameter COUNTER_WIDTH bound to: 15 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 128 - type: integer 
	Parameter P_TLAST_INDX bound to: 144 - type: integer 
	Parameter P_TID_INDX bound to: 145 - type: integer 
	Parameter P_TDEST_INDX bound to: 145 - type: integer 
	Parameter P_TUSER_INDX bound to: 145 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 128 - type: integer 
	Parameter P_TLAST_INDX bound to: 144 - type: integer 
	Parameter P_TID_INDX bound to: 145 - type: integer 
	Parameter P_TDEST_INDX bound to: 145 - type: integer 
	Parameter P_TUSER_INDX bound to: 145 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'llr_reinterpret' of module 'design_1_llr_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1221]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 192 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter P_S_RATIO bound to: 4 - type: integer 
	Parameter P_M_RATIO bound to: 3 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 768 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 24 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 96 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 192 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 768 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b0 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b0 
	Parameter P_DEST_EXIST bound to: 1'b0 
	Parameter P_USER_EXIST bound to: 1'b0 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 24 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 96 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:525]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 768 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 96 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 32 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:139]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 192 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 217 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 192 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 24 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 217 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 192 - type: integer 
	Parameter P_TKEEP_INDX bound to: 192 - type: integer 
	Parameter P_TLAST_INDX bound to: 216 - type: integer 
	Parameter P_TID_INDX bound to: 217 - type: integer 
	Parameter P_TDEST_INDX bound to: 217 - type: integer 
	Parameter P_TUSER_INDX bound to: 217 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 217 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 192 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 24 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 217 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 192 - type: integer 
	Parameter P_TKEEP_INDX bound to: 192 - type: integer 
	Parameter P_TLAST_INDX bound to: 216 - type: integer 
	Parameter P_TID_INDX bound to: 217 - type: integer 
	Parameter P_TDEST_INDX bound to: 217 - type: integer 
	Parameter P_TUSER_INDX bound to: 217 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 256 - type: integer 
	Parameter P_TLAST_INDX bound to: 288 - type: integer 
	Parameter P_TID_INDX bound to: 289 - type: integer 
	Parameter P_TDEST_INDX bound to: 289 - type: integer 
	Parameter P_TUSER_INDX bound to: 289 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 289 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 256 - type: integer 
	Parameter P_TKEEP_INDX bound to: 256 - type: integer 
	Parameter P_TLAST_INDX bound to: 288 - type: integer 
	Parameter P_TID_INDX bound to: 289 - type: integer 
	Parameter P_TDEST_INDX bound to: 289 - type: integer 
	Parameter P_TUSER_INDX bound to: 289 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state22 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:168]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:38]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_coarseg8j.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_coarseg8j.v:31]
INFO: [Synth 8-3876] $readmem data file './awgn_real1_coarseg8j_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_coarseg8j.v:34]
INFO: [Synth 8-3876] $readmem data file './awgn_real1_coarseg8j_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_coarseg8j.v:35]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_gradiehbi.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_gradiehbi.v:31]
INFO: [Synth 8-3876] $readmem data file './awgn_real1_gradiehbi_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_gradiehbi.v:34]
INFO: [Synth 8-3876] $readmem data file './awgn_real1_gradiehbi_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_gradiehbi.v:35]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './awgn_real1_scaleLibs_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1_scaleLibs.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:38]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './modulate_bits_QAMbkb_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMbkb.v:24]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMcud.v:21]
INFO: [Synth 8-3876] $readmem data file './modulate_bits_QAMcud_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMcud.v:24]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './modulate_bits_QAMdEe_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMdEe.v:24]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './modulate_bits_QAMeOg_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/modulate_bits_QAMeOg.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter din4_WIDTH bound to: 6 - type: integer 
	Parameter din5_WIDTH bound to: 6 - type: integer 
	Parameter din6_WIDTH bound to: 6 - type: integer 
	Parameter din7_WIDTH bound to: 6 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_data_out_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1774]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/synth/design_1_rst_clk_wiz_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/synth/design_1_rst_clk_wiz_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (298#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (299#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (300#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (301#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (302#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (303#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/synth/design_1_rst_clk_wiz_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' has 10 connections declared, but only 7 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1273]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_300M_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/synth/design_1_rst_clk_wiz_300M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/synth/design_1_rst_clk_wiz_300M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
INFO: [Synth 8-3491] module 'SRL16' declared at '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (303#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (303#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_300M_0' (304#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/synth/design_1_rst_clk_wiz_300M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_300M' of module 'design_1_rst_clk_wiz_300M_0' has 10 connections declared, but only 8 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1281]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_zynq_ultra_ps_e_0_99M_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/synth/design_1_rst_zynq_ultra_ps_e_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/synth/design_1_rst_zynq_ultra_ps_e_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized3' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (304#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized3' (304#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_zynq_ultra_ps_e_0_99M_0' (305#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/synth/design_1_rst_zynq_ultra_ps_e_0_99M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_zynq_ultra_ps_e_0_99M' of module 'design_1_rst_zynq_ultra_ps_e_0_99M_0' has 10 connections declared, but only 7 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1290]
INFO: [Synth 8-638] synthesizing module 'design_1_rtc_0' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rtc_0/synth/design_1_rtc_0.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at '/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rtc_0/synth/design_1_rtc_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_rtc_0' (313#1) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rtc_0/synth/design_1_rtc_0.vhd:67]
WARNING: [Synth 8-7023] instance 'sd_fec_enc' of module 'design_1_sd_fec_enc_0' has 36 connections declared, but only 34 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1339]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 27 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 27 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-7023] instance 'src_data_fifo' of module 'design_1_src_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state10 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state11 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state12 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state13 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state14 bound to: 8'b10000000 
	Parameter C_S_AXI_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_top.v:107]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_K_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_K_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_N_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_N_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_MASK_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_MASK_V_DATA_1 bound to: 7'b0100100 
	Parameter ADDR_MASK_V_DATA_2 bound to: 7'b0101000 
	Parameter ADDR_MASK_V_DATA_3 bound to: 7'b0101100 
	Parameter ADDR_MASK_V_CTRL bound to: 7'b0110000 
	Parameter ADDR_NUM_BLOCKS_V_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_NUM_BLOCKS_V_CTRL bound to: 7'b0111000 
	Parameter ADDR_SRC_INC_PARITY_V_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_SRC_INC_PARITY_V_CTRL bound to: 7'b1000000 
	Parameter ADDR_RAW_BERR_V_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_RAW_BERR_V_CTRL bound to: 7'b1001000 
	Parameter ADDR_RAW_BLERR_V_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_RAW_BLERR_V_CTRL bound to: 7'b1010000 
	Parameter ADDR_COR_BERR_V_DATA_0 bound to: 7'b1010100 
	Parameter ADDR_COR_BERR_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_COR_BLERR_V_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_COR_BLERR_V_CTRL bound to: 7'b1100000 
	Parameter ADDR_ITER_CNT_V_DATA_0 bound to: 7'b1100100 
	Parameter ADDR_ITER_CNT_V_CTRL bound to: 7'b1101000 
	Parameter ADDR_BLOCK_CNT_V_DATA_0 bound to: 7'b1101100 
	Parameter ADDR_BLOCK_CNT_V_CTRL bound to: 7'b1110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:286]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff.v:40]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:73]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:76]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:77]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:78]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:79]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:80]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:81]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:82]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_data_out_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_top.v:942]
WARNING: [Synth 8-7023] instance 'stats' of module 'design_1_stats_0' has 36 connections declared, but only 35 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1398]
	Parameter dac00_enable bound to: 1'b1 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b001 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b0 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b000 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b0 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b000 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b0 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b000 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b0 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b000 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b0 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b000 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b0 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b000 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b0 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b000 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b1 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b001 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b1 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b001 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b000 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b000 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b000 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b000 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b000 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b000 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b000 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b000 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b000 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b000 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b000 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b000 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b000 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b000 
	Parameter adc33_mixer bound to: 2'b10 
	Parameter NMR_DAC_TILES bound to: 2 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_device_rom.sv:69]
	Parameter idle bound to: 3'b000 
	Parameter wait_for_start bound to: 3'b001 
	Parameter wait_for_drp bound to: 3'b010 
	Parameter check_subdrp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc1_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:348]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc2_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:349]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc3_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:350]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:352]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:353]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:354]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_rising_held_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:401]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_rising_held_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:416]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_rising_held_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:431]
WARNING: [Synth 8-3848] Net drp_req_adc1 in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:122]
WARNING: [Synth 8-3848] Net drp_req_adc2 in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:124]
WARNING: [Synth 8-3848] Net drp_req_adc3 in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:126]
WARNING: [Synth 8-3848] Net adc1_drpaddr in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:136]
WARNING: [Synth 8-3848] Net adc1_drpen in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:137]
WARNING: [Synth 8-3848] Net adc1_drpdi in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:138]
WARNING: [Synth 8-3848] Net adc1_drpwe in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:140]
WARNING: [Synth 8-3848] Net adc2_drpaddr in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:143]
WARNING: [Synth 8-3848] Net adc2_drpen in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:144]
WARNING: [Synth 8-3848] Net adc2_drpdi in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:145]
WARNING: [Synth 8-3848] Net adc2_drpwe in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:147]
WARNING: [Synth 8-3848] Net adc3_drpaddr in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:150]
WARNING: [Synth 8-3848] Net adc3_drpen in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:151]
WARNING: [Synth 8-3848] Net adc3_drpdi in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:152]
WARNING: [Synth 8-3848] Net adc3_drpwe in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:154]
WARNING: [Synth 8-3848] Net adc1_done in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:167]
WARNING: [Synth 8-3848] Net adc2_done in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:168]
WARNING: [Synth 8-3848] Net adc3_done in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:169]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:192]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:193]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_constants_config does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:194]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_bgt_fsm.v:116]
	Parameter ADC bound to: 1 - type: integer 
	Parameter NO_OF_SLICES bound to: 2 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:1031]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_const_config bound to: 3'b010 
	Parameter gnt_status bound to: 3'b011 
	Parameter gnt_por bound to: 3'b100 
	Parameter gnt_bgt bound to: 3'b101 
	Parameter gnt_user bound to: 3'b110 
	Parameter gnt_dummy_read bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc.v:300]
	Parameter ADC bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled.sv:123]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm.sv:1031]
	Parameter ADC bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled.sv:123]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2104]
WARNING: [Synth 8-6014] Unused sequential element adc1_end_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2105]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2106]
WARNING: [Synth 8-6014] Unused sequential element adc2_end_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2107]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2108]
WARNING: [Synth 8-6014] Unused sequential element adc3_end_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2109]
WARNING: [Synth 8-6014] Unused sequential element dac1_start_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2112]
WARNING: [Synth 8-6014] Unused sequential element dac1_end_stage_r_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:2113]
WARNING: [Synth 8-3848] Net adc1_pll_error in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:390]
WARNING: [Synth 8-3848] Net adc1_sm_reset in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:391]
WARNING: [Synth 8-3848] Net adc2_pll_error in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:394]
WARNING: [Synth 8-3848] Net adc2_sm_reset in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:395]
WARNING: [Synth 8-3848] Net adc3_pll_error in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:398]
WARNING: [Synth 8-3848] Net adc3_sm_reset in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:399]
WARNING: [Synth 8-3848] Net dac1_pll_error in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:409]
WARNING: [Synth 8-3848] Net dac1_sm_reset in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:410]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:449]
WARNING: [Synth 8-3848] Net adc2_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:459]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_i_0_por_fsm_top does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_por_fsm_top.sv:469]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 1 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 0 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 1I - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 0 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
WARNING: [Synth 8-7023] instance 'design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i' of module 'design_1_usp_rf_data_converter_0_i_0_rf_wrapper' has 359 connections declared, but only 358 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:1025]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_register_decode.v:146]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_drp_control.v:87]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2391]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2392]
WARNING: [Synth 8-6014] Unused sequential element adc02_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2404]
WARNING: [Synth 8-6014] Unused sequential element adc02_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2405]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2417]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2418]
WARNING: [Synth 8-6014] Unused sequential element adc10_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2619]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2620]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2632]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2633]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2645]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2646]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2658]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2659]
WARNING: [Synth 8-6014] Unused sequential element adc20_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2860]
WARNING: [Synth 8-6014] Unused sequential element adc20_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2861]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2873]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2874]
WARNING: [Synth 8-6014] Unused sequential element adc22_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2886]
WARNING: [Synth 8-6014] Unused sequential element adc22_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2887]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2899]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:2900]
WARNING: [Synth 8-6014] Unused sequential element adc30_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:3101]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_cal_freeze_input_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:3102]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:3114]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net dac1_reset_cnt in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:734]
WARNING: [Synth 8-3848] Net adc1_reset_cnt in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:807]
WARNING: [Synth 8-3848] Net adc2_reset_cnt in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:842]
WARNING: [Synth 8-3848] Net adc3_reset_cnt in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:877]
WARNING: [Synth 8-3848] Net adc20_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:469]
WARNING: [Synth 8-3848] Net adc21_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:470]
WARNING: [Synth 8-3848] Net adc22_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:471]
WARNING: [Synth 8-3848] Net adc23_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:472]
WARNING: [Synth 8-3848] Net adc30_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:473]
WARNING: [Synth 8-3848] Net adc31_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:474]
WARNING: [Synth 8-3848] Net adc32_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:475]
WARNING: [Synth 8-3848] Net adc33_control_i in module/entity design_1_usp_rf_data_converter_0_i_0_block does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_block.v:476]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:2372]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:2373]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:3892]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:391]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:1411]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:1412]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_1.v:1414]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:365]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 85 connections declared, but only 83 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1477]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 8 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 11 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 11 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'design_1_m00_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4551]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 21 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 21 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'design_1_m01_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4739]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'design_1_m02_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5202]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'design_1_m03_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5402]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'design_1_m04_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5590]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'design_1_m05_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5789]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 12 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'design_1_m06_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5989]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'design_1_m07_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:6189]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'design_1_m08_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:6389]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'design_1_m09_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:6589]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'design_1_m10_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:6789]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 16 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 20 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 24 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 27 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 31 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 32 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 34 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 37 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 45 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AWID_RIGHT bound to: 85 - type: integer 
	Parameter C_AWID_WIDTH bound to: 16 - type: integer 
	Parameter C_AW_WIDTH bound to: 101 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 101 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 1 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 2 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 18 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 146 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 146 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 146 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 3 - type: integer 
	Parameter C_BID_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 19 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 19 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 16 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 20 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 24 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 27 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 31 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 32 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 34 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 37 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 45 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ARID_RIGHT bound to: 85 - type: integer 
	Parameter C_ARID_WIDTH bound to: 16 - type: integer 
	Parameter C_AR_WIDTH bound to: 101 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 101 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 1 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 2 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 132 - type: integer 
	Parameter C_RID_WIDTH bound to: 16 - type: integer 
	Parameter C_R_WIDTH bound to: 148 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 86 connections declared, but only 84 given [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:7155]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000101000000000110000100000000000000000000000000000000000000000000010100000000011000001000000000000000000000000000000000000000000001010000000001110000000000000000000000000000000000000000000000000101000000000110100000000000000000000000000000000000000000000000010100000000011000000000000000000000000000000000000000000000000001010000000000011000000000000000000000000000000000000000000000000101000000000100000000000000000000000000000000000000000000000000010100000000000100000000000000000000000000000000000000000000000001010000000000001000000000000000000000000000000000000000000000000101000000000010000000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 352'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001001000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000101000000000110000100000000000000000000000000000000000000000000010100000000011000001000000000000000000000000000000000000000000001010000000001110000000000000000000000000000000000000000000000000101000000000110100000000000000000000000000000000000000000000000010100000000011000000000000000000000000000000000000000000000000001010000000000011000000000000000000000000000000000000000000000000101000000000100000000000000000000000000000000000000000000000000010100000000000100000000000000000000000000000000000000000000000001010000000000001000000000000000000000000000000000000000000000000101000000000010000000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 704'b00000000000000000000000000000000101000000000110000101111111111110000000000000000000000000000000010100000000011000001111111111111000000000000000000000000000000001010000000001110111111111111111100000000000000000000000000000000101000000000110111111111111111110000000000000000000000000000000010100000000011000000111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000101111111111111111110000000000000000000000000000000010100000000000101111111111111111000000000000000000000000000000001010000000000001111111111111111100000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 12 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 11'b00000000000 
	Parameter P_M_AXILITE_MASK bound to: 11'b00000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 11 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000101000000000110000100000000000000000000000000000000000000000000010100000000011000001000000000000000000000000000000000000000000001010000000001110000000000000000000000000000000000000000000000000101000000000110100000000000000000000000000000000000000000000000010100000000011000000000000000000000000000000000000000000000000001010000000000011000000000000000000000000000000000000000000000000101000000000100000000000000000000000000000000000000000000000000010100000000000100000000000000000000000000000000000000000000000001010000000000001000000000000000000000000000000000000000000000000101000000000010000000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 704'b00000000000000000000000000000000101000000000110000101111111111110000000000000000000000000000000010100000000011000001111111111111000000000000000000000000000000001010000000001110111111111111111100000000000000000000000000000000101000000000110111111111111111110000000000000000000000000000000010100000000011000000111111111111000000000000000000000000000000001010000000000011111111111111111100000000000000000000000000000000101000000000101111111111111111110000000000000000000000000000000010100000000000101111111111111111000000000000000000000000000000001010000000000001111111111111111100000000000000000000000000000000101000000000011111111111111111110000000000000000000000000000000010100000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 12'b011111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000100000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000110000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000110100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000111000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000110000010000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000110000100000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder__parameterized0 has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder__parameterized0 has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd__parameterized0 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_buser[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_axi_crossbar__parameterized0 has unconnected port m_axi_buser[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 3434.707 ; gain = 864.242 ; free physical = 265400 ; free virtual = 509141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3440.641 ; gain = 870.176 ; free physical = 265446 ; free virtual = 509188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3440.641 ; gain = 870.176 ; free physical = 265446 ; free virtual = 509188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3448.641 ; gain = 0.000 ; free physical = 265096 ; free virtual = 508843
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0_board.xdc] for cell 'design_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0_board.xdc] for cell 'design_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0.xdc] for cell 'design_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0.xdc] for cell 'design_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0.xdc] for cell 'design_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0.xdc] for cell 'design_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0_board.xdc] for cell 'design_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0_board.xdc] for cell 'design_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0.xdc] for cell 'design_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0.xdc] for cell 'design_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0_board.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0_board.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc:56]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Vivado 12-584] No ports matched 's_axi_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'adc0_clk_p'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dac0_clk_p'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'adc0_axis_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'dac0_axis_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0_clocks.xdc] for cell 'design_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0_clocks.xdc] for cell 'design_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_reg_0/design_1_chan_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/chan_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_reg_0/design_1_chan_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/chan_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ctrl_reg_0/design_1_dec_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/dec_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ctrl_reg_0/design_1_dec_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/dec_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_hard_data_reg_0/design_1_hard_data_reg_0_clocks.xdc] for cell 'design_1_i/hard_data_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_hard_data_reg_0/design_1_hard_data_reg_0_clocks.xdc] for cell 'design_1_i/hard_data_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc:88]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc:90]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_done_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_done_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_error_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_error_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3566.203 ; gain = 0.000 ; free physical = 264787 ; free virtual = 508546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  BUFG => BUFGCE: 3 instances
  FDR => FDRE: 114 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3566.207 ; gain = 0.004 ; free physical = 264780 ; free virtual = 508541
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 3566.207 ; gain = 995.742 ; free physical = 265118 ; free virtual = 508880
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 3570.125 ; gain = 999.660 ; free physical = 265119 ; free virtual = 508881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 225).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 228).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 236).
Applied set_property DONT_TOUCH = true for design_1_i/chan_ctrl_reg/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 247).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_reg/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i/gpio_reset/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 288).
Applied set_property DONT_TOUCH = true for design_1_i/hard_data_reg/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 296).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 303).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_300M/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 309).
Applied set_property DONT_TOUCH = true for design_1_i/rst_zynq_ultra_ps_e_0_99M/U0. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 315).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 325).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 333).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 340).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 345).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 352).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 357).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 362).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 367).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 372).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 377).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 382).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 387).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 392).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 397).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst. (constraint file  /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/dont_touch.xdc, line 402).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/chan_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/chan_ctrl_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/concat_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/const_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/data_source. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_add_keep. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_add_keep_trim. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_data_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ip_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ip_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_keep_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_op_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_op_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_stat_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/demod. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_add_keep. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_add_keep_trim. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_ctrl_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_data_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_ip_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_ip_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_keep_ctrl_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_op_mon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_op_probe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gpio_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hard_chan_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hard_data_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/llr_reinterpret. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/llr_reshape. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mod_and_chan. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_300M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_zynq_ultra_ps_e_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rtc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sd_fec_dec. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sd_fec_enc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/src_data_broadcast. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/src_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/stats. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/cdc_arstn_0i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/cdc_done_0i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/cdc_error_0i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/cdc_arstn_0i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/chan_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_keep_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_keep_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hard_chan_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/src_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/chan_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dec_keep_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/enc_keep_ctrl_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hard_chan_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/src_data_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 3570.125 ; gain = 999.660 ; free physical = 265065 ; free virtual = 508826
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'adc01_ds_change_count_0_reg[11:0]' into 'adc00_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:427]
INFO: [Synth 8-4471] merging register 'adc02_ds_change_count_0_reg[11:0]' into 'adc00_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:433]
INFO: [Synth 8-4471] merging register 'adc03_ds_change_count_0_reg[11:0]' into 'adc00_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:439]
INFO: [Synth 8-5546] ROM "adc00_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc00_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc00_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc00_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc00_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc01_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc01_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc01_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc01_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc01_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc02_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc02_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc02_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc02_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc02_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc03_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc03_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc03_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc03_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc03_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'adc11_ds_change_count_0_reg[11:0]' into 'adc10_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:971]
INFO: [Synth 8-4471] merging register 'adc12_ds_change_count_0_reg[11:0]' into 'adc10_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:977]
INFO: [Synth 8-4471] merging register 'adc13_ds_change_count_0_reg[11:0]' into 'adc10_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:983]
INFO: [Synth 8-5546] ROM "adc10_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc10_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc10_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc10_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc10_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc11_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc11_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc11_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc11_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc11_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc12_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc12_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc12_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc12_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc12_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc13_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc13_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc13_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc13_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc13_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'adc21_ds_change_count_0_reg[11:0]' into 'adc20_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1515]
INFO: [Synth 8-4471] merging register 'adc22_ds_change_count_0_reg[11:0]' into 'adc20_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1521]
INFO: [Synth 8-4471] merging register 'adc23_ds_change_count_0_reg[11:0]' into 'adc20_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1527]
INFO: [Synth 8-5546] ROM "adc20_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc20_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc20_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc20_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc20_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc21_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc21_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc21_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc21_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc21_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc22_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc22_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc22_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc22_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc22_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc23_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc23_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc23_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc23_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc23_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'adc31_ds_change_count_0_reg[11:0]' into 'adc30_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2059]
INFO: [Synth 8-4471] merging register 'adc32_ds_change_count_0_reg[11:0]' into 'adc30_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2065]
INFO: [Synth 8-4471] merging register 'adc33_ds_change_count_0_reg[11:0]' into 'adc30_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2071]
INFO: [Synth 8-5546] ROM "adc30_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc30_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc30_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc30_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc30_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc31_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc31_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc31_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc31_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc31_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc32_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc32_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc32_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc32_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc32_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc33_ds_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc33_ds_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc33_ds_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc33_ds_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc33_ds_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "dac00_dg_enable_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_inc_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_pulse_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_i_value_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_q_value_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_mult_control_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_8_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_9_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_10_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac00_dg_init_11_0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'data_source_top_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'data_source_top_CNTRL_s_axi'
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1043]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1037]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1041]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1039]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1939_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:655]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'monitor_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'monitor_CNTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'p_028_0_i_reg_2386_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1952]
INFO: [Synth 8-4471] merging register 'p_028_0_i_1_reg_2396_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1944]
INFO: [Synth 8-4471] merging register 'p_028_0_i_2_reg_2406_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1924]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_reg_2421_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:2181]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_reg_2421_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1928]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_1_reg_2431_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:2183]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_1_reg_2431_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1934]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_2_reg_2441_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:2185]
INFO: [Synth 8-4471] merging register 'p_028_0_i4_2_reg_2441_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func1.v:1922]
INFO: [Synth 8-4471] merging register 'p_028_0_i_reg_2386_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1952]
INFO: [Synth 8-4471] merging register 'p_028_0_i_1_reg_2396_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1944]
INFO: [Synth 8-4471] merging register 'p_028_0_i_2_reg_2406_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1924]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_reg_2421_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:2181]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_reg_2421_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1926]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_1_reg_2431_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:2183]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_1_reg_2431_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1934]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_2_reg_2441_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:2185]
INFO: [Synth 8-4471] merging register 'p_028_0_i3_2_reg_2441_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func2.v:1922]
INFO: [Synth 8-4471] merging register 'p_028_0_i_reg_2386_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1952]
INFO: [Synth 8-4471] merging register 'p_028_0_i_1_reg_2396_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1944]
INFO: [Synth 8-4471] merging register 'p_028_0_i_2_reg_2406_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1924]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_reg_2421_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:2181]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_reg_2421_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1926]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_1_reg_2431_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:2183]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_1_reg_2431_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1932]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_2_reg_2441_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:2185]
INFO: [Synth 8-4471] merging register 'p_028_0_i2_2_reg_2441_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func3.v:1922]
INFO: [Synth 8-4471] merging register 'p_028_0_i_reg_2386_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1952]
INFO: [Synth 8-4471] merging register 'p_028_0_i_1_reg_2396_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1936]
INFO: [Synth 8-4471] merging register 'p_028_0_i_2_reg_2406_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1924]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_reg_2421_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:2181]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_reg_2421_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_reg_2386_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1938]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_1_reg_2431_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:2183]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_1_reg_2431_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_1_reg_2396_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1950]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_2_reg_2441_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:2185]
INFO: [Synth 8-4471] merging register 'p_028_0_i1_2_reg_2441_pp0_iter1_reg_reg[1:0]' into 'p_028_0_i_2_reg_2406_reg[1:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_func4.v:1922]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_payload_B_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5451]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_payload_A_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5445]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_4_V_0_payload_B_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5425]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_4_V_0_payload_A_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5419]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_3_V_0_payload_B_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5413]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_3_V_0_payload_A_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5407]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_2_V_0_payload_B_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5401]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_2_V_0_payload_A_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5395]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_1_V_0_payload_B_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5389]
WARNING: [Synth 8-3936] Found unconnected internal register 'chan_data_1_V_0_payload_A_reg' and it is trimmed from '40' to '38' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/737d/hdl/verilog/demod_4x.v:5383]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:1122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:1120]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real1.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:1120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:1122]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag1.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:1120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:1122]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real2.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:1122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:1120]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag2.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:1120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:1122]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real3.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:1122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:1120]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag3.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:1120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:1122]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_real4.v:718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:1124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:1126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:1122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:1120]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_1996_reg' and it is trimmed from '49' to '45' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/awgn_imag4.v:718]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_6_reg_1511_reg[5:0]' into 'tmp_10_cast_reg_1505_reg[5:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1418]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1385]
WARNING: [Synth 8-3936] Found unconnected internal register 'snr_mod_V_reg_1453_reg' and it is trimmed from '17' to '15' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_payload_B_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1492]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_in_V_0_payload_A_reg' and it is trimmed from '64' to '58' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/b3b6/hdl/verilog/mod_and_chan_4x.v:1486]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'stats_top_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'stats_top_CNTRL_s_axi'
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_payload_B_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_top.v:785]
WARNING: [Synth 8-3936] Found unconnected internal register 'fe_status_V_V_0_payload_A_reg' and it is trimmed from '40' to '24' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/54ed/hdl/verilog/stats_top.v:779]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_tile_config.sv:218]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_tile_config'
INFO: [Synth 8-4471] merging register 'adc0_drpwe_reg' into 'adc0_drpen_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_constants_config.sv:455]
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'design_1_usp_rf_data_converter_0_i_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_bgt_fsm'
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_i_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'design_1_usp_rf_data_converter_0_i_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_usp_rf_data_converter_0_i_0_drp_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'data_source_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'data_source_top_CNTRL_s_axi'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'monitor_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'monitor_CNTRL_s_axi'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 3 
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 3 
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 3 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 2 
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 2 
WARNING: [Synth 8-6792] Large memory block ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = -1, Minimum required pipeline stages = 2 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_i_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_i_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:10 ; elapsed = 00:02:26 . Memory (MB): peak = 3570.125 ; gain = 999.660 ; free physical = 261228 ; free virtual = 505023
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/src_data_broadcast/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis__parameterized6) to 'design_1_i/src_data_broadcast/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |design_1_clk_wiz_0_clk_wiz__GC0                                    |           1|         4|
|2     |demod_4x__GB0                                                      |           1|     32986|
|3     |demod_4x__GB1                                                      |           1|     20653|
|4     |mod_and_chan_4x__GB0                                               |           1|     24790|
|5     |mod_and_chan_4x__GB1                                               |           1|      7858|
|6     |mod_and_chan_4x__GB2                                               |           1|      7956|
|7     |muxpart__1030_design_1_usp_rf_data_converter_0_i_0_register_decode |           1|     41213|
|8     |design_1_usp_rf_data_converter_0_i_0_register_decode__GB1          |           1|      5616|
|9     |design_1_usp_rf_data_converter_0_i_0_block__GC0                    |           1|     25267|
|10    |design_1__GCB0                                                     |           1|     29160|
|11    |design_1__GCB1                                                     |           1|     11976|
|12    |design_1__GCB2                                                     |           1|     21458|
|13    |design_1__GCB3                                                     |           1|     33624|
|14    |design_1__GCB4                                                     |           1|     11127|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[64]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[65]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[66]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[67]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[68]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[69]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[70]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[71]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[72]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[73]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[96]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[97]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[98]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[99]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[100]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[101]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[102]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[103]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[104]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[105]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[32]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[33]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[34]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[35]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[36]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[37]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[38]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[39]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[40]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[41]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_1_reg_1715_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[0]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[1]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[2]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[3]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[4]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[5]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[6]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[7]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[8]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_reg[9]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_96_reg_1687_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[64]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[65]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[66]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[67]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[68]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[69]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[70]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[71]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[72]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[73]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_2_reg_1743_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[96]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[97]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[98]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[99]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[100]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[101]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[102]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[103]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[104]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[105]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_3_reg_1771_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[32]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[33]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[34]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[35]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[36]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[37]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[38]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[39]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[40]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[41]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_344_1_reg_1715_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[0]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[1]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[2]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[3]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[4]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[5]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[6]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[7]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[8]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/p_Val2_s_reg_1656_reg[9]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_imag3_fu_377/tmp_264_reg_1687_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[64]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[65]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[66]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[67]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[68]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[69]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[70]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[71]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[72]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[73]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_2_reg_1743_pp0_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[96]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[97]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[98]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[99]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[100]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[101]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[102]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[103]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[104]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/p_Val2_s_reg_1656_pp0_iter1_reg_reg[105]' (FDE) to 'design_1_i/mod_and_chan/insti_1/grp_awgn_real3_fu_364/tmp_128_3_reg_1771_pp0_iter1_reg_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mod_and_chan/insti_1/\grp_awgn_imag3_fu_377/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mod_and_chan/insti_2/\grp_awgn_imag4_fu_403/ap_CS_fsm_reg[0] )
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg is absorbed into DSP demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
DSP Report: operator demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg0 is absorbed into DSP demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_2_reg_2406_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_1_reg_2396_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_reg_2386_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_2_reg_2406_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_1_reg_2396_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_reg_2386_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_2_reg_2406_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_1_reg_2396_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_reg_2386_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_2_reg_2406_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_1_reg_2396_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_reg_2386_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_2_reg_2406_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_1_reg_2396_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func4_fu_530/\p_028_0_i_reg_2386_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_2_reg_2406_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_1_reg_2396_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func3_fu_508/\p_028_0_i_reg_2386_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_2_reg_2406_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_1_reg_2396_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func2_fu_486/\p_028_0_i_reg_2386_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_2_reg_2406_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_1_reg_2396_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func1_fu_464/\p_028_0_i_reg_2386_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\demod4_INTERCEPT_V_2_U/demod_func1_demodhbi_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\demod3_INTERCEPT_V_2_U/demod_func1_demodhbi_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\demod2_INTERCEPT_V_2_U/demod_func1_demodhbi_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\demod1_INTERCEPT_V_2_U/demod_func1_demodhbi_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func4_fu_530/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func3_fu_508/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func2_fu_486/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_demod_func1_fu_464/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hard_bit_inc_V_reg_16350_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hard_bit_inc_V_reg_16350_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hard_bit_inc_V_reg_16350_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\demod4_INTERCEPT_V_2_2_reg_2576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\demod3_INTERCEPT_V_2_2_reg_2576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\demod2_INTERCEPT_V_2_2_reg_2576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\demod1_INTERCEPT_V_2_2_reg_2576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\demod2_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\demod1_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func4_fu_530/\demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func3_fu_508/\demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func2_fu_486/\demod2_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_demod_func1_fu_464/\demod1_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg_reg[14] )
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff0_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff1_reg is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff0_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff1_reg is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff0_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff1_reg is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg is absorbed into DSP mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: operator mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg0 is absorbed into DSP mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff0_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: register mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff1_reg is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
DSP Report: operator mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/tmp_product is absorbed into DSP mod_and_chan_4x_mjbC_U34/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_6_reg_1511_reg[45] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[16]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[15]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[14]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[13]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[12]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[11]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[10]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[9]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[8]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[7]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[6]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[5]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[4]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[3]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[2]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[1]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[0]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module awgn_real1.
WARNING: [Synth 8-3332] Sequential element (mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module awgn_real1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc20_ds_change_count_0_reg[11:0]' into 'inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1509]
INFO: [Synth 8-4471] merging register 'inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_change_count_0_reg[11:0]' into 'inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_change_count_0_reg[11:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2053]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 35 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 129 bits.
WARNING: [Synth 8-6792] Large memory block ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5784] Optimized 15 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 124 bits, new ram width 109 bits.
WARNING: [Synth 8-6792] Large memory block ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:707]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_id_reg[0:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:725]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[23:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[23:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:708]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_user_reg[23:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[23:0]' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f22d/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:635]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 33 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dec_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "dec_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5784] Optimized 20 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 64 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"chan_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "chan_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "chan_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 16 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"enc_keep_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "enc_keep_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 16 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"dec_keep_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "dec_keep_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/4dff/hdl/verilog/data_source_top_mul_31s_18ns_dEe.v:24]
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
INFO: [Synth 8-5784] Optimized 19 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 145 bits.
WARNING: [Synth 8-6792] Large memory block ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
WARNING: [Synth 8-6792] Large memory block ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:12 . Memory (MB): peak = 3570.125 ; gain = 999.660 ; free physical = 258184 ; free virtual = 502245
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |design_1_clk_wiz_0_clk_wiz__GC0                                    |           1|         4|
|2     |demod_4x__GB0                                                      |           1|     21475|
|3     |demod_4x__GB1                                                      |           1|      6662|
|4     |mod_and_chan_4x__GB0                                               |           1|     17824|
|5     |mod_and_chan_4x__GB1                                               |           1|      6301|
|6     |mod_and_chan_4x__GB2                                               |           1|      6410|
|7     |muxpart__1030_design_1_usp_rf_data_converter_0_i_0_register_decode |           1|       307|
|8     |design_1_usp_rf_data_converter_0_i_0_register_decode__GB1          |           1|       307|
|9     |design_1_usp_rf_data_converter_0_i_0_block__GC0                    |           1|     13460|
|10    |design_1__GCB0                                                     |           1|     18490|
|11    |design_1__GCB1                                                     |           1|     11698|
|12    |design_1__GCB2                                                     |           1|      9422|
|13    |design_1__GCB3                                                     |           1|     24992|
|14    |design_1__GCB4                                                     |           1|      9594|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:04:17 . Memory (MB): peak = 4843.637 ; gain = 2273.172 ; free physical = 256126 ; free virtual = 500320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 19 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 145 bits.
INFO: [Synth 8-5582] The block RAM "design_1_i/i_4/src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6792] Large memory block ("design_1_i/i_4/src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("design_1_i/i_4/src_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5784] Optimized 35 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 164 bits, new ram width 129 bits.
INFO: [Synth 8-5582] The block RAM "design_1_i/i_1/hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6792] Large memory block ("design_1_i/i_1/hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("design_1_i/i_1/hard_chan_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5784] Optimized 15 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 124 bits, new ram width 109 bits.
INFO: [Synth 8-5582] The block RAM "design_1_i/i_1/enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6792] Large memory block ("design_1_i/i_1/enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
WARNING: [Synth 8-6793] RAM ("design_1_i/i_1/enc_data_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 0 
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 33 bits.
INFO: [Synth 8-5556] The block RAM "design_1_i/i_2/dec_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "design_1_i/i_2/dec_ctrl_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:05:11 . Memory (MB): peak = 5109.371 ; gain = 2538.906 ; free physical = 255750 ; free virtual = 499978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |design_1_clk_wiz_0_clk_wiz__GC0                                    |           1|         4|
|2     |mod_and_chan_4x__GB1                                               |           1|      6371|
|3     |muxpart__1030_design_1_usp_rf_data_converter_0_i_0_register_decode |           1|        98|
|4     |design_1_usp_rf_data_converter_0_i_0_register_decode__GB1          |           1|       307|
|5     |design_1_usp_rf_data_converter_0_i_0_block__GC0                    |           1|     13448|
|6     |design_1__GCB0                                                     |           1|     18490|
|7     |design_1__GCB1                                                     |           1|     10819|
|8     |design_1__GCB2                                                     |           1|      9422|
|9     |design_1__GCB3                                                     |           1|     24992|
|10    |design_1__GCB4                                                     |           1|      9636|
|11    |design_1_mod_and_chan_0_GT0                                        |           1|     24444|
|12    |design_1_demod_0_GT0                                               |           1|     28330|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/mod_and_chan/insti_1/snr_V_read_reg_1651_pp0_iter5_reg_reg' (RAMB18E2_2) to 'design_1_i/mod_and_chan/insti_1/snr_V_read_reg_1651_pp0_iter5_reg_reg__0'
INFO: [Synth 8-7053] The timing for the instance design_1_i/mod_and_chan/insti_1/snr_V_read_reg_1651_pp0_iter5_reg_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_4/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_0/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_0/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/stats/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/stats/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/stats/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/stats/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/i_1/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'design_1_i/mod_and_chan/insti_0/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg' (RAMB18E2_2) to 'design_1_i/mod_and_chan/insti_0/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0'
INFO: [Synth 8-7053] The timing for the instance design_1_i/mod_and_chan/insti_0/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:41 ; elapsed = 00:06:49 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 256182 ; free virtual = 500711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |design_1_clk_wiz_0_clk_wiz__GC0                                    |           1|         4|
|2     |mod_and_chan_4x__GB1                                               |           1|      3377|
|3     |muxpart__1030_design_1_usp_rf_data_converter_0_i_0_register_decode |           1|        45|
|4     |design_1_usp_rf_data_converter_0_i_0_register_decode__GB1          |           1|       261|
|5     |design_1_usp_rf_data_converter_0_i_0_block__GC0                    |           1|      5789|
|6     |design_1__GCB0                                                     |           1|     11830|
|7     |design_1__GCB1                                                     |           1|      5209|
|8     |design_1__GCB2                                                     |           1|      5894|
|9     |design_1__GCB3                                                     |           1|     12664|
|10    |design_1__GCB4                                                     |           1|      5374|
|11    |design_1_mod_and_chan_0_GT0                                        |           1|     12938|
|12    |design_1_demod_0_GT0                                               |           1|     15302|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance design_1_i/mod_and_chan/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/mod_and_chan/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/stats/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/stats/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/stats/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/stats/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_100 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_101 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_102 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_104 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_105 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_106 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_108 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-223] decloning instance 'design_1_i/mod_and_chan/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0__0' (RAMB18E2_2) to 'design_1_i/mod_and_chan/inst/snr_V_read_reg_1651_pp0_iter5_reg_reg__0'
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag3_fu_377/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_imag3_fu_377/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag3_fu_377/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_imag3_fu_377/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag3_fu_377/icmp23_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_imag3_fu_377/icmp23_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag3_fu_377/icmp35_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_imag3_fu_377/icmp35_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real3_fu_364/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_real3_fu_364/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real3_fu_364/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_real3_fu_364/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real3_fu_364/icmp15_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_real3_fu_364/icmp15_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real3_fu_364/icmp18_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_real3_fu_364/icmp18_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real1_fu_312/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_real1_fu_312/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real1_fu_312/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_real1_fu_312/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real1_fu_312/icmp23_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_real1_fu_312/icmp23_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real1_fu_312/icmp30_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_real1_fu_312/icmp30_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag1_fu_325/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_imag1_fu_325/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag1_fu_325/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_imag1_fu_325/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag1_fu_325/icmp23_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_imag1_fu_325/icmp23_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag1_fu_325/icmp35_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_imag1_fu_325/icmp35_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real2_fu_338/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_real2_fu_338/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real2_fu_338/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_real2_fu_338/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real2_fu_338/icmp22_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_real2_fu_338/icmp22_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real2_fu_338/icmp25_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_real2_fu_338/icmp25_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag2_fu_351/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_imag2_fu_351/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag2_fu_351/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_imag2_fu_351/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag2_fu_351/icmp23_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_imag2_fu_351/icmp23_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag2_fu_351/icmp35_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_imag2_fu_351/icmp35_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag4_fu_403/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_imag4_fu_403/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag4_fu_403/icmp11_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_imag4_fu_403/icmp11_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag4_fu_403/icmp23_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_imag4_fu_403/icmp23_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_imag4_fu_403/icmp34_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_imag4_fu_403/icmp34_reg_1748_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real4_fu_390/icmp_reg_1664_reg[0] is being inverted and renamed to inst/grp_awgn_real4_fu_390/icmp_reg_1664_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real4_fu_390/icmp1_reg_1692_reg[0] is being inverted and renamed to inst/grp_awgn_real4_fu_390/icmp1_reg_1692_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real4_fu_390/icmp5_reg_1720_reg[0] is being inverted and renamed to inst/grp_awgn_real4_fu_390/icmp5_reg_1720_reg[0]_inv.
INFO: [Synth 8-5365] Flop inst/grp_awgn_real4_fu_390/icmp9_reg_1748_reg[0] is being inverted and renamed to inst/grp_awgn_real4_fu_390/icmp9_reg_1748_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst/cdc_error_0i:src_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/cdc_done_0i:src_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:05 ; elapsed = 00:07:14 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255750 ; free virtual = 500485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:05 ; elapsed = 00:07:14 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255749 ; free virtual = 500484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:22 ; elapsed = 00:07:32 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255937 ; free virtual = 500672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:22 ; elapsed = 00:07:32 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255937 ; free virtual = 500672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:25 ; elapsed = 00:07:35 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255718 ; free virtual = 500453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:26 ; elapsed = 00:07:36 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255718 ; free virtual = 500454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     3|
|2     |BUFG_GT         |     2|
|3     |BUFG_PS         |     1|
|4     |CARRY8          |   806|
|5     |DSP_ALU         |     8|
|6     |DSP_ALU_1       |    86|
|7     |DSP_A_B_DATA    |    84|
|8     |DSP_A_B_DATA_1  |     8|
|9     |DSP_A_B_DATA_2  |     1|
|10    |DSP_A_B_DATA_3  |     1|
|11    |DSP_C_DATA      |    10|
|12    |DSP_C_DATA_1    |    84|
|13    |DSP_MULTIPLIER  |    94|
|14    |DSP_M_DATA      |     8|
|15    |DSP_M_DATA_1    |    86|
|16    |DSP_OUTPUT      |     1|
|17    |DSP_OUTPUT_1    |    93|
|18    |DSP_PREADD      |    94|
|19    |DSP_PREADD_DATA |    94|
|20    |FE              |     2|
|21    |HSADC           |     4|
|22    |HSDAC           |     2|
|23    |LUT1            |   922|
|24    |LUT2            |  4193|
|25    |LUT3            |  6017|
|26    |LUT4            |  3888|
|27    |LUT5            |  5864|
|28    |LUT6            | 10942|
|29    |MMCME4_ADV      |     1|
|30    |MUXCY           |    31|
|31    |MUXF7           |   854|
|32    |MUXF8           |   278|
|33    |PS8             |     1|
|34    |RAM32M16        |    54|
|35    |RAMB18E2_10     |    14|
|36    |RAMB18E2_11     |     2|
|37    |RAMB18E2_12     |     2|
|38    |RAMB18E2_2      |     1|
|39    |RAMB18E2_6      |     2|
|40    |RAMB18E2_7      |    18|
|41    |RAMB18E2_8      |    18|
|42    |RAMB18E2_9      |     2|
|43    |RAMB36E2        |     2|
|44    |RAMB36E2_10     |     8|
|45    |RAMB36E2_11     |    13|
|46    |RAMB36E2_13     |     1|
|47    |RAMB36E2_14     |     2|
|48    |RAMB36E2_15     |   128|
|49    |RAMB36E2_16     |    96|
|50    |SRL16           |     3|
|51    |SRL16E          |   818|
|52    |SRLC32E         |    70|
|53    |XORCY           |    32|
|54    |FDCE            |   268|
|55    |FDPE            |   181|
|56    |FDR             |    24|
|57    |FDRE            | 39276|
|58    |FDSE            |  1621|
|59    |IBUF            |     2|
|60    |IBUFDS          |     1|
|61    |OBUF            |    11|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:26 ; elapsed = 00:07:36 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 255719 ; free virtual = 500454
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2522 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:07:07 . Memory (MB): peak = 5113.293 ; gain = 2417.262 ; free physical = 265075 ; free virtual = 509810
Synthesis Optimization Complete : Time (s): cpu = 00:05:28 ; elapsed = 00:07:41 . Memory (MB): peak = 5113.293 ; gain = 2542.828 ; free physical = 265096 ; free virtual = 509808
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5113.293 ; gain = 0.000 ; free physical = 264877 ; free virtual = 509589
INFO: [Netlist 29-17] Analyzing 2183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/data_source/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/data_source/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/data_source/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/data_source/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/snr_V_read_reg_1651_pp0_iter5_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/snr_V_read_reg_1651_pp0_iter5_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__0__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__1__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__2__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q0_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__0__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__1__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__2__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/mod_and_chan/inst/q2_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q10_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q12_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q12_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q14_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q4_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q6_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/stats/q8_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance design_1_i/clk_wiz/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5113.293 ; gain = 0.000 ; free physical = 264964 ; free virtual = 509676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 185 instances were transformed.
  (CARRY4) => CARRY8: 4 instances
  BUFG => BUFGCE: 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 94 instances
  FDR => FDRE: 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 54 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1655 Infos, 782 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:57 ; elapsed = 00:08:20 . Memory (MB): peak = 5113.293 ; gain = 3257.883 ; free physical = 266342 ; free virtual = 511054
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5113.293 ; gain = 0.000 ; free physical = 266342 ; free virtual = 511054
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 5113.293 ; gain = 0.000 ; free physical = 266327 ; free virtual = 511053
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 02:25:05 2019...
