<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 7 FPGAs and SoC FPGAs I-Series</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">

    <link rel="stylesheet" href="/css/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_I_Series_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Agilex™ FPGA Portfolio</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_overview.html">Agilex™ 7 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Agilex™ 7 FPGA and SoC FPGA I-Series</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Agilex™ 7 FPGA and SoC FPGA I-Series</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>I-Series devices offer the highest-performance I/O interfaces to address bandwidth-intensive applications. Manufactured on Intel 10 nm SuperFin process technology, this series builds upon F-Series device features offering transceiver rates up to 116 Gbps, PCIe 5.0 support, and cache- and memory-coherent attach to processors with Compute Express Link (CXL)<sup>1</sup>.​</p>
                        <p><a href="">Read more about Agilex™ 7 FPGA product brief ›</a></p>
                        <p><a href="">Get started with the design journey ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_I_Series_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_I_Series_product_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Design Hub</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Optimized for -------------------------------->
    <!-- Optimized -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_without_slider">
            <div class="container">
                <div class="row">
                    <div class="mv_maximize col-xs-12">
                        <h2 class="mb-4">Interconnect Innovations</h2>
                    </div>
                </div>
                <div class="row">
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <p class="mv_headline_font">116
                                <span class="mv_maximize_bottom">Gbps</span>
                            </p>
                            <p class="">better performance-per-watt vs 7 nm node competitors<sup>1</sup></p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>The industry’s</h4>
                            <p class="mv_headline_font">1
                                <span style="align-self: start; padding-top: 0px;" class="mv_maximize_bottom">st</span>
                            </p>
                            <p class="">lower total power consumption vs Stratix® 10 FPGAs</p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <p class="mv_headline_font">4
                                <span class="mv_maximize_bottom">X</span>
                            </p>
                            <p class="">transceivers​</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Optimized slider -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_slider">
            <div class="container">
                <div class="mv_maximize">
                    <h2 class="mb-4">Interconnect Innovations</h2>
                </div>
                <div class="mv_main_spark owl-carousel owl-theme mv_maximize_carousel">
                    <div class="mv_maximize_comntent">
                        <p class="mv_headline_font">116
                            <span class="mv_maximize_bottom">Gbps</span>
                        </p>
                        <p class="">better performance-per-watt vs 7 nm node competitors<sup>1</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>The industry’s</h4>
                        <p class="mv_headline_font">1
                            <span style="align-self: start; padding-top: 0px;" class="mv_maximize_bottom">st</span>
                        </p>
                        <p class="">lower total power consumption vs Stratix® 10 FPGAs</p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <p class="mv_headline_font">4
                            <span class="mv_maximize_bottom">X</span>
                        </p>
                        <p class="">transceivers​</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!---------------------------- I-Series Chip ------------------------------>
    <section>
        <div class="mv_deploy_nav_tab" style="background-color: #f7f7f7 !important;">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills justify-content-lg-center" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-solid fa-microchip"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">I-Series Chip Image</p>
                                </div>
                            </div>
                        </button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-brands fa-youtube"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">Watch Video</p>
                                </div>
                            </div>
                        </button>
                    </li>
                </ul>
            </div>
            <div class="container">
                <div class="tab-content mv_accelerate_padd" id="pills-tabContent" style="background-color: #f7f7f7 !important;">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6">
                                        <img class="w-100" src="/img/mv_image/agilex-i-series-chip-graphic.png.rendition.intel.web.864.486.png" alt="">
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300;">Accelerate Workloads with Seamless Integration and High Bandwidth Processor Interfaces</h3>
                                        <p>In addition to fast and flexible programmable logic, Intel Agilex® 7 FPGAs feature high-bandwidth interfaces suitable for multiple applications across different markets.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                       <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6">
                                        <video class="w-100" controls loop>
                                            <source src="/img/mv_video/video.mp4">
                                        </video>
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300; padding-top:1rem;">Industry-Leading FPGA with R-Tile Chiplet</h3>
                                        <p>Learn more about how the R-Tile chiplet accelerates targeted data center and high-performance computing (HPC) workloads, empowering you to crunch numbers, analyze trends, and make record-time decisions with PCIe 5.0 and CXL 1.1 with some 2.0 features.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Benefits ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Benefits</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">Support the Most Demanding Bandwidth Requirements</h4>
                            <p>Support industry-leading data rates up to 116 Gbps for a wide range of applications while supporting demanding bandwidth requirements with configurable networking support, including hard media access control (MAC), physical coding sublayer (PCS), and forward error correction (FEC) for Ethernet rates up to 400GE.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">High-performance and Scalable with Fast Data Transfer Rates</h4>
                            <p>Optimize I/O functionality allowing multiple hosts to connect through PCI Express (PCIe) 5.0 x16 Interface for high-performance and scalability, with data transfer rates from 2.5 giga transfers per second (GT/s) to 32.0 GT/s.</p>
                        </div>
                        <div style="padding: 16px;" class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 350;">High-Speed, Low-Latency Cache and Memory-Coherent Interface</h4>
                            <p>The new Compute Express Link (CXL) protocol provides a high-speed, low-latency cache, and memory-coherent interface to CPUs and workload accelerators for optimal workload acceleration and connection to FPGA-based discrete accelerators.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

     <!---------------------------------- Use Cases ------------------------------------->
     <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h1 class="mb-3" style="font-weight: 350; text-align: center;">Use Cases and Applications</h1>
                <div class="row justify-content-center">
                    <div style="padding:16px;" class="col-md-6 col-sm-6">
                        <div class="row">
                            <div class="col-lg-5">
                                <p>Image expired or lacks renditions. See <a class="b_special_a" href="">link</a> for details.</p>
                            </div>
                            <div class="col-lg-7">
                                <h4 style="font-weight: 350;"><a class="b_special_a" href="">I-Series Addresses 400G IPU and Networking Solutions Requirements</a></h4>
                                <p>Learn how I-Series devices deliver peak capacity, power efficiency, and performance for cloud (CSPs) and communications service providers (CoSPs) to improve revenue from infrastructure investment, lower total cost of ownership (TCO), increase networking capacity, security, and compute efficiency.</p>
                                <a class="mv_read_the_btn" href="">Read the solution brief</a>
                            </div>
                        </div>
                    </div>
                    <div style="padding:16px;" class="col-md-6 col-sm-6">
                        <div class="row">
                            <div class="col-lg-5">
                                <img class="w-100 mb-3" src="/img/mv_image/adobestock-243112971_1920-1080.avif" alt="">
                            </div>
                            <div class="col-lg-7">
                                <h4 style="font-weight: 350;"><a class="b_special_a" href="">Agilex™ 7 FPGAs Target IPUs, SmartNICs, and 5G Networks</a></h4>
                                <p>From edge to cloud, security challenges in the form of cyberattacks and data breaches loom ever larger as attacks on high-speed networks multiply. With the growing threats of cyberattacks and data breaches, use cases for secure, encrypted communications are plentiful, ranging from Open vSwitch (OvS), 5G network, and network storage.</p>
                                <a class="mv_read_the_btn" href="">Read the whitepaper</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Key Features ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Key Features</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Logic Elements (LEs)</a></h4>
                            <p>Innovations allow over 4 million LEs in a single monolithic fabric.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Heterogeneous 3D SiP Transceivers</a></h4>
                            <p>Transceivers on heterogeneous 3D system-in-package (SiP) tiles support bandwidth capacities ranging up to 32 Gbps NRZ, and up to 116 Gbps PAM4.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">High-Performance Crypto Blocks</a></h4>
                            <p>Hardened 200G (Half Duplex) crypto cores supporting AES-GCM encryption/decryption, MACsec IP to secure network traffic.</p>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Quad-core Arm Cortex-A53 SoC</a></h4>
                            <p>Integrated hardened quad-core Arm Cortex-A53 processor option.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Product Brief</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Device Overview</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community​</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer mb-1" style="font-size: 12px;"><sup>1</sup> Performance varies by use, configuration and other factors. Learn more at <a class="b_special_a1" href="">www.Intel.com/PerformanceIndex</a>. Results may vary. Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.</div>
        <div class="disclaimer mb-1" style="font-size: 12px;"><sup>2</sup> Based on PCI-SIG listed FPGAs, Intel Agilex® FPGA R-Tile PCIe IP (5.0 x16 at 32 GT/s).</div>
        <div class="disclaimer" style="font-size: 12px;"><sup>3</sup> Intel estimates based on Agilex FPGA CXL hard + soft IP test results (CXL link at 5.0 x16) vs. Xilinx FPGA using 3rd party CXL soft IP (CXL link at 4.0 x8), both interop with pre-production 4th Gen Intel® Xeon® processors.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script>
        // (Intel Data Center GPU Max Series -> (Intel Data Center GPU Max Series Overview)) Maximize Impact
        $(document).ready(function () {

            $('.owl-carousel.mv_maximize_carousel').owlCarousel({
                loop: true,
                margin: 10,
                nav: false,
                dots: true,
                // nav:true,
                // center:true,

                // autoplay:true,
                // autoplayTimeout:2000,
                // autoplayHoverPause:true,
                // animateIn:'animate__fadeIn',
                // animateOut:'animate__fadeOut',

                responsive: {
                    320: {
                        items: 1,
                    },
                    375: {
                        items: 1,
                    },
                    425: {
                        items: 1,
                    },
                    767: {
                        items: 1,
                    }
                }
            })

        });
    </script>

</html>