/********************************************************************
 *
 *      File:   w83793_reg.c 
 *      Name:   Sudarshan Kadari 
 *
 *      Description:
 *       Winbond HW Monitor 
 *
 * Copyright (c) 1985-2009 by Cisco Systems, Inc.
 * All rights reserved.
 *
 *
 *********************************************************************/

#include <stdio.h>
#include <stdint.h>
#include "diag_reg.h"
#include "w83793.h"

reg_desc_t hwmon_reg_desc[] =
{
RCFG(W83793_REG_BANKSEL	)
RCFG(W83793_BANK0_WD_LOCK)
RCFG(W83793_BANK0_WD_ENABLE)
RCFG(W83793_BANK0_WD_STATUS)
RCFG(W83793_BANK0_WD_TIMER	)
RCFG(W83793_BANK0_VID_INA		)
RCFG(W83793_BANK0_VID_INB		)
RCFG(W83793_BANK0_VID_LATCHA		)
RCFG(W83793_BANK0_VID_LATCHB		)
RCFG(W83793_BANK0_I2C_ADDR		)
RCFG(W83793_BANK0_I2C_SUBADDR	)
RCFG(W83793_BANK0_VENDOR_ID		)
RCFG(W83793_BANK0_CHIP_ID		)
RCFG(W83793_BANK0_DEVICE_ID		)
RCFG(W83793_BANK0_VOLT_CORE_A	)
RCFG(W83793_BANK0_VOLT_CORE_B	)
RCFG(W83793_BANK0_VTT_READ		)
RCFG(W83793_BANK0_VSENS1_READ	)
RCFG(W83793_BANK0_VSENS2_READ	)
RCFG(W83793_BANK0_3VSEN_READ		)
RCFG(W83793_BANK0_12VSEN_READ	)
RCFG(W83793_BANK0_5VDD_READ		)
RCFG(W83793_BANK0_5VSB_READ		)
RCFG(W83793_BANK0_VBAT_READ		)
RCFG(W83793_BANK0_VIN_LOW_BITS	)
RCFG(W83793_BANK0_TD1_READ		)
RCFG(W83793_BANK0_TD2_READ		)
RCFG(W83793_BANK0_TD3_READ		)
RCFG(W83793_BANK0_TD4_READ		)
RCFG(W83793_BANK0_TR1_READ		)
RCFG(W83793_BANK0_TR2_READ		)
RCFG(W83793_BANK0_TEMP_LOW_BITS	)
RCFG(W83793_BANK0_FAN1_COUNT_HI	)
RCFG(W83793_BANK0_FAN1_COUNT_LO	)
RCFG(W83793_BANK0_FAN2_COUNT_HI	)
RCFG(W83793_BANK0_FAN2_COUNT_LO	)
RCFG(W83793_BANK0_FAN3_COUNT_HI	)
RCFG(W83793_BANK0_FAN3_COUNT_LO	)
RCFG(W83793_BANK0_FAN4_COUNT_HI	)
RCFG(W83793_BANK0_FAN4_COUNT_LO	)
RCFG(W83793_BANK0_FAN5_COUNT_HI	)
RCFG(W83793_BANK0_FAN5_COUNT_LO	)
RCFG(W83793_BANK0_FAN6_COUNT_HI	)
RCFG(W83793_BANK0_FAN6_COUNT_LO	)
RCFG(W83793_BANK0_FAN7_COUNT_HI	)
RCFG(W83793_BANK0_FAN7_COUNT_LO	)
RCFG(W83793_BANK0_FAN8_COUNT_HI	)
RCFG(W83793_BANK0_FAN8_COUNT_LO	)
RCFG(W83793_BANK0_FAN9_COUNT_HI	)
RCFG(W83793_BANK0_FAN9_COUNT_LO	)
RCFG(W83793_BANK0_FAN10_COUNT_HI	)
RCFG(W83793_BANK0_FAN10_COUNT_LO	)
RCFG(W83793_BANK0_FAN11_COUNT_HI	)
RCFG(W83793_BANK0_FAN11_COUNT_LO	)
RCFG(W83793_BANK0_FAN12_COUNT_HI	)
RCFG(W83793_BANK0_FAN12_COUNT_LO	)
RCFG(W83793_BANK0_CONFIG		)
RCFG(W83793_BANK0_IRQ_STATUS1	)
RCFG(W83793_BANK0_IRQ_STATUS2	)
RCFG(W83793_BANK0_IRQ_STATUS3)
RCFG(W83793_BANK0_IRQ_STATUS4	)
RCFG(W83793_BANK0_IRQ_STATUS5	)
RCFG(W83793_BANK0_IRQ_MASK1		)
RCFG(W83793_BANK0_IRQ_MASK2		)
RCFG(W83793_BANK0_IRQ_MASK3		)
RCFG(W83793_BANK0_IRQ_MASK4		)
RCFG(W83793_BANK0_IRQ_MASK5		)
RCFG(W83793_BANK0_REAL_STS1		)
RCFG(W83793_BANK0_REAL_STS2		)
RCFG(W83793_BANK0_REAL_STS3		)
RCFG(W83793_BANK0_REAL_STS4		)
RCFG(W83793_BANK0_REAL_STS5		)
RCFG(W83793_BANK0_IRQ_CTRL		)
RCFG(W83793_BANK0_OVT_CTRL		)
RCFG(W83793_BANK0_OVT_BEEP		)
RCFG(W83793_BANK0_BEEP_CTRL1		)
RCFG(W83793_BANK0_BEEP_CTRL2		)
RCFG(W83793_BANK0_BEEP_CTRL3		)
RCFG(W83793_BANK0_BEEP_CTRL4		)
RCFG(W83793_BANK0_BEEP_CTRL5		)
RCFG(W83793_BANK0_MFC		)
RCFG(W83793_BANK0_VID_CTRL		)
RCFG(W83793_BANK0_TD1_CONFIG		)
RCFG(W83793_BANK0_TD2_CONFIG		)
RCFG(W83793_BANK0_FANIN_CTRL		)
RCFG(W83793_BANK0_FANIN_SEL		)
RCFG(W83793_BANK0_TD_MODE_SEL	)
RCFG(W83793_BANK0_TR_MODE_SEL	)
RCFG(W83793_BANK0_VOLT_CORE_A_HI	)
RCFG(W83793_BANK0_VOLT_CORE_A_LO	)
RCFG(W83793_BANK0_VOLT_CORE_B_HI	)
RCFG(W83793_BANK0_VOLT_CORE_B_LO	)
RCFG(W83793_BANK0_VTT_HI		)
RCFG(W83793_BANK0_VTT_LO		)
RCFG(W83793_BANK0_HI_LIMIT_LO_BITS	)
RCFG(W83793_BANK0_LO_LIMIT_LO_BITS	)
RCFG(W83793_BANK0_VSENS1_HI		)
RCFG(W83793_BANK0_VSENS1_LO		)
RCFG(W83793_BANK0_VSENS2_HI		)
RCFG(W83793_BANK0_VSENS2_LO		)
RCFG(W83793_BANK0_3VSEN_HI		)
RCFG(W83793_BANK0_3VSEN_LO		)
RCFG(W83793_BANK0_12VSEN_HI		)
RCFG(W83793_BANK0_12VSEN_LO		)
RCFG(W83793_BANK0_5VDD_HI		)
RCFG(W83793_BANK0_5VDD_LO		)
RCFG(W83793_BANK0_5VSB_HI		)
RCFG(W83793_BANK0_5VSB_LO		)
RCFG(W83793_BANK0_VBAT_HI		)
RCFG(W83793_BANK0_VBAT_LO		)
RCFG(W83793_BANK0_TD1_CRIT)
RCFG(W83793_BANK0_TD1_CRIT_HYST)
RCFG(W83793_BANK0_TD1_WARN)
RCFG(W83793_BANK0_TD1_WARN_HYST)
RCFG(W83793_BANK0_TD2_CRIT)
RCFG(W83793_BANK0_TD2_CRIT_HYST)
RCFG(W83793_BANK0_TD2_WARN)
RCFG(W83793_BANK0_TD2_WARN_HYST)
RCFG(W83793_BANK0_TD3_CRIT)
RCFG(W83793_BANK0_TD3_CRIT_HYST)
RCFG(W83793_BANK0_TD3_WARN)
RCFG(W83793_BANK0_TD3_WARN_HYST)
RCFG(W83793_BANK0_TD4_CRIT)
RCFG(W83793_BANK0_TD4_CRIT_HYST)
RCFG(W83793_BANK0_TD4_WARN)
RCFG(W83793_BANK0_TD4_WARN_HYST)
RCFG(W83793_BANK0_TR1_CRIT)
RCFG(W83793_BANK0_TR1_CRIT_HYST)
RCFG(W83793_BANK0_TR1_WARN)
RCFG(W83793_BANK0_TR1_WARN_HYST)
RCFG(W83793_BANK0_TR2_CRIT)
RCFG(W83793_BANK0_TR2_CRIT_HYST)
RCFG(W83793_BANK0_TR2_WARN)
RCFG(W83793_BANK0_TR2_WARN_HYST)
RCFG(W83793_BANK0_FAN1_HI)
RCFG(W83793_BANK0_FAN1_LO)
RCFG(W83793_BANK0_FAN2_HI)
RCFG(W83793_BANK0_FAN2_LO)
RCFG(W83793_BANK0_FAN3_HI)
RCFG(W83793_BANK0_FAN3_LO)
RCFG(W83793_BANK0_FAN4_HI)
RCFG(W83793_BANK0_FAN4_LO)
RCFG(W83793_BANK0_FAN5_HI)
RCFG(W83793_BANK0_FAN5_LO)
RCFG(W83793_BANK0_FAN6_HI)
RCFG(W83793_BANK0_FAN6_LO)
RCFG(W83793_BANK0_FAN7_HI)
RCFG(W83793_BANK0_FAN7_LO)
RCFG(W83793_BANK0_FAN8_HI)
RCFG(W83793_BANK0_FAN8_LO)
RCFG(W83793_BANK0_FAN9_HI)
RCFG(W83793_BANK0_FAN9_LO)
RCFG(W83793_BANK0_FAN10_HI)
RCFG(W83793_BANK0_FAN10_LO)
RCFG(W83793_BANK0_FAN11_HI)
RCFG(W83793_BANK0_FAN11_LO)
RCFG(W83793_BANK0_FAN12_HI)
RCFG(W83793_BANK0_FAN12_LO)
RCFG(W83793_BANK0_TD1_TEMP_OFFSET)
RCFG(W83793_BANK0_TD2_TEMP_OFFSET)
RCFG(W83793_BANK0_TD3_TEMP_OFFSET)
RCFG(W83793_BANK0_TD4_TEMP_OFFSET)
RCFG(W83793_BANK0_TR1_TEMP_OFFSET)
RCFG(W83793_BANK0_TR2_TEMP_OFFSET)
RCFG(W83793_BANK0_FAN_OUT_STYLE1)
RCFG(W83793_BANK0_FAN_OUT_STYLE2)
RCFG(W83793_BANK0_FAN_DEFAULT_SPEED)
RCFG(W83793_BANK0_FAN_DUTY_1)
RCFG(W83793_BANK0_FAN_DUTY_2)
RCFG(W83793_BANK0_FAN_DUTY_3)
RCFG(W83793_BANK0_FAN_DUTY_4)
RCFG(W83793_BANK0_FAN_DUTY_5)
RCFG(W83793_BANK0_FAN_DUTY_6)
RCFG(W83793_BANK0_FAN_DUTY_7)
RCFG(W83793_BANK0_FAN_DUTY_8)
RCFG(W83793_BANK0_FAN_PRESCALE_1)
RCFG(W83793_BANK0_FAN_PRESCALE_2)
RCFG(W83793_BANK0_FAN_PRESCALE_3)
RCFG(W83793_BANK0_FAN_PRESCALE_4)
RCFG(W83793_BANK0_FAN_PRESCALE_5)
RCFG(W83793_BANK0_FAN_PRESCALE_6)
RCFG(W83793_BANK0_FAN_PRESCALE_7)
RCFG(W83793_BANK0_FAN_PRESCALE_8)
RCFG(W83793_BANK0_STEP_UP_TIME)
RCFG(W83793_BANK0_STEP_DOWN_TIME)
RCFG(W83793_BANK0_CRIT_TEMP	)
RCFG(W83793_BANK0_PECI_AGENT_CFG)
RCFG(W83793_BANK0_PECI_AGENT1_TCTRL)
RCFG(W83793_BANK0_PECI_AGENT2_TCTRL)
RCFG(W83793_BANK0_PECI_AGENT3_TCTRL)
RCFG(W83793_BANK0_PECI_AGENT4_TCTRL)
RCFG(W83793_BANK0_PECI_RETURN_DOMAIN)
RCFG(W83793_BANK0_PECI_WARN_FLAGS)
RCFG(W83793_BANK0_PECI_AGENT1_REL_TEMP_HI)
RCFG(W83793_BANK0_PECI_AGENT1_REL_TEMP_LO)
RCFG(W83793_BANK0_PECI_AGENT2_REL_TEMP_HI)
RCFG(W83793_BANK0_PECI_AGENT2_REL_TEMP_LO)
RCFG(W83793_BANK0_PECI_AGENT3_REL_TEMP_HI)
RCFG(W83793_BANK0_PECI_AGENT3_REL_TEMP_LO)
RCFG(W83793_BANK0_PECI_AGENT4_REL_TEMP_HI)
RCFG(W83793_BANK0_PECI_AGENT4_REL_TEMP_LO)
{ TYP_NONE, "", 0, 0, "", "", 0, 0, ""}
};
