# started on Thu Sep  5 23:45:20 2024

1002.10	msec	task-clock:u	1002101403	100.00	1.000	CPUs utilized
0		context-switches:u	1002101403	100.00	0.000	/sec
0		cpu-migrations:u	1002101403	100.00	0.000	/sec
34		page-faults:u	1002101403	100.00	33.929	/sec
2400730115		cycles:u	498176573	49.00	2.396	GHz
6585905183		instructions:u	498165775	49.00	2.74	insn per cycle
2160292993		branches:u	498165997	49.00	2.156	G/sec
15005759		branch-misses:u	498164368	49.00	0.69	of all branches
79045		L1-dcache-loads:u	498153182	49.00	78.879	K/sec
3957		L1-dcache-load-misses:u	498113034	49.00	5.01	of all L1-dcache accesses
5628		LLC-loads:u	500661887	49.00	5.616	K/sec
13		LLC-load-misses:u	431934833	43.00	0.23	of all LL-cache accesses
2357141121		L1-icache-loads:u	431935759	43.00	2.352	G/sec
25		L1-icache-load-misses:u	431935941	43.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	431949333	43.00	0.000	/sec
0		dTLB-load-misses:u	431999927	43.00		
2357121005		iTLB-loads:u	431988348	43.00	2.352	G/sec
63		iTLB-load-misses:u	429440034	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
