#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=The subject invention relates to memories, and more particularly to memories with RAM cells and ROM cells.
1-1	0-3	The	_	_	
1-2	4-11	subject	_	_	
1-3	12-21	invention	_	_	
1-4	22-29	relates	_	_	
1-5	30-32	to	_	_	
1-6	33-41	memories	_	_	
1-7	41-42	,	_	_	
1-8	43-46	and	_	_	
1-9	47-51	more	_	_	
1-10	52-64	particularly	_	_	
1-11	65-67	to	_	_	
1-12	68-76	memories	_	_	
1-13	77-81	with	_	_	
1-14	82-85	RAM	_	_	
1-15	86-91	cells	_	_	
1-16	92-95	and	_	_	
1-17	96-99	ROM	_	_	
1-18	100-105	cells	_	_	
1-19	105-106	.	_	_	

#Text=In integrated circuit microcomputers, memory circuits accessed by a processing unit are included.
2-1	107-109	In	_	_	
2-2	110-120	integrated	_	_	
2-3	121-128	circuit	_	_	
2-4	129-143	microcomputers	_	_	
2-5	143-144	,	_	_	
2-6	145-151	memory	_	_	
2-7	152-160	circuits	_	_	
2-8	161-169	accessed	_	_	
2-9	170-172	by	_	_	
2-10	173-174	a	_	_	
2-11	175-185	processing	_	_	
2-12	186-190	unit	_	_	
2-13	191-194	are	_	_	
2-14	195-203	included	_	_	
2-15	203-204	.	_	_	

#Text=Such memory circuits typically have a parallel output in response to an address.
3-1	205-209	Such	_	_	
3-2	210-216	memory	_	_	
3-3	217-225	circuits	_	_	
3-4	226-235	typically	_	_	
3-5	236-240	have	_	_	
3-6	241-242	a	_	_	
3-7	243-251	parallel	_	_	
3-8	252-258	output	_	_	
3-9	259-261	in	_	_	
3-10	262-270	response	_	_	
3-11	271-273	to	_	_	
3-12	274-276	an	_	_	
3-13	277-284	address	_	_	
3-14	284-285	.	_	_	

#Text=The parallel output may be comprised of eight bits which may be called byte-wide.
4-1	286-289	The	_	_	
4-2	290-298	parallel	_	_	
4-3	299-305	output	_	_	
4-4	306-309	may	_	_	
4-5	310-312	be	_	_	
4-6	313-322	comprised	_	_	
4-7	323-325	of	_	_	
4-8	326-331	eight	_	_	
4-9	332-336	bits	_	_	
4-10	337-342	which	_	_	
4-11	343-346	may	_	_	
4-12	347-349	be	_	_	
4-13	350-356	called	_	_	
4-14	357-366	byte-wide	_	_	
4-15	366-367	.	_	_	

#Text=The memory circuits used in a microcomputer system include both random access memories (RAMs) and read only memories (ROMs).
5-1	368-371	The	_	_	
5-2	372-378	memory	_	_	
5-3	379-387	circuits	_	_	
5-4	388-392	used	_	_	
5-5	393-395	in	_	_	
5-6	396-397	a	_	_	
5-7	398-411	microcomputer	_	_	
5-8	412-418	system	_	_	
5-9	419-426	include	_	_	
5-10	427-431	both	_	_	
5-11	432-438	random	_	_	
5-12	439-445	access	_	_	
5-13	446-454	memories	_	_	
5-14	455-456	(	_	_	
5-15	456-460	RAMs	_	_	
5-16	460-461	)	_	_	
5-17	462-465	and	_	_	
5-18	466-470	read	_	_	
5-19	471-475	only	_	_	
5-20	476-484	memories	_	_	
5-21	485-486	(	_	_	
5-22	486-490	ROMs	_	_	
5-23	490-491	)	_	_	
5-24	491-492	.	_	_	

#Text=In some circumstances elements of both ROMs and RAMs are desired in response to a single address.
6-1	493-495	In	_	_	
6-2	496-500	some	_	_	
6-3	501-514	circumstances	_	_	
6-4	515-523	elements	_	_	
6-5	524-526	of	_	_	
6-6	527-531	both	_	_	
6-7	532-536	ROMs	_	_	
6-8	537-540	and	_	_	
6-9	541-545	RAMs	_	_	
6-10	546-549	are	_	_	
6-11	550-557	desired	_	_	
6-12	558-560	in	_	_	
6-13	561-569	response	_	_	
6-14	570-572	to	_	_	
6-15	573-574	a	_	_	
6-16	575-581	single	_	_	
6-17	582-589	address	_	_	
6-18	589-590	.	_	_	

#Text=For example, it may be desirable for some of the bits of a byte to be of a known logic state (ROM) and others to be changeable (RAM).
7-1	591-594	For	_	_	
7-2	595-602	example	_	_	
7-3	602-603	,	_	_	
7-4	604-606	it	_	_	
7-5	607-610	may	_	_	
7-6	611-613	be	_	_	
7-7	614-623	desirable	_	_	
7-8	624-627	for	_	_	
7-9	628-632	some	_	_	
7-10	633-635	of	_	_	
7-11	636-639	the	_	_	
7-12	640-644	bits	_	_	
7-13	645-647	of	_	_	
7-14	648-649	a	_	_	
7-15	650-654	byte	_	_	
7-16	655-657	to	_	_	
7-17	658-660	be	_	_	
7-18	661-663	of	_	_	
7-19	664-665	a	_	_	
7-20	666-671	known	_	_	
7-21	672-677	logic	_	_	
7-22	678-683	state	_	_	
7-23	684-685	(	_	_	
7-24	685-688	ROM	_	_	
7-25	688-689	)	_	_	
7-26	690-693	and	_	_	
7-27	694-700	others	_	_	
7-28	701-703	to	_	_	
7-29	704-706	be	_	_	
7-30	707-717	changeable	_	_	
7-31	718-719	(	_	_	
7-32	719-722	RAM	_	_	
7-33	722-723	)	_	_	
7-34	723-724	.	_	_	

#Text=One of the problems associated with having a byte in memory be both ROM and RAM, is that during a write cycle excessive current may be drawn by the ROM bits.
8-1	725-728	One	_	_	
8-2	729-731	of	_	_	
8-3	732-735	the	_	_	
8-4	736-744	problems	_	_	
8-5	745-755	associated	_	_	
8-6	756-760	with	_	_	
8-7	761-767	having	_	_	
8-8	768-769	a	_	_	
8-9	770-774	byte	_	_	
8-10	775-777	in	_	_	
8-11	778-784	memory	_	_	
8-12	785-787	be	_	_	
8-13	788-792	both	_	_	
8-14	793-796	ROM	_	_	
8-15	797-800	and	_	_	
8-16	801-804	RAM	_	_	
8-17	804-805	,	_	_	
8-18	806-808	is	_	_	
8-19	809-813	that	_	_	
8-20	814-820	during	_	_	
8-21	821-822	a	_	_	
8-22	823-828	write	_	_	
8-23	829-834	cycle	_	_	
8-24	835-844	excessive	_	_	
8-25	845-852	current	_	_	
8-26	853-856	may	_	_	
8-27	857-859	be	_	_	
8-28	860-865	drawn	_	_	
8-29	866-868	by	_	_	
8-30	869-872	the	_	_	
8-31	873-876	ROM	_	_	
8-32	877-881	bits	_	_	
8-33	881-882	.	_	_	

#Text=This can occur if a logic state opposite to that of the ROM bit is presented to the ROM bit while the row is enabled, which may occur during a write cycle.
9-1	883-887	This	*[1]	10-4[2_1]	
9-2	888-891	can	*[1]	_	
9-3	892-897	occur	*[1]	_	
9-4	898-900	if	*[1]	_	
9-5	901-902	a	*[1]	_	
9-6	903-908	logic	*[1]	_	
9-7	909-914	state	*[1]	_	
9-8	915-923	opposite	*[1]	_	
9-9	924-926	to	*[1]	_	
9-10	927-931	that	*[1]	_	
9-11	932-934	of	*[1]	_	
9-12	935-938	the	*[1]	_	
9-13	939-942	ROM	*[1]	_	
9-14	943-946	bit	*[1]	_	
9-15	947-949	is	*[1]	_	
9-16	950-959	presented	*[1]	_	
9-17	960-962	to	*[1]	_	
9-18	963-966	the	*[1]	_	
9-19	967-970	ROM	*[1]	_	
9-20	971-974	bit	*[1]	_	
9-21	975-980	while	*[1]	_	
9-22	981-984	the	*[1]	_	
9-23	985-988	row	*[1]	_	
9-24	989-991	is	*[1]	_	
9-25	992-999	enabled	*[1]	_	
9-26	999-1000	,	*[1]	_	
9-27	1001-1006	which	*[1]	_	
9-28	1007-1010	may	*[1]	_	
9-29	1011-1016	occur	*[1]	_	
9-30	1017-1023	during	*[1]	_	
9-31	1024-1025	a	*[1]	_	
9-32	1026-1031	write	*[1]	_	
9-33	1032-1037	cycle	*[1]	_	
9-34	1037-1038	.	*[1]	_	

#Text=One solution to this problem has been to provide a separate word line for the ROM bits which can only be activated during a read cycle.
10-1	1039-1042	One	_	_	
10-2	1043-1051	solution	_	_	
10-3	1052-1054	to	_	_	
10-4	1055-1059	this	*[2]	_	
10-5	1060-1067	problem	*[2]	_	
10-6	1068-1071	has	_	_	
10-7	1072-1076	been	_	_	
10-8	1077-1079	to	_	_	
10-9	1080-1087	provide	_	_	
10-10	1088-1089	a	_	_	
10-11	1090-1098	separate	_	_	
10-12	1099-1103	word	_	_	
10-13	1104-1108	line	_	_	
10-14	1109-1112	for	_	_	
10-15	1113-1116	the	_	_	
10-16	1117-1120	ROM	_	_	
10-17	1121-1125	bits	_	_	
10-18	1126-1131	which	_	_	
10-19	1132-1135	can	_	_	
10-20	1136-1140	only	_	_	
10-21	1141-1143	be	_	_	
10-22	1144-1153	activated	_	_	
10-23	1154-1160	during	_	_	
10-24	1161-1162	a	_	_	
10-25	1163-1167	read	_	_	
10-26	1168-1173	cycle	_	_	
10-27	1173-1174	.	_	_	

#Text=This prevents the ROM bits from drawing current during a write cycle.
11-1	1175-1179	This	_	_	
11-2	1180-1188	prevents	_	_	
11-3	1189-1192	the	_	_	
11-4	1193-1196	ROM	_	_	
11-5	1197-1201	bits	_	_	
11-6	1202-1206	from	_	_	
11-7	1207-1214	drawing	_	_	
11-8	1215-1222	current	_	_	
11-9	1223-1229	during	_	_	
11-10	1230-1231	a	_	_	
11-11	1232-1237	write	_	_	
11-12	1238-1243	cycle	_	_	
11-13	1243-1244	.	_	_	

#Text=This extra word line disadvantageously requires space, making the memory larger.
12-1	1245-1249	This	_	_	
12-2	1250-1255	extra	_	_	
12-3	1256-1260	word	_	_	
12-4	1261-1265	line	_	_	
12-5	1266-1283	disadvantageously	_	_	
12-6	1284-1292	requires	_	_	
12-7	1293-1298	space	_	_	
12-8	1298-1299	,	_	_	
12-9	1300-1306	making	_	_	
12-10	1307-1310	the	_	_	
12-11	1311-1317	memory	_	_	
12-12	1318-1324	larger	_	_	
12-13	1324-1325	.	_	_	

#Text=Additionally, some additional circuitry is required to ensure that the extra word line is activated only during a read cycle, again increasing size.
13-1	1326-1338	Additionally	_	_	
13-2	1338-1339	,	_	_	
13-3	1340-1344	some	_	_	
13-4	1345-1355	additional	_	_	
13-5	1356-1365	circuitry	_	_	
13-6	1366-1368	is	_	_	
13-7	1369-1377	required	_	_	
13-8	1378-1380	to	_	_	
13-9	1381-1387	ensure	_	_	
13-10	1388-1392	that	_	_	
13-11	1393-1396	the	_	_	
13-12	1397-1402	extra	_	_	
13-13	1403-1407	word	_	_	
13-14	1408-1412	line	_	_	
13-15	1413-1415	is	_	_	
13-16	1416-1425	activated	_	_	
13-17	1426-1430	only	_	_	
13-18	1431-1437	during	_	_	
13-19	1438-1439	a	_	_	
13-20	1440-1444	read	_	_	
13-21	1445-1450	cycle	_	_	
13-22	1450-1451	,	_	_	
13-23	1452-1457	again	_	_	
13-24	1458-1468	increasing	_	_	
13-25	1469-1473	size	_	_	
13-26	1473-1474	.	_	_	

#Text=An object of the subject invention is to provide a memory with RAM cells and ROM cells which is improved.
14-1	1475-1477	An	_	_	
14-2	1478-1484	object	_	_	
14-3	1485-1487	of	_	_	
14-4	1488-1491	the	_	_	
14-5	1492-1499	subject	_	_	
14-6	1500-1509	invention	_	_	
14-7	1510-1512	is	_	_	
14-8	1513-1515	to	_	_	
14-9	1516-1523	provide	_	_	
14-10	1524-1525	a	_	_	
14-11	1526-1532	memory	_	_	
14-12	1533-1537	with	_	_	
14-13	1538-1541	RAM	_	_	
14-14	1542-1547	cells	_	_	
14-15	1548-1551	and	_	_	
14-16	1552-1555	ROM	_	_	
14-17	1556-1561	cells	_	_	
14-18	1562-1567	which	_	_	
14-19	1568-1570	is	_	_	
14-20	1571-1579	improved	_	_	
14-21	1579-1580	.	_	_	

#Text=Another object of the invention is to provide a memory with RAM cells and ROM cells with a reduced number of word lines.
15-1	1581-1588	Another	_	_	
15-2	1589-1595	object	_	_	
15-3	1596-1598	of	_	_	
15-4	1599-1602	the	_	_	
15-5	1603-1612	invention	_	_	
15-6	1613-1615	is	_	_	
15-7	1616-1618	to	_	_	
15-8	1619-1626	provide	_	_	
15-9	1627-1628	a	_	_	
15-10	1629-1635	memory	_	_	
15-11	1636-1640	with	_	_	
15-12	1641-1644	RAM	_	_	
15-13	1645-1650	cells	_	_	
15-14	1651-1654	and	_	_	
15-15	1655-1658	ROM	_	_	
15-16	1659-1664	cells	_	_	
15-17	1665-1669	with	_	_	
15-18	1670-1671	a	_	_	
15-19	1672-1679	reduced	_	_	
15-20	1680-1686	number	_	_	
15-21	1687-1689	of	_	_	
15-22	1690-1694	word	_	_	
15-23	1695-1700	lines	_	_	
15-24	1700-1701	.	_	_	
