//------------------------------------------------------------
// DONOT MODIFY THIS FILE
// generated by JISHENGJU automatically
//------------------------------------------------------------

#ifndef AONSYS_SYSREG_REG_OFFSET_DEFINE_H
#define AONSYS_SYSREG_REG_OFFSET_DEFINE_H

#define AONSYS_REG_BASE			0xFFFFF48000

#define REG_AON_CPU_LP_MODE         (AONSYS_REG_BASE + 0x0  )
#define REG_AON_CHIP_LP_MODE        (AONSYS_REG_BASE + 0x4  )
#define REG_AON_AO_SERAM_TRN        (AONSYS_REG_BASE + 0x10 )
#define REG_AON_AO_SERAM_INT        (AONSYS_REG_BASE + 0x14 )
#define REG_AON_STR_SERAM_TRN       (AONSYS_REG_BASE + 0x18 )
#define REG_AON_STR_SERAM_INT       (AONSYS_REG_BASE + 0x1c )
#define REG_AON_STR_INDICATOR_0     (AONSYS_REG_BASE + 0x20 )
#define REG_AON_STR_INDICATOR_1     (AONSYS_REG_BASE + 0x24 )
#define REG_AON_STR_INDICATOR_2     (AONSYS_REG_BASE + 0x28 )
#define REG_AON_STR_INDICATOR_3     (AONSYS_REG_BASE + 0x2c )
#define REG_AON_PVTC_WR_LOCK        (AONSYS_REG_BASE + 0x30 )
#define REG_AON_PVTC_TS_ALARM       (AONSYS_REG_BASE + 0x34 )
#define REG_AON_PVTC_VM_ALARM       (AONSYS_REG_BASE + 0x38 )
#define REG_AON_PVTC_PD_ALARM       (AONSYS_REG_BASE + 0x3c )
#define REG_AON_E902_CNT_CLR        (AONSYS_REG_BASE + 0x40 )
#define REG_AON_E902_RST_ADDR       (AONSYS_REG_BASE + 0x44 )
#define REG_AON_C906_RST_ADDR_L     (AONSYS_REG_BASE + 0x48 )
#define REG_AON_C906_RST_ADDR_H     (AONSYS_REG_BASE + 0x4c )
#define REG_AON_RESERVED_REG_0      (AONSYS_REG_BASE + 0x50 )
#define REG_AON_RESERVED_REG_1      (AONSYS_REG_BASE + 0x54 )
#define REG_AON_RESERVED_REG_2      (AONSYS_REG_BASE + 0x58 )
#define REG_AON_RESERVED_REG_3      (AONSYS_REG_BASE + 0x5c )
#define REG_AON_AON_AHB_ADEXT       (AONSYS_REG_BASE + 0x60 )
#define REG_AON_RC_EN               (AONSYS_REG_BASE + 0x70 )
#define REG_AON_RC_FCAL             (AONSYS_REG_BASE + 0x74 )
#define REG_AON_RC_MODE             (AONSYS_REG_BASE + 0x78 )
#define REG_AON_RC_READY            (AONSYS_REG_BASE + 0x7c )
#define REG_AON_ISO_CFG             (AONSYS_REG_BASE + 0x80 )
#define REG_AON_OCRAM_ERR           (AONSYS_REG_BASE + 0x90 )
#define REG_AON_TIMER_LINK          (AONSYS_REG_BASE + 0x100)
#define REG_AON_PD_REQ              (AONSYS_REG_BASE + 0x110)
#define REG_AON_PD_ISO_EN_SET       (AONSYS_REG_BASE + 0x114)
#define REG_AON_PD_ISO_EN_CLR       (AONSYS_REG_BASE + 0x118)
#define REG_AON_PD_SW_EN_SET        (AONSYS_REG_BASE + 0x11c)
#define REG_AON_PD_SW_EN_CLR        (AONSYS_REG_BASE + 0x120)
#define REG_AON_PD_SW_ACK           (AONSYS_REG_BASE + 0x124)
#define REG_AON_PD_SW_CNT_EN        (AONSYS_REG_BASE + 0x128)
#define REG_AON_PD_FSM_RST          (AONSYS_REG_BASE + 0x12c)
#define REG_AON_PD_INT_MASK         (AONSYS_REG_BASE + 0x130)
#define REG_AON_PD_FSM_STS_L        (AONSYS_REG_BASE + 0x134)
#define REG_AON_PD_FSM_STS_H        (AONSYS_REG_BASE + 0x138)
#define REG_AON_PD_INT_STS          (AONSYS_REG_BASE + 0x13c)
#define REG_AON_PD_INT_CLR          (AONSYS_REG_BASE + 0x140)
#define REG_AON_PD_BLK0_SW_CNT      (AONSYS_REG_BASE + 0x144)
#define REG_AON_PD_BLK1_SW_CNT      (AONSYS_REG_BASE + 0x148)
#define REG_AON_PD_BLK2_SW_CNT      (AONSYS_REG_BASE + 0x14c)
#define REG_AON_PD_BLK3_SW_CNT      (AONSYS_REG_BASE + 0x150)
#define REG_AON_PD_BLK4_SW_CNT      (AONSYS_REG_BASE + 0x154)
#define REG_AON_PD_BLK5_SW_CNT      (AONSYS_REG_BASE + 0x158)
#define REG_AON_PD_BLK6_SW_CNT      (AONSYS_REG_BASE + 0x15c)
#define REG_AON_PD_BLK7_SW_CNT      (AONSYS_REG_BASE + 0x160)
#define REG_AON_PD_BLK8_SW_CNT      (AONSYS_REG_BASE + 0x164)
#define REG_AON_PD_BLK9_SW_CNT      (AONSYS_REG_BASE + 0x168)
#define REG_AON_PD_BLK10_SW_CNT     (AONSYS_REG_BASE + 0x16c)
#define REG_AON_PD_BLK0_INTV_CNT    (AONSYS_REG_BASE + 0x180)
#define REG_AON_PD_BLK1_INTV_CNT    (AONSYS_REG_BASE + 0x184)
#define REG_AON_PD_BLK2_INTV_CNT    (AONSYS_REG_BASE + 0x188)
#define REG_AON_PD_BLK3_INTV_CNT    (AONSYS_REG_BASE + 0x18c)
#define REG_AON_PD_BLK4_INTV_CNT    (AONSYS_REG_BASE + 0x190)
#define REG_AON_PD_BLK5_INTV_CNT    (AONSYS_REG_BASE + 0x194)
#define REG_AON_PD_BLK6_INTV_CNT    (AONSYS_REG_BASE + 0x198)
#define REG_AON_PD_BLK7_INTV_CNT    (AONSYS_REG_BASE + 0x19c)
#define REG_AON_PD_BLK8_INTV_CNT    (AONSYS_REG_BASE + 0x1a0)
#define REG_AON_PD_BLK9_INTV_CNT    (AONSYS_REG_BASE + 0x1a4)
#define REG_AON_PD_BLK10_INTV_CNT   (AONSYS_REG_BASE + 0x1a8)
#define REG_AON_AUDIO_PMU_REQ       (AONSYS_REG_BASE + 0x1f8)
#define REG_AON_AUDIO_PMU_STS       (AONSYS_REG_BASE + 0x1fc)
#define REG_AON_AUDIO_PMU_INTR      (AONSYS_REG_BASE + 0x204)
#define REG_AON_PMU_AUDIO_REQ       (AONSYS_REG_BASE + 0x208)
#define REG_AON_PMU_AUDIO_STS       (AONSYS_REG_BASE + 0x20c)
#define REG_AON_MEM_LP_MODE         (AONSYS_REG_BASE + 0x210)
#define REG_AON_C910_DBG_MASK       (AONSYS_REG_BASE + 0x214)
#define REG_AON_C910_L2CACHE        (AONSYS_REG_BASE + 0x218)
#define REG_AON_BISR_CTRL           (AONSYS_REG_BASE + 0x220)
#define REG_AON_EFUSE_PRELOAD_DONE  (AONSYS_REG_BASE + 0x224)
#define REG_AON_GPIO_RTE            (AONSYS_REG_BASE + 0x228)
#define REG_AON_PLL_DSKEW_LOCK      (AONSYS_REG_BASE + 0x22c)
#define REG_AON_SRAM_AXI_CFG        (AONSYS_REG_BASE + 0x230)
#define REG_AON_SRAM_AXI_ST         (AONSYS_REG_BASE + 0x234)
#define REG_AON_SRAM_AXI_ERR_STS_0  (AONSYS_REG_BASE + 0x238)
#define REG_AON_SRAM_AXI_ERR_STS_1  (AONSYS_REG_BASE + 0x23c)
#define REG_AON_SRAM_AXI_ERR_STS_2  (AONSYS_REG_BASE + 0x240)
#define REG_AON_SRAM_AXI_ERR_STS_3  (AONSYS_REG_BASE + 0x244)
#define REG_AON_SRAM_AXI_ERR_STS_4  (AONSYS_REG_BASE + 0x248)
#define REG_AON_SE_MUX_LOCK         (AONSYS_REG_BASE + 0x24c)
#define REG_AON_CPU_DBG_DIS_LOCK    (AONSYS_REG_BASE + 0x270)
#define REG_AON_RESERVED_REG_4      (AONSYS_REG_BASE + 0x300)
#define REG_AON_RESERVED_REG_5      (AONSYS_REG_BASE + 0x304)
#define REG_AON_RESERVED_REG_6      (AONSYS_REG_BASE + 0x308)
#define REG_AON_RESERVED_REG_7      (AONSYS_REG_BASE + 0x30c)
#define REG_AON_RESERVED_REG_8      (AONSYS_REG_BASE + 0x400)
#define REG_AON_RESERVED_REG_9      (AONSYS_REG_BASE + 0x404)
#define REG_AON_RESERVED_REG_10     (AONSYS_REG_BASE + 0x408)
#define REG_AON_RESERVED_REG_11     (AONSYS_REG_BASE + 0x40c)
#define REG_AON_RESERVED_REG_12     (AONSYS_REG_BASE + 0x500)
#define REG_AON_RESERVED_REG_13     (AONSYS_REG_BASE + 0x504)
#define REG_AON_RESERVED_REG_14     (AONSYS_REG_BASE + 0x508)
#define REG_AON_RESERVED_REG_15     (AONSYS_REG_BASE + 0x50c)
#define REG_AON_RESERVED_REG_16     (AONSYS_REG_BASE + 0x600)
#define REG_AON_RESERVED_REG_17     (AONSYS_REG_BASE + 0x604)
#define REG_AON_RESERVED_REG_18     (AONSYS_REG_BASE + 0x608)
#define REG_AON_RESERVED_REG_19     (AONSYS_REG_BASE + 0x60c)

#define CPU_LP_MODE_DFLT_VAL          0x3ff
#define CHIP_LP_MODE_DFLT_VAL         0x0
#define AO_SERAM_TRN_DFLT_VAL         0x0
#define AO_SERAM_INT_DFLT_VAL         0x0
#define STR_SERAM_TRN_DFLT_VAL        0x0
#define STR_SERAM_INT_DFLT_VAL        0x0
#define STR_INDICATOR_0_DFLT_VAL      0x0
#define STR_INDICATOR_1_DFLT_VAL      0x0
#define STR_INDICATOR_2_DFLT_VAL      0x0
#define STR_INDICATOR_3_DFLT_VAL      0x0
#define PVTC_WR_LOCK_DFLT_VAL         0x0
#define PVTC_TS_ALARM_DFLT_VAL        0x0
#define PVTC_VM_ALARM_DFLT_VAL        0x0
#define PVTC_PD_ALARM_DFLT_VAL        0x0
#define E902_CNT_CLR_DFLT_VAL         0x0
#define E902_RST_ADDR_DFLT_VAL        0xffef8000
#define C906_RST_ADDR_L_DFLT_VAL      0xc0000000
#define C906_RST_ADDR_H_DFLT_VAL      0xff
#define RESERVED_REG_0_DFLT_VAL       0x0
#define RESERVED_REG_1_DFLT_VAL       0x0
#define RESERVED_REG_2_DFLT_VAL       0x0
#define RESERVED_REG_3_DFLT_VAL       0x0
#define AON_AHB_ADEXT_DFLT_VAL        0x0
#define RC_EN_DFLT_VAL                0x1
#define RC_FCAL_DFLT_VAL              0x77f
#define RC_MODE_DFLT_VAL              0x1
#define RC_READY_DFLT_VAL             0x0
#define ISO_CFG_DFLT_VAL              0x0
#define OCRAM_ERR_DFLT_VAL            0x0
#define TIMER_LINK_DFLT_VAL           0x0
#define PD_REQ_DFLT_VAL               0x0
#define PD_ISO_EN_SET_DFLT_VAL        0x0
#define PD_ISO_EN_CLR_DFLT_VAL        0x0
#define PD_SW_EN_SET_DFLT_VAL         0x0
#define PD_SW_EN_CLR_DFLT_VAL         0x0
#define PD_SW_ACK_DFLT_VAL            0x3fffff
#define PD_SW_CNT_EN_DFLT_VAL         0x0
#define PD_FSM_RST_DFLT_VAL           0x0
#define PD_INT_MASK_DFLT_VAL          0x3fffff
#define PD_FSM_STS_L_DFLT_VAL         0x0
#define PD_FSM_STS_H_DFLT_VAL         0x0
#define PD_INT_STS_DFLT_VAL           0x0
#define PD_INT_CLR_DFLT_VAL           0x0
#define PD_BLK0_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK1_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK2_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK3_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK4_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK5_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK6_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK7_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK8_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK9_SW_CNT_DFLT_VAL       0xff00ff
#define PD_BLK10_SW_CNT_DFLT_VAL      0xff00ff
#define PD_BLK0_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK1_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK2_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK3_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK4_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK5_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK6_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK7_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK8_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK9_INTV_CNT_DFLT_VAL     0xff0ffff
#define PD_BLK10_INTV_CNT_DFLT_VAL    0xff0ffff
#define AUDIO_PMU_REQ_DFLT_VAL        0x0
#define AUDIO_PMU_STS_DFLT_VAL        0x0
#define AUDIO_PMU_INTR_DFLT_VAL       0x0
#define PMU_AUDIO_REQ_DFLT_VAL        0x0
#define PMU_AUDIO_STS_DFLT_VAL        0x0
#define MEM_LP_MODE_DFLT_VAL          0x0
#define C910_DBG_MASK_DFLT_VAL        0x0
#define C910_L2CACHE_DFLT_VAL         0x0
#define BISR_CTRL_DFLT_VAL            0x0
#define EFUSE_PRELOAD_DONE_DFLT_VAL   0x0
#define GPIO_RTE_DFLT_VAL             0x0
#define PLL_DSKEW_LOCK_DFLT_VAL       0x0
#define SRAM_AXI_CFG_DFLT_VAL         0x0
#define SRAM_AXI_ST_DFLT_VAL          0x0
#define SRAM_AXI_ERR_STS_0_DFLT_VAL   0x0
#define SRAM_AXI_ERR_STS_1_DFLT_VAL   0x0
#define SRAM_AXI_ERR_STS_2_DFLT_VAL   0x0
#define SRAM_AXI_ERR_STS_3_DFLT_VAL   0x0
#define SRAM_AXI_ERR_STS_4_DFLT_VAL   0x0
#define SE_MUX_LOCK_DFLT_VAL          0x0
#define CPU_DBG_DIS_LOCK_DFLT_VAL     0x0
#define RESERVED_REG_4_DFLT_VAL       0x0
#define RESERVED_REG_5_DFLT_VAL       0x0
#define RESERVED_REG_6_DFLT_VAL       0x0
#define RESERVED_REG_7_DFLT_VAL       0x0
#define RESERVED_REG_8_DFLT_VAL       0x0
#define RESERVED_REG_9_DFLT_VAL       0x0
#define RESERVED_REG_10_DFLT_VAL      0x0
#define RESERVED_REG_11_DFLT_VAL      0x0
#define RESERVED_REG_12_DFLT_VAL      0x0
#define RESERVED_REG_13_DFLT_VAL      0x0
#define RESERVED_REG_14_DFLT_VAL      0x0
#define RESERVED_REG_15_DFLT_VAL      0x0
#define RESERVED_REG_16_DFLT_VAL      0x0
#define RESERVED_REG_17_DFLT_VAL      0x0
#define RESERVED_REG_18_DFLT_VAL      0x0
#define RESERVED_REG_19_DFLT_VAL      0x0


#endif
