Timing Analyzer report for VGA
Tue Jul 20 19:33:33 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'
 13. Slow 1200mV 100C Model Setup: 'Clock'
 14. Slow 1200mV 100C Model Hold: 'Clock'
 15. Slow 1200mV 100C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'
 24. Slow 1200mV -40C Model Setup: 'Clock'
 25. Slow 1200mV -40C Model Hold: 'Clock'
 26. Slow 1200mV -40C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'
 34. Fast 1200mV -40C Model Setup: 'Clock'
 35. Fast 1200mV -40C Model Hold: 'Clock'
 36. Fast 1200mV -40C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; VGA                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   3.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                            ;
; DivisorFrecuencia:CLK25|Clock25M ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorFrecuencia:CLK25|Clock25M } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                    ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 116.75 MHz ; 116.75 MHz      ; DivisorFrecuencia:CLK25|Clock25M ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                      ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; DivisorFrecuencia:CLK25|Clock25M ; -7.565 ; -404.046      ;
; Clock                            ; -0.542 ; -0.542        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                      ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; Clock                            ; 0.657 ; 0.000         ;
; DivisorFrecuencia:CLK25|Clock25M ; 0.984 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; Clock                            ; -3.000 ; -4.285        ;
; DivisorFrecuencia:CLK25|Clock25M ; -2.710 ; -157.065      ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -7.565 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.853      ;
; -7.509 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.806      ;
; -7.499 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.787      ;
; -7.479 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.772      ;
; -7.470 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.767      ;
; -7.466 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.754      ;
; -7.446 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.734      ;
; -7.443 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.740      ;
; -7.413 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.706      ;
; -7.410 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.707      ;
; -7.404 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.701      ;
; -7.397 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.693      ;
; -7.390 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.687      ;
; -7.387 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.675      ;
; -7.380 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.673      ;
; -7.371 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.668      ;
; -7.360 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.653      ;
; -7.351 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.648      ;
; -7.350 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.644      ;
; -7.331 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.627      ;
; -7.321 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.609      ;
; -7.300 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.251      ; 8.590      ;
; -7.298 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.594      ;
; -7.288 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.576      ;
; -7.284 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.578      ;
; -7.278 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.574      ;
; -7.271 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.568      ;
; -7.268 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.556      ;
; -7.268 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.556      ;
; -7.251 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.545      ;
; -7.246 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.535      ;
; -7.246 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.543      ;
; -7.238 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.264      ; 8.541      ;
; -7.234 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.251      ; 8.524      ;
; -7.231 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.525      ;
; -7.231 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.520      ;
; -7.229 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.260      ; 8.528      ;
; -7.213 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.501      ;
; -7.213 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.506      ;
; -7.212 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.509      ;
; -7.209 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.497      ;
; -7.208 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.246      ; 8.493      ;
; -7.205 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.502      ;
; -7.204 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.281      ; 8.524      ;
; -7.201 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.251      ; 8.491      ;
; -7.196 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.247      ; 8.482      ;
; -7.182 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.475      ;
; -7.181 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.251      ; 8.471      ;
; -7.180 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.469      ;
; -7.180 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.477      ;
; -7.173 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.470      ;
; -7.172 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.264      ; 8.475      ;
; -7.172 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.469      ;
; -7.168 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.284      ; 8.491      ;
; -7.166 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.460      ;
; -7.165 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.454      ;
; -7.163 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.260      ; 8.462      ;
; -7.157 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.454      ;
; -7.153 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.450      ;
; -7.152 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.449      ;
; -7.149 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.446      ;
; -7.147 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.440      ;
; -7.147 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.436      ;
; -7.147 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.444      ;
; -7.144 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.259      ; 8.442      ;
; -7.142 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.246      ; 8.427      ;
; -7.139 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.264      ; 8.442      ;
; -7.138 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.281      ; 8.458      ;
; -7.132 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.421      ;
; -7.130 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.247      ; 8.416      ;
; -7.130 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.260      ; 8.429      ;
; -7.127 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.416      ;
; -7.127 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.424      ;
; -7.127 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.420      ;
; -7.123 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.416      ;
; -7.119 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.264      ; 8.422      ;
; -7.118 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.415      ;
; -7.114 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.407      ;
; -7.114 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.411      ;
; -7.112 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.250      ; 8.401      ;
; -7.110 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.260      ; 8.409      ;
; -7.109 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.246      ; 8.394      ;
; -7.107 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a16~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.281      ; 8.427      ;
; -7.106 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.394      ;
; -7.105 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.281      ; 8.425      ;
; -7.102 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.284      ; 8.425      ;
; -7.100 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.255      ; 8.394      ;
; -7.100 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.396      ;
; -7.097 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.247      ; 8.383      ;
; -7.094 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.254      ; 8.387      ;
; -7.092 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a31~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.256      ; 8.387      ;
; -7.090 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.249      ; 8.378      ;
; -7.089 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.246      ; 8.374      ;
; -7.088 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a12~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.257      ; 8.384      ;
; -7.087 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a15~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.384      ;
; -7.085 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.281      ; 8.405      ;
; -7.083 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.258      ; 8.380      ;
; -7.078 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.259      ; 8.376      ;
; -7.077 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.247      ; 8.363      ;
; -7.069 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.284      ; 8.392      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'Clock'                                                                                                                                  ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.542 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.500        ; 1.374      ; 2.656      ;
; 0.000  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 1.000        ; 1.374      ; 2.614      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'Clock'                                                                                                                                  ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.657 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.000        ; 1.433      ; 2.518      ;
; 1.197 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; -0.500       ; 1.433      ; 2.558      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.984 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 1.635      ;
; 1.025 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 1.677      ;
; 1.029 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.286      ;
; 1.043 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.300      ;
; 1.058 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 1.709      ;
; 1.125 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.382      ;
; 1.139 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.396      ;
; 1.150 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.406      ;
; 1.153 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.410      ;
; 1.154 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.411      ;
; 1.240 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 1.892      ;
; 1.255 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.512      ;
; 1.257 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.514      ;
; 1.298 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 1.976      ;
; 1.305 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.436      ; 1.964      ;
; 1.310 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 1.961      ;
; 1.334 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.435      ; 1.992      ;
; 1.340 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.435      ; 1.998      ;
; 1.342 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.454      ; 2.019      ;
; 1.347 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.604      ;
; 1.349 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.427      ; 1.999      ;
; 1.355 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.425      ; 2.003      ;
; 1.359 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.427      ; 2.009      ;
; 1.363 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 2.015      ;
; 1.373 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.630      ;
; 1.375 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.632      ;
; 1.380 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.636      ;
; 1.382 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.454      ; 2.059      ;
; 1.384 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.425      ; 2.032      ;
; 1.385 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.641      ;
; 1.391 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.451      ; 2.065      ;
; 1.394 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.450      ; 2.067      ;
; 1.395 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.652      ;
; 1.395 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 2.046      ;
; 1.398 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 2.076      ;
; 1.402 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 2.053      ;
; 1.407 ; VGA_Driver640x480:VGA|countX[5] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.664      ;
; 1.421 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.424      ; 2.068      ;
; 1.436 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.426      ; 2.085      ;
; 1.457 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 2.135      ;
; 1.474 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.731      ;
; 1.475 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.732      ;
; 1.480 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.737      ;
; 1.506 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.763      ;
; 1.511 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.767      ;
; 1.520 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.777      ;
; 1.526 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.782      ;
; 1.531 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.787      ;
; 1.534 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 2.212      ;
; 1.540 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 2.192      ;
; 1.565 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 2.243      ;
; 1.581 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 2.232      ;
; 1.592 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.425      ; 2.240      ;
; 1.602 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.454      ; 2.279      ;
; 1.602 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.426      ; 2.251      ;
; 1.603 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.860      ;
; 1.606 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.445      ; 2.274      ;
; 1.609 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.866      ;
; 1.610 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.436      ; 2.269      ;
; 1.611 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.868      ;
; 1.614 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.454      ; 2.291      ;
; 1.616 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.436      ; 2.275      ;
; 1.620 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 2.272      ;
; 1.622 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.445      ; 2.290      ;
; 1.626 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.455      ; 2.304      ;
; 1.628 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.885      ;
; 1.628 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.446      ; 2.297      ;
; 1.629 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.433      ; 2.285      ;
; 1.634 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.454      ; 2.311      ;
; 1.634 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.449      ; 2.306      ;
; 1.635 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.072      ; 1.893      ;
; 1.635 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.892      ;
; 1.637 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.894      ;
; 1.642 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.446      ; 2.311      ;
; 1.645 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a20~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.444      ; 2.312      ;
; 1.647 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.434      ; 2.304      ;
; 1.648 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a20~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.445      ; 2.316      ;
; 1.651 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.450      ; 2.324      ;
; 1.656 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.428      ; 2.307      ;
; 1.656 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.435      ; 2.314      ;
; 1.658 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.435      ; 2.316      ;
; 1.659 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.915      ;
; 1.660 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.916      ;
; 1.660 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a16~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.447      ; 2.330      ;
; 1.660 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.434      ; 2.317      ;
; 1.661 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.917      ;
; 1.662 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.070      ; 1.918      ;
; 1.662 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.423      ; 2.308      ;
; 1.664 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.445      ; 2.332      ;
; 1.670 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.432      ; 2.325      ;
; 1.671 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.928      ;
; 1.671 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.432      ; 2.326      ;
; 1.672 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.424      ; 2.319      ;
; 1.673 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.930      ;
; 1.674 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.098      ; 1.958      ;
; 1.675 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.071      ; 1.932      ;
; 1.675 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.432      ; 2.330      ;
; 1.677 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.098      ; 1.961      ;
; 1.684 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.432      ; 2.339      ;
; 1.690 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.429      ; 2.342      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                    ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 133.65 MHz ; 133.65 MHz      ; DivisorFrecuencia:CLK25|Clock25M ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                      ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; DivisorFrecuencia:CLK25|Clock25M ; -6.482 ; -342.700      ;
; Clock                            ; -0.405 ; -0.405        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                      ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; Clock                            ; 0.560 ; 0.000         ;
; DivisorFrecuencia:CLK25|Clock25M ; 0.913 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; Clock                            ; -3.000 ; -4.285        ;
; DivisorFrecuencia:CLK25|Clock25M ; -2.649 ; -154.137      ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -6.482 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.714      ;
; -6.437 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.669      ;
; -6.426 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.658      ;
; -6.420 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.652      ;
; -6.413 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.649      ;
; -6.410 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.649      ;
; -6.368 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.604      ;
; -6.365 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.604      ;
; -6.357 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.593      ;
; -6.354 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.593      ;
; -6.354 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.594      ;
; -6.351 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.587      ;
; -6.348 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.587      ;
; -6.325 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.557      ;
; -6.309 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.549      ;
; -6.298 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.538      ;
; -6.292 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.532      ;
; -6.288 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.527      ;
; -6.280 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.512      ;
; -6.269 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.501      ;
; -6.263 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.495      ;
; -6.247 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.479      ;
; -6.243 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.482      ;
; -6.239 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.475      ;
; -6.232 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.471      ;
; -6.226 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.465      ;
; -6.197 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.429      ;
; -6.197 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.206      ; 7.431      ;
; -6.194 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.430      ;
; -6.194 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.426      ;
; -6.190 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.431      ;
; -6.185 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.210      ; 7.423      ;
; -6.183 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.419      ;
; -6.178 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.414      ;
; -6.178 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.411      ;
; -6.177 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.413      ;
; -6.175 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.414      ;
; -6.173 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.216      ; 7.417      ;
; -6.170 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.403      ;
; -6.166 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.219      ; 7.413      ;
; -6.159 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.199      ; 7.386      ;
; -6.152 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.206      ; 7.386      ;
; -6.149 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.202      ; 7.379      ;
; -6.145 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.386      ;
; -6.143 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.207      ; 7.378      ;
; -6.141 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.206      ; 7.375      ;
; -6.140 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.210      ; 7.378      ;
; -6.135 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.206      ; 7.369      ;
; -6.134 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.375      ;
; -6.133 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.366      ;
; -6.129 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.210      ; 7.367      ;
; -6.128 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.369      ;
; -6.128 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.216      ; 7.372      ;
; -6.128 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.364      ;
; -6.126 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.232      ; 7.386      ;
; -6.125 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.358      ;
; -6.125 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.208      ; 7.361      ;
; -6.125 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.364      ;
; -6.123 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.210      ; 7.361      ;
; -6.122 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.355      ;
; -6.122 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.361      ;
; -6.121 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.219      ; 7.368      ;
; -6.119 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.359      ;
; -6.117 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.216      ; 7.361      ;
; -6.116 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.349      ;
; -6.114 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.347      ;
; -6.114 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.199      ; 7.341      ;
; -6.111 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.216      ; 7.355      ;
; -6.110 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.219      ; 7.357      ;
; -6.108 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.205      ; 7.341      ;
; -6.106 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.347      ;
; -6.104 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.219      ; 7.351      ;
; -6.104 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.202      ; 7.334      ;
; -6.103 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.199      ; 7.330      ;
; -6.101 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.333      ;
; -6.100 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.234      ; 7.362      ;
; -6.098 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.207      ; 7.333      ;
; -6.097 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.199      ; 7.324      ;
; -6.095 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.209      ; 7.332      ;
; -6.093 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.202      ; 7.323      ;
; -6.090 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.322      ;
; -6.088 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.215      ; 7.331      ;
; -6.087 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.202      ; 7.317      ;
; -6.087 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.207      ; 7.322      ;
; -6.081 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.207      ; 7.316      ;
; -6.081 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.232      ; 7.341      ;
; -6.070 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.232      ; 7.330      ;
; -6.069 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.309      ;
; -6.066 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.212      ; 7.306      ;
; -6.064 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.232      ; 7.324      ;
; -6.061 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.302      ;
; -6.055 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.234      ; 7.317      ;
; -6.053 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.292      ;
; -6.051 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a31~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.211      ; 7.290      ;
; -6.050 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.291      ;
; -6.050 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.209      ; 7.287      ;
; -6.044 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.213      ; 7.285      ;
; -6.044 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.234      ; 7.306      ;
; -6.043 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.215      ; 7.286      ;
; -6.040 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.204      ; 7.272      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Clock'                                                                                                                                  ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.405 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.500        ; 1.235      ; 2.358      ;
; 0.136  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 1.000        ; 1.235      ; 2.317      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Clock'                                                                                                                                  ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.560 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.000        ; 1.286      ; 2.232      ;
; 1.099 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; -0.500       ; 1.286      ; 2.271      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.913 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.473      ;
; 0.918 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.147      ;
; 0.926 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.155      ;
; 0.963 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.523      ;
; 0.982 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.542      ;
; 0.985 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.214      ;
; 0.996 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.225      ;
; 1.001 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.230      ;
; 1.003 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.232      ;
; 1.020 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.249      ;
; 1.083 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.312      ;
; 1.085 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.314      ;
; 1.106 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.666      ;
; 1.182 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.411      ;
; 1.187 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.416      ;
; 1.190 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.419      ;
; 1.198 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.758      ;
; 1.199 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.780      ;
; 1.210 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.439      ;
; 1.210 ; VGA_Driver640x480:VGA|countX[5] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.062      ; 1.440      ;
; 1.212 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.369      ; 1.776      ;
; 1.213 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.442      ;
; 1.219 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.448      ;
; 1.223 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.369      ; 1.787      ;
; 1.226 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.785      ;
; 1.230 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.811      ;
; 1.232 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.791      ;
; 1.240 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.799      ;
; 1.242 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.369      ; 1.806      ;
; 1.246 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.806      ;
; 1.254 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.813      ;
; 1.267 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.827      ;
; 1.271 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.852      ;
; 1.280 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.385      ; 1.860      ;
; 1.283 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.842      ;
; 1.293 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.522      ;
; 1.295 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.363      ; 1.853      ;
; 1.297 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.526      ;
; 1.302 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.385      ; 1.882      ;
; 1.307 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.888      ;
; 1.309 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.538      ;
; 1.314 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.873      ;
; 1.318 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.547      ;
; 1.318 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.547      ;
; 1.326 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.555      ;
; 1.331 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.560      ;
; 1.341 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.570      ;
; 1.348 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.929      ;
; 1.350 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 1.910      ;
; 1.364 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.945      ;
; 1.371 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.952      ;
; 1.377 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.606      ;
; 1.392 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.951      ;
; 1.397 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.626      ;
; 1.399 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.364      ; 1.958      ;
; 1.400 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.629      ;
; 1.401 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.363      ; 1.959      ;
; 1.406 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.372      ; 1.973      ;
; 1.418 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.647      ;
; 1.418 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 1.999      ;
; 1.424 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 2.005      ;
; 1.426 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.655      ;
; 1.443 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 2.024      ;
; 1.447 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.386      ; 2.028      ;
; 1.449 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.385      ; 2.029      ;
; 1.453 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.368      ; 2.016      ;
; 1.459 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.688      ;
; 1.460 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.384      ; 2.039      ;
; 1.462 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.691      ;
; 1.462 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.033      ;
; 1.468 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.369      ; 2.032      ;
; 1.474 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.703      ;
; 1.474 ; VGA_Driver640x480:VGA|countX[6] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.062      ; 1.704      ;
; 1.476 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.705      ;
; 1.476 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.705      ;
; 1.476 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 2.036      ;
; 1.476 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.083      ; 1.727      ;
; 1.478 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.707      ;
; 1.480 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.709      ;
; 1.480 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.083      ; 1.731      ;
; 1.481 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.052      ;
; 1.486 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.368      ; 2.049      ;
; 1.487 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.716      ;
; 1.489 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.369      ; 2.053      ;
; 1.493 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a20~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.064      ;
; 1.494 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.361      ; 2.050      ;
; 1.495 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.724      ;
; 1.497 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.368      ; 2.060      ;
; 1.498 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.727      ;
; 1.498 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.069      ;
; 1.500 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.363      ; 2.058      ;
; 1.503 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.365      ; 2.063      ;
; 1.506 ; VGA_Driver640x480:VGA|countX[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.083      ; 1.757      ;
; 1.507 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.061      ; 1.736      ;
; 1.509 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.080      ;
; 1.509 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.368      ; 2.072      ;
; 1.510 ; VGA_Driver640x480:VGA|countX[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.083      ; 1.761      ;
; 1.510 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a16~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.381      ; 2.086      ;
; 1.511 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.368      ; 2.074      ;
; 1.515 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.376      ; 2.086      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                      ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; DivisorFrecuencia:CLK25|Clock25M ; -3.009 ; -149.223      ;
; Clock                            ; 0.061  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                      ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; Clock                            ; 0.251 ; 0.000         ;
; DivisorFrecuencia:CLK25|Clock25M ; 0.410 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; Clock                            ; -3.000 ; -4.062        ;
; DivisorFrecuencia:CLK25|Clock25M ; -1.000 ; -69.000       ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.009 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 4.123      ;
; -2.981 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 4.102      ;
; -2.980 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 4.094      ;
; -2.955 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 4.069      ;
; -2.953 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 4.067      ;
; -2.952 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 4.073      ;
; -2.935 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 4.053      ;
; -2.927 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 4.048      ;
; -2.925 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 4.046      ;
; -2.925 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 4.047      ;
; -2.906 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 4.024      ;
; -2.906 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 4.020      ;
; -2.903 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 4.019      ;
; -2.896 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 4.018      ;
; -2.886 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 4.005      ;
; -2.881 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 3.999      ;
; -2.879 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 3.997      ;
; -2.877 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.991      ;
; -2.874 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.990      ;
; -2.873 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.987      ;
; -2.871 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 3.993      ;
; -2.869 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 3.991      ;
; -2.857 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.976      ;
; -2.852 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.966      ;
; -2.850 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.964      ;
; -2.849 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.965      ;
; -2.847 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.963      ;
; -2.845 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.966      ;
; -2.845 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.964      ;
; -2.842 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.105      ; 3.955      ;
; -2.839 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.953      ;
; -2.837 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.951      ;
; -2.832 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.951      ;
; -2.832 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.951      ;
; -2.830 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.949      ;
; -2.830 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.103      ; 3.941      ;
; -2.825 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.941      ;
; -2.822 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.104      ; 3.934      ;
; -2.819 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.934      ;
; -2.818 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.939      ;
; -2.816 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.935      ;
; -2.813 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.105      ; 3.926      ;
; -2.813 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.118      ; 3.939      ;
; -2.811 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.932      ;
; -2.809 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.930      ;
; -2.807 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.922      ;
; -2.803 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.922      ;
; -2.801 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.103      ; 3.912      ;
; -2.800 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a42~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.914      ;
; -2.799 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 3.917      ;
; -2.799 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.123      ; 3.930      ;
; -2.796 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.912      ;
; -2.793 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.104      ; 3.905      ;
; -2.791 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.910      ;
; -2.790 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.905      ;
; -2.789 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a10~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.908      ;
; -2.789 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.910      ;
; -2.789 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 3.911      ;
; -2.789 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.109      ; 3.906      ;
; -2.788 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.105      ; 3.901      ;
; -2.786 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a1~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.105      ; 3.899      ;
; -2.785 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.125      ; 3.918      ;
; -2.784 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.118      ; 3.910      ;
; -2.778 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.897      ;
; -2.778 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.893      ;
; -2.778 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.897      ;
; -2.776 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.103      ; 3.887      ;
; -2.776 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a41~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.895      ;
; -2.774 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a47~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.103      ; 3.885      ;
; -2.772 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a11~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.893      ;
; -2.771 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.887      ;
; -2.770 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.123      ; 3.901      ;
; -2.770 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.884      ;
; -2.769 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.885      ;
; -2.768 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.104      ; 3.880      ;
; -2.767 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a2~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.108      ; 3.883      ;
; -2.767 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.112      ; 3.887      ;
; -2.766 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a38~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.104      ; 3.878      ;
; -2.765 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.880      ;
; -2.765 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 3.883      ;
; -2.764 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.885      ;
; -2.763 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a37~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.878      ;
; -2.763 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a46~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.110      ; 3.881      ;
; -2.762 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a40~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.113      ; 3.883      ;
; -2.760 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.109      ; 3.877      ;
; -2.759 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.118      ; 3.885      ;
; -2.757 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.118      ; 3.883      ;
; -2.756 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a6~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.125      ; 3.889      ;
; -2.755 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 3.877      ;
; -2.753 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.868      ;
; -2.753 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a36~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.114      ; 3.875      ;
; -2.753 ; VGA_Driver640x480:VGA|countY[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a31~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.109      ; 3.870      ;
; -2.751 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a3~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.107      ; 3.866      ;
; -2.750 ; VGA_Driver640x480:VGA|countY[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a23~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.869      ;
; -2.749 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.111      ; 3.868      ;
; -2.745 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.123      ; 3.876      ;
; -2.743 ; VGA_Driver640x480:VGA|countY[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a9~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.123      ; 3.874      ;
; -2.738 ; VGA_Driver640x480:VGA|countY[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.112      ; 3.858      ;
; -2.736 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a32~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.106      ; 3.850      ;
; -2.735 ; VGA_Driver640x480:VGA|countY[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a0~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 1.000        ; 0.109      ; 3.852      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Clock'                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.061 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.500        ; 0.645      ; 1.185      ;
; 0.584 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 1.000        ; 0.645      ; 1.162      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Clock'                                                                                                                                  ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.251 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; 0.000        ; 0.674      ; 1.120      ;
; 0.771 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Clock       ; -0.500       ; 0.674      ; 1.140      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'DivisorFrecuencia:CLK25|Clock25M'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.410 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.723      ;
; 0.439 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.752      ;
; 0.440 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.557      ;
; 0.445 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.562      ;
; 0.449 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.762      ;
; 0.484 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.601      ;
; 0.494 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.611      ;
; 0.511 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.628      ;
; 0.513 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.630      ;
; 0.516 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.633      ;
; 0.521 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.834      ;
; 0.557 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.674      ;
; 0.557 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.886      ;
; 0.559 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.676      ;
; 0.563 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.876      ;
; 0.569 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.217      ; 0.887      ;
; 0.575 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.904      ;
; 0.580 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.893      ;
; 0.581 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.217      ; 0.899      ;
; 0.583 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a35~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.217      ; 0.901      ;
; 0.586 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.703      ;
; 0.589 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.902      ;
; 0.590 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.707      ;
; 0.591 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.904      ;
; 0.591 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.211      ; 0.903      ;
; 0.592 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.709      ;
; 0.593 ; VGA_Driver640x480:VGA|countX[5] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.709      ;
; 0.596 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.909      ;
; 0.598 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.927      ;
; 0.604 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.721      ;
; 0.607 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.211      ; 0.919      ;
; 0.608 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 0.936      ;
; 0.611 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.924      ;
; 0.617 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.946      ;
; 0.618 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.210      ; 0.929      ;
; 0.621 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.738      ;
; 0.622 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 0.950      ;
; 0.624 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.741      ;
; 0.625 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.742      ;
; 0.628 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.211      ; 0.940      ;
; 0.635 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[8]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.752      ;
; 0.636 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.753      ;
; 0.643 ; VGA_Driver640x480:VGA|countX[1] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.760      ;
; 0.647 ; VGA_Driver640x480:VGA|countX[3] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.764      ;
; 0.647 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a30~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.960      ;
; 0.647 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 0.975      ;
; 0.654 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.983      ;
; 0.657 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 0.986      ;
; 0.659 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[1]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.776      ;
; 0.665 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.781      ;
; 0.670 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a19~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 0.983      ;
; 0.680 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.210      ; 0.991      ;
; 0.682 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 1.011      ;
; 0.684 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.228      ; 1.013      ;
; 0.684 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a21~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.211      ; 0.996      ;
; 0.687 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.004      ;
; 0.690 ; VGA_Driver640x480:VGA|countX[1] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 1.018      ;
; 0.695 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a45~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.215      ; 1.011      ;
; 0.696 ; VGA_Driver640x480:VGA|countX[9] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.812      ;
; 0.700 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[7]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.817      ;
; 0.701 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[0]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.818      ;
; 0.702 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.819      ;
; 0.702 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a17~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 1.030      ;
; 0.705 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[3]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.822      ;
; 0.708 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a25~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 1.021      ;
; 0.708 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a4~porta_address_reg0  ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.227      ; 1.036      ;
; 0.711 ; VGA_Driver640x480:VGA|countX[2] ; VGA_Driver640x480:VGA|countX[5]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.827      ;
; 0.711 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a14~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.226      ; 1.038      ;
; 0.713 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.830      ;
; 0.713 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.223      ; 1.037      ;
; 0.714 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.031      ;
; 0.716 ; VGA_Driver640x480:VGA|countX[8] ; VGA_Driver640x480:VGA|countX[2]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.833      ;
; 0.719 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.836      ;
; 0.719 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.223      ; 1.043      ;
; 0.720 ; VGA_Driver640x480:VGA|countX[0] ; VGA_Driver640x480:VGA|countX[4]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.837      ;
; 0.721 ; VGA_Driver640x480:VGA|countY[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.838      ;
; 0.721 ; VGA_Driver640x480:VGA|countY[7] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a24~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 1.034      ;
; 0.721 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a26~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.223      ; 1.045      ;
; 0.722 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.839      ;
; 0.723 ; VGA_Driver640x480:VGA|countX[6] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.839      ;
; 0.724 ; VGA_Driver640x480:VGA|countY[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.841      ;
; 0.726 ; VGA_Driver640x480:VGA|countX[4] ; VGA_Driver640x480:VGA|countX[6]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.034      ; 0.842      ;
; 0.727 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 1.040      ;
; 0.727 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.044      ;
; 0.728 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.051      ; 0.861      ;
; 0.728 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a33~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.210      ; 1.039      ;
; 0.729 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a22~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.215      ; 1.045      ;
; 0.730 ; VGA_Driver640x480:VGA|countX[3] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.047      ;
; 0.731 ; VGA_Driver640x480:VGA|countX[6] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[1]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.051      ; 0.864      ;
; 0.732 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a20~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.222      ; 1.055      ;
; 0.733 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a27~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.223      ; 1.057      ;
; 0.734 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a29~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.208      ; 1.043      ;
; 0.739 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a16~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.222      ; 1.062      ;
; 0.739 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a13~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.056      ;
; 0.739 ; VGA_Driver640x480:VGA|countX[0] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a34~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.216      ; 1.056      ;
; 0.740 ; VGA_Driver640x480:VGA|countX[2] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a20~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.222      ; 1.063      ;
; 0.741 ; VGA_Driver640x480:VGA|countX[7] ; VGA_Driver640x480:VGA|countX[9]                                                                   ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.035      ; 0.858      ;
; 0.742 ; VGA_Driver640x480:VGA|countX[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 1.055      ;
; 0.742 ; VGA_Driver640x480:VGA|countX[5] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|ram_block1a28~porta_address_reg0 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.212      ; 1.055      ;
; 0.743 ; VGA_Driver640x480:VGA|countX[4] ; ImBuffer:Ram|altsyncram:ram_rtl_0|altsyncram_dl61:auto_generated|address_reg_a[0]                 ; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 0.000        ; 0.051      ; 0.876      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -7.565   ; 0.251 ; N/A      ; N/A     ; -3.000              ;
;  Clock                            ; -0.542   ; 0.251 ; N/A      ; N/A     ; -3.000              ;
;  DivisorFrecuencia:CLK25|Clock25M ; -7.565   ; 0.410 ; N/A      ; N/A     ; -2.710              ;
; Design-wide TNS                   ; -404.588 ; 0.0   ; 0.0      ; 0.0     ; -161.35             ;
;  Clock                            ; -0.542   ; 0.000 ; N/A      ; N/A     ; -4.285              ;
;  DivisorFrecuencia:CLK25|Clock25M ; -404.046 ; 0.000 ; N/A      ; N/A     ; -157.065            ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RGB[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RGB[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RGB[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; RGB[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.16 V              ; -0.139 V            ; 0.248 V                              ; 0.207 V                              ; 4.71e-10 s                  ; 4.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.16 V             ; -0.139 V           ; 0.248 V                             ; 0.207 V                             ; 4.71e-10 s                 ; 4.18e-10 s                 ; Yes                       ; No                        ;
; RGB[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.16 V              ; -0.139 V            ; 0.248 V                              ; 0.207 V                              ; 4.71e-10 s                  ; 4.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.16 V             ; -0.139 V           ; 0.248 V                             ; 0.207 V                             ; 4.71e-10 s                 ; 4.18e-10 s                 ; Yes                       ; No                        ;
; RGB[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; RGB[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; RGB[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; RGB[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; Hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; Vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RGB[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; RGB[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; RGB[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.12 V              ; -0.066 V            ; 0.228 V                              ; 0.179 V                              ; 6.76e-10 s                  ; 6.29e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.12 V             ; -0.066 V           ; 0.228 V                             ; 0.179 V                             ; 6.76e-10 s                 ; 6.29e-10 s                 ; Yes                       ; No                        ;
; RGB[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; RGB[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; RGB[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; RGB[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; Hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; Vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RGB[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; RGB[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.62 V              ; -0.134 V            ; 0.28 V                               ; 0.426 V                              ; 4.44e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.95e-08 V                  ; 3.62 V             ; -0.134 V           ; 0.28 V                              ; 0.426 V                             ; 4.44e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; RGB[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.62 V              ; -0.134 V            ; 0.28 V                               ; 0.426 V                              ; 4.44e-10 s                  ; 2.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.95e-08 V                  ; 3.62 V             ; -0.134 V           ; 0.28 V                              ; 0.426 V                             ; 4.44e-10 s                 ; 2.98e-10 s                 ; No                        ; No                        ;
; RGB[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; RGB[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; RGB[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; RGB[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; Hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; Vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; DivisorFrecuencia:CLK25|Clock25M ; Clock                            ; 1        ; 1        ; 0        ; 0        ;
; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 42726    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; DivisorFrecuencia:CLK25|Clock25M ; Clock                            ; 1        ; 1        ; 0        ; 0        ;
; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; 42726    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; Clock                            ; Clock                            ; Base ; Constrained ;
; DivisorFrecuencia:CLK25|Clock25M ; DivisorFrecuencia:CLK25|Clock25M ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RGB[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 20 19:33:32 2021
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DivisorFrecuencia:CLK25|Clock25M DivisorFrecuencia:CLK25|Clock25M
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.565            -404.046 DivisorFrecuencia:CLK25|Clock25M 
    Info (332119):    -0.542              -0.542 Clock 
Info (332146): Worst-case hold slack is 0.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.657               0.000 Clock 
    Info (332119):     0.984               0.000 DivisorFrecuencia:CLK25|Clock25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 Clock 
    Info (332119):    -2.710            -157.065 DivisorFrecuencia:CLK25|Clock25M 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.482            -342.700 DivisorFrecuencia:CLK25|Clock25M 
    Info (332119):    -0.405              -0.405 Clock 
Info (332146): Worst-case hold slack is 0.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.560               0.000 Clock 
    Info (332119):     0.913               0.000 DivisorFrecuencia:CLK25|Clock25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 Clock 
    Info (332119):    -2.649            -154.137 DivisorFrecuencia:CLK25|Clock25M 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.009            -149.223 DivisorFrecuencia:CLK25|Clock25M 
    Info (332119):     0.061               0.000 Clock 
Info (332146): Worst-case hold slack is 0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.251               0.000 Clock 
    Info (332119):     0.410               0.000 DivisorFrecuencia:CLK25|Clock25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.062 Clock 
    Info (332119):    -1.000             -69.000 DivisorFrecuencia:CLK25|Clock25M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Tue Jul 20 19:33:33 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


