'timescale ius/us
module test_bench;
	reg clock, reset;
	wire [6:0] FND7, FND6, FND5, FND4, FND3, FND2, FND1, FND0;
	wire [3:0] out_min_tens, out_min_ones, out_sec_tens, out_sec_ones;
	
	initial begin
		$monitor ("With clock at %b, reset at %b, left BCD : %d, right BCD : %d", clock, reset, out_tens, out_ones);
		clock = 1'b0;
		reset = 1'b0;
		
		#5 reset = 1'b1;
		#5 reset = 1'b0;
		
		#600000 reset = 1'b1;
		#20 reset = 1'b0;
		
		#1000 $finish;
	end
	
	always begin
		#10 clock = ~clock;
	end
	
	digital_clock UUT (.clock(clock), .reset(reset), .FND7(FND7), .FND6(FND6), .FND5(FND5), .FND4(FND4),
	.FND3(FND3), .FND2(FND2), .FND1(FND1), .FND0(FND0), .ont_min_tens(out_min_tens), .out_min_ones(out_min_ones),
	.out_sec_tens(out_sec_tens), .out_sec_ones(out_sec_ones));
	
endmodule