# sky130RTLDesignandSynthesisWorkshop
![Workshop Banner](/docs/workshop_banner.png)

## About

A cloud based 5 day training workshop which offeres insights into verilog coding techniques for successful elaboration and synthesis using sky130 PDK.

# Outline

- [1. Introduction](#1.Introduction)
- [2. Verilog RTL Design and Synthesis](#2.Verilog RTL Design and Synthesis)
3. [Decoding Library File(s)](# 3. Decoding Library File(s))
4. [Hierarchial vs Flat Synthesis](# 4. Hierarchial vs Flat Synthesis)
5. [Flop Coding Style](# 5. Flop Coding Style)
6. [Combinational Optimisations](# 6. Combinational Optimisations)
7. [Sequential Optimisations](# 7. Sequential Optimisations)
8. [Gate Level Simulation (GLS)](# 8. Gate Level Simulation (GLS))
9. [Synthesis - Simulation Mismatch](# 9. Synthesis - Simulation Mismatch)
9.1. [Blocking vs Non- Blocking Statements](# 9.1. Blocking vs Non- Blocking Statements)
10. [Synthesis Optimisation Techniques](# 10. Synthesis Optimisation Techniques)

# 1. Introduction

# 2. Verilog RTL and Synthesis

