{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657478464895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657478464898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 10 14:41:04 2022 " "Processing started: Sun Jul 10 14:41:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657478464898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478464898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478464898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657478465246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657478465246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/tickgenerator/tickgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/tickgenerator/tickgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TickGenerator-arch " "Found design unit 1: TickGenerator-arch" {  } { { "../TickGenerator/TickGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/TickGenerator/TickGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471074 ""} { "Info" "ISGN_ENTITY_NAME" "1 TickGenerator " "Found entity 1: TickGenerator" {  } { { "../TickGenerator/TickGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/TickGenerator/TickGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/secondgenerator/secondgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/secondgenerator/secondgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecondGenerator-arch " "Found design unit 1: SecondGenerator-arch" {  } { { "../SecondGenerator/SecondGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/SecondGenerator/SecondGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471078 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecondGenerator " "Found entity 1: SecondGenerator" {  } { { "../SecondGenerator/SecondGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/SecondGenerator/SecondGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/scanclock/scanclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/scanclock/scanclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScanClock-arch " "Found design unit 1: ScanClock-arch" {  } { { "../ScanClock/ScanClock.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/ScanClock/ScanClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScanClock " "Found entity 1: ScanClock" {  } { { "../ScanClock/ScanClock.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/ScanClock/ScanClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/minutegenerator/minutegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/minutegenerator/minutegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MinuteGenerator-arch " "Found design unit 1: MinuteGenerator-arch" {  } { { "../MinuteGenerator/MinuteGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/MinuteGenerator/MinuteGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471087 ""} { "Info" "ISGN_ENTITY_NAME" "1 MinuteGenerator " "Found entity 1: MinuteGenerator" {  } { { "../MinuteGenerator/MinuteGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/MinuteGenerator/MinuteGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/hourgenerator/hourgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/hourgenerator/hourgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HourGenerator-arch " "Found design unit 1: HourGenerator-arch" {  } { { "../HourGenerator/HourGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/HourGenerator/HourGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471090 ""} { "Info" "ISGN_ENTITY_NAME" "1 HourGenerator " "Found entity 1: HourGenerator" {  } { { "../HourGenerator/HourGenerator.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/HourGenerator/HourGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/doubledabble/doubledabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/doubledabble/doubledabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleDabble-RTL " "Found design unit 1: DoubleDabble-RTL" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleDabble " "Found entity 1: DoubleDabble" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/displaydriver/displaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/final project/code/displaydriver/displaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDriver-RTL " "Found design unit 1: DisplayDriver-RTL" {  } { { "../DisplayDriver/DisplayDriver.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DisplayDriver/DisplayDriver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471098 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "../DisplayDriver/DisplayDriver.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DisplayDriver/DisplayDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complete_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Clock " "Found entity 1: Complete_Clock" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657478471101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Clock " "Elaborating entity \"Complete_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657478471130 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "digit_vector\[3..0\] " "Pin \"digit_vector\[3..0\]\" is missing source" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 568 232 408 584 "digit_vector\[0\]" "" } { 600 232 408 616 "digit_vector\[1\]" "" } { 632 232 408 648 "digit_vector\[2\]" "" } { 664 232 408 680 "digit_vector\[3\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1657478471131 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "display_out\[6..0\] " "Pin \"display_out\[6..0\]\" is missing source" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1657478471131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickGenerator TickGenerator:inst9 " "Elaborating entity \"TickGenerator\" for hierarchy \"TickGenerator:inst9\"" {  } { { "Complete_Clock.bdf" "inst9" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 96 208 384 176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:inst " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:inst\"" {  } { { "Complete_Clock.bdf" "inst" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 392 456 696 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471135 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_digit_vector DisplayDriver.vhd(54) " "VHDL Process Statement warning at DisplayDriver.vhd(54): signal \"internal_digit_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DisplayDriver/DisplayDriver.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DisplayDriver/DisplayDriver.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471136 "|Complete_Clock|DisplayDriver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanClock ScanClock:inst10 " "Elaborating entity \"ScanClock\" for hierarchy \"ScanClock:inst10\"" {  } { { "Complete_Clock.bdf" "inst10" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 256 104 288 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDabble DoubleDabble:inst5 " "Elaborating entity \"DoubleDabble\" for hierarchy \"DoubleDabble:inst5\"" {  } { { "Complete_Clock.bdf" "inst5" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 240 1112 1296 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_vec DoubleDabble.vhd(32) " "VHDL Process Statement warning at DoubleDabble.vhd(32): signal \"new_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471141 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_vec DoubleDabble.vhd(32) " "VHDL Process Statement warning at DoubleDabble.vhd(32): signal \"old_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "change_detector DoubleDabble.vhd(38) " "VHDL Process Statement warning at DoubleDabble.vhd(38): signal \"change_detector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(48) " "VHDL Process Statement warning at DoubleDabble.vhd(48): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(52) " "VHDL Process Statement warning at DoubleDabble.vhd(52): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(53) " "VHDL Process Statement warning at DoubleDabble.vhd(53): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(55) " "VHDL Process Statement warning at DoubleDabble.vhd(55): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(56) " "VHDL Process Statement warning at DoubleDabble.vhd(56): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(63) " "VHDL Process Statement warning at DoubleDabble.vhd(63): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch_space DoubleDabble.vhd(64) " "VHDL Process Statement warning at DoubleDabble.vhd(64): signal \"scratch_space\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scratch_space DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"scratch_space\", which holds its previous value in one or more paths through the process" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tens DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"tens\", which holds its previous value in one or more paths through the process" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ones DoubleDabble.vhd(27) " "VHDL Process Statement warning at DoubleDabble.vhd(27): inferring latch(es) for signal or variable \"ones\", which holds its previous value in one or more paths through the process" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[0\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[1\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[2\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ones\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"ones\[3\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[0\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[1\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[2\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"tens\[3\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[0\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[0\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[1\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[1\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[2\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[2\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[3\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[3\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[4\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[4\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[5\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[5\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[6\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[6\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[7\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[7\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[8\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[8\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[9\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[9\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[10\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[10\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[11\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[11\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[12\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[12\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_space\[13\] DoubleDabble.vhd(27) " "Inferred latch for \"scratch_space\[13\]\" at DoubleDabble.vhd(27)" {  } { { "../DoubleDabble/DoubleDabble.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/DoubleDabble/DoubleDabble.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471142 "|Complete_Clock|DoubleDabble:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HourGenerator HourGenerator:inst2 " "Elaborating entity \"HourGenerator\" for hierarchy \"HourGenerator:inst2\"" {  } { { "Complete_Clock.bdf" "inst2" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 96 1024 1192 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinuteGenerator MinuteGenerator:inst6 " "Elaborating entity \"MinuteGenerator\" for hierarchy \"MinuteGenerator:inst6\"" {  } { { "Complete_Clock.bdf" "inst6" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 96 760 944 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondGenerator SecondGenerator:inst8 " "Elaborating entity \"SecondGenerator\" for hierarchy \"SecondGenerator:inst8\"" {  } { { "Complete_Clock.bdf" "inst8" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 96 448 624 176 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_vector\[3\] GND " "Pin \"digit_vector\[3\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 568 232 408 584 "digit_vector\[0\]" "" } { 600 232 408 616 "digit_vector\[1\]" "" } { 632 232 408 648 "digit_vector\[2\]" "" } { 664 232 408 680 "digit_vector\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|digit_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_vector\[2\] GND " "Pin \"digit_vector\[2\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 568 232 408 584 "digit_vector\[0\]" "" } { 600 232 408 616 "digit_vector\[1\]" "" } { 632 232 408 648 "digit_vector\[2\]" "" } { 664 232 408 680 "digit_vector\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|digit_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_vector\[1\] GND " "Pin \"digit_vector\[1\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 568 232 408 584 "digit_vector\[0\]" "" } { 600 232 408 616 "digit_vector\[1\]" "" } { 632 232 408 648 "digit_vector\[2\]" "" } { 664 232 408 680 "digit_vector\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|digit_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_vector\[0\] GND " "Pin \"digit_vector\[0\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 568 232 408 584 "digit_vector\[0\]" "" } { 600 232 408 616 "digit_vector\[1\]" "" } { 632 232 408 648 "digit_vector\[2\]" "" } { 664 232 408 680 "digit_vector\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|digit_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[6\] GND " "Pin \"display_out\[6\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[5\] GND " "Pin \"display_out\[5\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[4\] GND " "Pin \"display_out\[4\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[3\] GND " "Pin \"display_out\[3\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[2\] GND " "Pin \"display_out\[2\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[1\] GND " "Pin \"display_out\[1\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_out\[0\] GND " "Pin \"display_out\[0\]\" is stuck at GND" {  } { { "Complete_Clock.bdf" "" { Schematic "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Complete_Clock/Complete_Clock.bdf" { { 384 992 1168 400 "display_out\[0\]" "" } { 416 992 1168 432 "display_out\[1\]" "" } { 456 992 1168 472 "display_out\[2\]" "" } { 488 992 1168 504 "display_out\[3\]" "" } { 520 992 1168 536 "display_out\[4\]" "" } { 552 992 1168 568 "display_out\[5\]" "" } { 584 992 1168 600 "display_out\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657478471385 "|Complete_Clock|display_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657478471385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657478471422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657478471719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657478471719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657478471808 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657478471808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657478471808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657478471808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657478471823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 10 14:41:11 2022 " "Processing ended: Sun Jul 10 14:41:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657478471823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657478471823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657478471823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657478471823 ""}
