{"Source Block": ["oh/spi/dv/dut_spi.v@55:65@HdlStmAssign", "   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], "Clone Blocks": [["oh/spi/dv/dut_spi.v@53:63", "\n   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n"], ["oh/spi/dv/dut_spi.v@54:64", "   //######################################################################\n   //DUT\n   //######################################################################\n\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n"], ["oh/gpio/dv/dut_gpio.v@58:68", "   //######################################################################\n\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   assign clkout          = clk1;\n   assign clk             = clk1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n"], ["oh/spi/dv/dut_spi.v@57:68", "\n   assign gpio_in[AW-1:0] = 32'h87654321;\n   assign wait_out[N-1:0] = 'b0;\n   assign dut_active      = 1'b1;\n   \n   always @ (posedge clk)\n     access_out[0] <= access_in[0] & ~packet_in[0];\n\n   emesh2packet e2p (// Outputs\n\t\t     .packet_out\t(packet_out[PW-1:0]),\n\t\t     // Inputs\n\t\t     .write_out\t\t(1'b0),\n"]], "Diff Content": {"Delete": [[60, "   assign dut_active      = 1'b1;\n"]], "Add": [[60, "   spi_master #(.AW(AW))\n"], [60, "   spi_master  (/*AUTOINST*/\n"], [60, "\t\t.sclk\t\t\t(sclk),\n"], [60, "\t\t.mosi\t\t\t(mosi),\n"], [60, "\t\t.ss\t\t\t(ss),\n"], [60, "\t\t.wait_out\t\t(wait_out),\n"], [60, "\t\t.access_out\t\t(access_out),\n"], [60, "\t\t.packet_out\t\t(packet_out[PW-1:0]),\n"], [60, "\t\t.clk\t\t\t(clk),\n"], [60, "\t\t.nreset\t\t\t(nreset),\n"], [60, "\t\t.miso\t\t\t(miso),\n"], [60, "\t\t.access_in\t\t(access_in),\n"], [60, "\t\t.packet_in\t\t(packet_in[PW-1:0]),\n"], [60, "\t\t.wait_in\t\t(wait_in));\n"]]}}