Running: C:\Xilins\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual_isim_beh.exe -prj C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual_beh.prj work.tb_convertidor_piso_actual 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/convertidor_piso_actual.vhd" into library work
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual.vhd" Line 19: Expression has 2 elements ; expected 3
ERROR:HDLCompiler:410 - "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual.vhd" Line 20: Expression has 2 elements ; expected 3
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit tb_convertidor_piso_actual in library work failed
