<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Ahmed Tawfik | Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <script defer src="script.js"></script>
</head>
<body>
  <!-- Navigation -->
  <header>
    <nav>
      <h1>AT</h1>
      <ul>
        <li><a href="#why">Why Me</a></li>
        <li><a href="#about">About</a></li>
        <li><a href="#services">Services</a></li>
        <li><a href="#education">Education</a></li>
        <li><a href="#courses">Courses</a></li>
        <li><a href="#projects">Projects</a></li>
        <li><a href="#skills">Skills</a></li>
        <li><a href="#contact">Contact</a></li>
      </ul>
    </nav>
  </header>

  <!-- Hero Section -->
  <section class="hero" id="home">
    <div class="hero-content">
      <img src="ahmed-photo.jpg" alt="Ahmed Tawfik" class="hero-photo" />
      <h1 class="hero-name">Ahmed Tawfik AbdAllah Hsaneen</h1>
      <h2 class="hero-title">Digital IC Design Engineer</h2>
      <p class="hero-subtitle">RTL ‚Ä¢ ASIC Flow ‚Ä¢ Verification ‚Ä¢ FPGA</p>
      <div class="hero-actions">
        <a href="Ahmed_Tawfik_Portfolio.pdf" target="_blank" class="btn">Download CV</a>
        <a href="#contact" class="btn btn-outline">Contact Me</a>
      </div>
    </div>
  </section>

  <!-- Why Choose Me -->
  <section id="why">
    <h2>Why Choose Me?</h2>
    <div class="why-grid">
      <div class="why-card">
        <h3>‚ö° Strong Technical Background</h3>
        <p>Hands-on expertise in RTL design, FPGA development, verification (SystemVerilog/UVM), and ASIC flow from RTL to GDSII.</p>
      </div>
      <div class="why-card">
        <h3>üöÄ Problem Solver</h3>
        <p>I break complex problems into simple, testable hardware modules with clean, reusable RTL and verification components.</p>
      </div>
      <div class="why-card">
        <h3>üéØ Growth-Oriented</h3>
        <p>Actively pursuing advanced diplomas and projects to keep sharpening my craft and ship real value on silicon.</p>
      </div>
    </div>
  </section>

  <!-- About -->
  <section id="about">
    <h2>About Me</h2>
    <p class="about-text">
      Ambitious Electronics and Communication Engineering student at Helwan University, focused on Digital IC Design.
      I blend academic foundations with hands-on projects‚ÄîUART, FIFO, ALU, I2C, and a basic RISC-V core‚Äîplus ASIC flow exposure from synthesis and STA to floorplanning, P&R, and sign-off.
      I‚Äôm motivated by building reliable, testable designs that scale.
    </p>
  </section>

  <!-- Services -->
  <section id="services">
    <h2>Services I Offer</h2>
    <div class="services-grid">
      <div class="service-card">
        <h3>üíª RTL Design</h3>
        <p>Efficient Verilog/SystemVerilog RTL with hierarchy, parameterization, and lint-friendly code.</p>
      </div>
      <div class="service-card">
        <h3>üîç Verification</h3>
        <p>SystemVerilog/UVM environments, random/constrained tests, coverage-driven verification.</p>
      </div>
      <div class="service-card">
        <h3>üîß FPGA Development</h3>
        <p>Bring-up and prototyping on FPGA (Quartus/ISE), with timing closure and board-level validation.</p>
      </div>
      <div class="service-card">
        <h3>‚öôÔ∏è ASIC Flow</h3>
        <p>RTL to GDSII overview: synthesis, STA, floorplanning, placement, routing, ECOs, and sign-off.</p>
      </div>
    </div>
  </section>

  <!-- Education -->
  <section id="education">
    <h2>Education</h2>
    <div class="edu-block">
      <h3>Helwan University ‚Äî Electronics & Communication Engineering</h3>
      <p>Student ‚Ä¢ Expected Graduation: 2026 ‚Ä¢ Giza, Egypt</p>
    </div>
  </section>

  <!-- Courses -->
  <section id="courses">
    <h2>Training & Courses</h2>
    <ul class="course-list">
      <li><strong>Digital Design using FPGA</strong> ‚Äî NTI (Aug 2025‚ÄìIn progress)</li>
      <li><strong>FPGA & SoC System Development</strong> ‚Äî Eng. Yousef Sherif (Aug 2025‚ÄìIn progress)</li>
      <li><strong>RTL Verification Diploma (SystemVerilog & UVM)</strong> ‚Äî Eng. Sherif Hosny (Jan 2025‚ÄìIn progress)</li>
      <li><strong>ASIC Digital IC Design Diploma</strong> ‚Äî Eng. Ali El-Temsah (Feb‚ÄìAug 2024)</li>
    </ul>
  </section>

  <!-- Projects -->
  <section id="projects">
    <h2>Projects</h2>
    <div class="project-grid">
      <div class="project"><h3>UART TX/RX</h3><p>Hierarchical transmitter/receiver with self-checking testbench.</p></div>
      <div class="project"><h3>FIFO</h3><p>Synchronous FIFO design (depth/width parametric) and verification.</p></div>
      <div class="project"><h3>16-bit ALU</h3><p>Signed/unsigned operations, coverage-driven verification.</p></div>
      <div class="project"><h3>I2C Protocol</h3><p>I2C master with one slave; protocol timing and verification focus.</p></div>
      <div class="project"><h3>RISC-V Core</h3><p>Basic core bring-up and instruction execution.</p></div>
      <div class="project"><h3>RTL‚ÜíGDS System</h3><p>Low-power configurable multi-clock system; synthesis, STA, P&R.</p></div>
    </div>
  </section>

  <!-- Skills -->
  <section id="skills">
    <h2>Skills</h2>
    <div class="skills-grid">
      <div>
        <h3>Technical</h3>
        <ul>
          <li>Verilog / SystemVerilog / VHDL</li>
          <li>RTL Design & Verification</li>
          <li>FPGA Development (Quartus, ISE)</li>
          <li>Synopsys Tools (Design Compiler, Formality)</li>
          <li>C++ / C / Python / TCL / MATLAB</li>
          <li>ModelSim / QuestaSim</li>
        </ul>
      </div>
      <div>
        <h3>Non-Technical</h3>
        <ul>
          <li>Presentation & Communication</li>
          <li>Leadership & Teamwork</li>
          <li>Problem-Solving & Negotiation</li>
          <li>Self-Learner & Active Listener</li>
          <li>Attention to Detail</li>
        </ul>
      </div>
    </div>
  </section>

  <!-- Contact -->
  <section id="contact">
    <h2>Contact</h2>
    <p>Email: <a href="mailto:ahmedtawfek2002@gmail.com">ahmedtawfek2002@gmail.com</a></p>
    <p>Phone: <a href="tel:+201098960940">+20 10

