
STM32L031K6T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f50  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003010  08003010  00004010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003098  08003098  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003098  08003098  00004098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030a0  080030a0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030a0  080030a0  000040a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080030a4  080030a4  000040a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080030a8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000068  08003110  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08003110  00005260  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f77  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001640  00000000  00000000  0000d007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0000e648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000545  00000000  00000000  0000ed38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011a00  00000000  00000000  0000f27d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000960f  00000000  00000000  00020c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006813e  00000000  00000000  0002a28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000923ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ddc  00000000  00000000  00092410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000941ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002ff8 	.word	0x08002ff8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08002ff8 	.word	0x08002ff8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	@ (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fa3e 	bl	800092c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f818 	bl	80004e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f8b2 	bl	800061c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004b8:	f000 f880 	bl	80005bc <MX_USART2_UART_Init>
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	// Task 2 (LED Blinking)
  	  printf("Hello from infinite loop \n");
 80004bc:	4b07      	ldr	r3, [pc, #28]	@ (80004dc <main+0x34>)
 80004be:	0018      	movs	r0, r3
 80004c0:	f002 f9d0 	bl	8002864 <puts>
  	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <main+0x38>)
 80004c6:	2110      	movs	r1, #16
 80004c8:	0018      	movs	r0, r3
 80004ca:	f000 fd02 	bl	8000ed2 <HAL_GPIO_TogglePin>
  	  HAL_Delay(1000);
 80004ce:	23fa      	movs	r3, #250	@ 0xfa
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fa9a 	bl	8000a0c <HAL_Delay>
    {
 80004d8:	46c0      	nop			@ (mov r8, r8)
 80004da:	e7ef      	b.n	80004bc <main+0x14>
 80004dc:	08003010 	.word	0x08003010
 80004e0:	50000400 	.word	0x50000400

080004e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b099      	sub	sp, #100	@ 0x64
 80004e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ea:	242c      	movs	r4, #44	@ 0x2c
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	0018      	movs	r0, r3
 80004f0:	2334      	movs	r3, #52	@ 0x34
 80004f2:	001a      	movs	r2, r3
 80004f4:	2100      	movs	r1, #0
 80004f6:	f002 faab 	bl	8002a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fa:	2318      	movs	r3, #24
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	0018      	movs	r0, r3
 8000500:	2314      	movs	r3, #20
 8000502:	001a      	movs	r2, r3
 8000504:	2100      	movs	r1, #0
 8000506:	f002 faa3 	bl	8002a50 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800050a:	003b      	movs	r3, r7
 800050c:	0018      	movs	r0, r3
 800050e:	2318      	movs	r3, #24
 8000510:	001a      	movs	r2, r3
 8000512:	2100      	movs	r1, #0
 8000514:	f002 fa9c 	bl	8002a50 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000518:	4b26      	ldr	r3, [pc, #152]	@ (80005b4 <SystemClock_Config+0xd0>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a26      	ldr	r2, [pc, #152]	@ (80005b8 <SystemClock_Config+0xd4>)
 800051e:	401a      	ands	r2, r3
 8000520:	4b24      	ldr	r3, [pc, #144]	@ (80005b4 <SystemClock_Config+0xd0>)
 8000522:	2180      	movs	r1, #128	@ 0x80
 8000524:	0109      	lsls	r1, r1, #4
 8000526:	430a      	orrs	r2, r1
 8000528:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800052a:	0021      	movs	r1, r4
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2210      	movs	r2, #16
 8000530:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2201      	movs	r2, #1
 8000536:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	22a0      	movs	r2, #160	@ 0xa0
 8000542:	0212      	lsls	r2, r2, #8
 8000544:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054c:	187b      	adds	r3, r7, r1
 800054e:	0018      	movs	r0, r3
 8000550:	f000 fcda 	bl	8000f08 <HAL_RCC_OscConfig>
 8000554:	1e03      	subs	r3, r0, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000558:	f000 f8a4 	bl	80006a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055c:	2118      	movs	r1, #24
 800055e:	187b      	adds	r3, r7, r1
 8000560:	220f      	movs	r2, #15
 8000562:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2200      	movs	r2, #0
 8000568:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2200      	movs	r2, #0
 8000574:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2100      	movs	r1, #0
 8000580:	0018      	movs	r0, r3
 8000582:	f001 f83d 	bl	8001600 <HAL_RCC_ClockConfig>
 8000586:	1e03      	subs	r3, r0, #0
 8000588:	d001      	beq.n	800058e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800058a:	f000 f88b 	bl	80006a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800058e:	003b      	movs	r3, r7
 8000590:	2202      	movs	r2, #2
 8000592:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000594:	003b      	movs	r3, r7
 8000596:	2200      	movs	r2, #0
 8000598:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059a:	003b      	movs	r3, r7
 800059c:	0018      	movs	r0, r3
 800059e:	f001 fa53 	bl	8001a48 <HAL_RCCEx_PeriphCLKConfig>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005a6:	f000 f87d 	bl	80006a4 <Error_Handler>
  }
}
 80005aa:	46c0      	nop			@ (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b019      	add	sp, #100	@ 0x64
 80005b0:	bd90      	pop	{r4, r7, pc}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	40007000 	.word	0x40007000
 80005b8:	ffffe7ff 	.word	0xffffe7ff

080005bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005c2:	4a15      	ldr	r2, [pc, #84]	@ (8000618 <MX_USART2_UART_Init+0x5c>)
 80005c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005c6:	4b13      	ldr	r3, [pc, #76]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005c8:	22e1      	movs	r2, #225	@ 0xe1
 80005ca:	0252      	lsls	r2, r2, #9
 80005cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005dc:	2200      	movs	r2, #0
 80005de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005e2:	220c      	movs	r2, #12
 80005e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005ec:	4b09      	ldr	r3, [pc, #36]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005f2:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005f8:	4b06      	ldr	r3, [pc, #24]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005fe:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <MX_USART2_UART_Init+0x58>)
 8000600:	0018      	movs	r0, r3
 8000602:	f001 fb4d 	bl	8001ca0 <HAL_UART_Init>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800060a:	f000 f84b 	bl	80006a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000084 	.word	0x20000084
 8000618:	40004400 	.word	0x40004400

0800061c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b089      	sub	sp, #36	@ 0x24
 8000620:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	240c      	movs	r4, #12
 8000624:	193b      	adds	r3, r7, r4
 8000626:	0018      	movs	r0, r3
 8000628:	2314      	movs	r3, #20
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f002 fa0f 	bl	8002a50 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b1a      	ldr	r3, [pc, #104]	@ (800069c <MX_GPIO_Init+0x80>)
 8000634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000636:	4b19      	ldr	r3, [pc, #100]	@ (800069c <MX_GPIO_Init+0x80>)
 8000638:	2101      	movs	r1, #1
 800063a:	430a      	orrs	r2, r1
 800063c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800063e:	4b17      	ldr	r3, [pc, #92]	@ (800069c <MX_GPIO_Init+0x80>)
 8000640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000642:	2201      	movs	r2, #1
 8000644:	4013      	ands	r3, r2
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	4b14      	ldr	r3, [pc, #80]	@ (800069c <MX_GPIO_Init+0x80>)
 800064c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800064e:	4b13      	ldr	r3, [pc, #76]	@ (800069c <MX_GPIO_Init+0x80>)
 8000650:	2102      	movs	r1, #2
 8000652:	430a      	orrs	r2, r1
 8000654:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000656:	4b11      	ldr	r3, [pc, #68]	@ (800069c <MX_GPIO_Init+0x80>)
 8000658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065a:	2202      	movs	r2, #2
 800065c:	4013      	ands	r3, r2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LED_Pin, GPIO_PIN_RESET);
 8000662:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <MX_GPIO_Init+0x84>)
 8000664:	2200      	movs	r2, #0
 8000666:	2118      	movs	r1, #24
 8000668:	0018      	movs	r0, r3
 800066a:	f000 fc15 	bl	8000e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin LED_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LED_Pin;
 800066e:	0021      	movs	r1, r4
 8000670:	187b      	adds	r3, r7, r1
 8000672:	2218      	movs	r2, #24
 8000674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2201      	movs	r2, #1
 800067a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000688:	187b      	adds	r3, r7, r1
 800068a:	4a05      	ldr	r2, [pc, #20]	@ (80006a0 <MX_GPIO_Init+0x84>)
 800068c:	0019      	movs	r1, r3
 800068e:	0010      	movs	r0, r2
 8000690:	f000 fa94 	bl	8000bbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b009      	add	sp, #36	@ 0x24
 800069a:	bd90      	pop	{r4, r7, pc}
 800069c:	40021000 	.word	0x40021000
 80006a0:	50000400 	.word	0x50000400

080006a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a8:	b672      	cpsid	i
}
 80006aa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ac:	46c0      	nop			@ (mov r8, r8)
 80006ae:	e7fd      	b.n	80006ac <Error_Handler+0x8>

080006b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b4:	4b07      	ldr	r3, [pc, #28]	@ (80006d4 <HAL_MspInit+0x24>)
 80006b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <HAL_MspInit+0x24>)
 80006ba:	2101      	movs	r1, #1
 80006bc:	430a      	orrs	r2, r1
 80006be:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	4b04      	ldr	r3, [pc, #16]	@ (80006d4 <HAL_MspInit+0x24>)
 80006c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006c4:	4b03      	ldr	r3, [pc, #12]	@ (80006d4 <HAL_MspInit+0x24>)
 80006c6:	2180      	movs	r1, #128	@ 0x80
 80006c8:	0549      	lsls	r1, r1, #21
 80006ca:	430a      	orrs	r2, r1
 80006cc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40021000 	.word	0x40021000

080006d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d8:	b590      	push	{r4, r7, lr}
 80006da:	b089      	sub	sp, #36	@ 0x24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	240c      	movs	r4, #12
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	0018      	movs	r0, r3
 80006e6:	2314      	movs	r3, #20
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f002 f9b0 	bl	8002a50 <memset>
  if(huart->Instance==USART2)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a18      	ldr	r2, [pc, #96]	@ (8000758 <HAL_UART_MspInit+0x80>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d129      	bne.n	800074e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <HAL_UART_MspInit+0x84>)
 80006fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006fe:	4b17      	ldr	r3, [pc, #92]	@ (800075c <HAL_UART_MspInit+0x84>)
 8000700:	2180      	movs	r1, #128	@ 0x80
 8000702:	0289      	lsls	r1, r1, #10
 8000704:	430a      	orrs	r2, r1
 8000706:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000708:	4b14      	ldr	r3, [pc, #80]	@ (800075c <HAL_UART_MspInit+0x84>)
 800070a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <HAL_UART_MspInit+0x84>)
 800070e:	2101      	movs	r1, #1
 8000710:	430a      	orrs	r2, r1
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <HAL_UART_MspInit+0x84>)
 8000716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000718:	2201      	movs	r2, #1
 800071a:	4013      	ands	r3, r2
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	4a0e      	ldr	r2, [pc, #56]	@ (8000760 <HAL_UART_MspInit+0x88>)
 8000726:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2202      	movs	r2, #2
 800072c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2203      	movs	r2, #3
 8000738:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2204      	movs	r2, #4
 800073e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	187a      	adds	r2, r7, r1
 8000742:	23a0      	movs	r3, #160	@ 0xa0
 8000744:	05db      	lsls	r3, r3, #23
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f000 fa37 	bl	8000bbc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b009      	add	sp, #36	@ 0x24
 8000754:	bd90      	pop	{r4, r7, pc}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	40004400 	.word	0x40004400
 800075c:	40021000 	.word	0x40021000
 8000760:	00008004 	.word	0x00008004

08000764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	e7fd      	b.n	8000768 <NMI_Handler+0x4>

0800076c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	e7fd      	b.n	8000770 <HardFault_Handler+0x4>

08000774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000778:	46c0      	nop			@ (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800078c:	f000 f922 	bl	80009d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000790:	46c0      	nop			@ (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b086      	sub	sp, #24
 800079a:	af00      	add	r7, sp, #0
 800079c:	60f8      	str	r0, [r7, #12]
 800079e:	60b9      	str	r1, [r7, #8]
 80007a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
 80007a6:	e00a      	b.n	80007be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007a8:	e000      	b.n	80007ac <_read+0x16>
 80007aa:	bf00      	nop
 80007ac:	0001      	movs	r1, r0
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	60ba      	str	r2, [r7, #8]
 80007b4:	b2ca      	uxtb	r2, r1
 80007b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	dbf0      	blt.n	80007a8 <_read+0x12>
  }

  return len;
 80007c6:	687b      	ldr	r3, [r7, #4]
}
 80007c8:	0018      	movs	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b006      	add	sp, #24
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	e009      	b.n	80007f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	1c5a      	adds	r2, r3, #1
 80007e6:	60ba      	str	r2, [r7, #8]
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	0018      	movs	r0, r3
 80007ec:	e000      	b.n	80007f0 <_write+0x20>
 80007ee:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	3301      	adds	r3, #1
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	697a      	ldr	r2, [r7, #20]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	429a      	cmp	r2, r3
 80007fc:	dbf1      	blt.n	80007e2 <_write+0x12>
  }
  return len;
 80007fe:	687b      	ldr	r3, [r7, #4]
}
 8000800:	0018      	movs	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	b006      	add	sp, #24
 8000806:	bd80      	pop	{r7, pc}

08000808 <_close>:

int _close(int file)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000810:	2301      	movs	r3, #1
 8000812:	425b      	negs	r3, r3
}
 8000814:	0018      	movs	r0, r3
 8000816:	46bd      	mov	sp, r7
 8000818:	b002      	add	sp, #8
 800081a:	bd80      	pop	{r7, pc}

0800081c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	2280      	movs	r2, #128	@ 0x80
 800082a:	0192      	lsls	r2, r2, #6
 800082c:	605a      	str	r2, [r3, #4]
  return 0;
 800082e:	2300      	movs	r3, #0
}
 8000830:	0018      	movs	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bd80      	pop	{r7, pc}

08000838 <_isatty>:

int _isatty(int file)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000840:	2301      	movs	r3, #1
}
 8000842:	0018      	movs	r0, r3
 8000844:	46bd      	mov	sp, r7
 8000846:	b002      	add	sp, #8
 8000848:	bd80      	pop	{r7, pc}

0800084a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b084      	sub	sp, #16
 800084e:	af00      	add	r7, sp, #0
 8000850:	60f8      	str	r0, [r7, #12]
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000856:	2300      	movs	r3, #0
}
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b004      	add	sp, #16
 800085e:	bd80      	pop	{r7, pc}

08000860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000868:	4a14      	ldr	r2, [pc, #80]	@ (80008bc <_sbrk+0x5c>)
 800086a:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <_sbrk+0x60>)
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <_sbrk+0x64>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d102      	bne.n	8000882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <_sbrk+0x64>)
 800087e:	4a12      	ldr	r2, [pc, #72]	@ (80008c8 <_sbrk+0x68>)
 8000880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <_sbrk+0x64>)
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	18d3      	adds	r3, r2, r3
 800088a:	693a      	ldr	r2, [r7, #16]
 800088c:	429a      	cmp	r2, r3
 800088e:	d207      	bcs.n	80008a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000890:	f002 f934 	bl	8002afc <__errno>
 8000894:	0003      	movs	r3, r0
 8000896:	220c      	movs	r2, #12
 8000898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800089a:	2301      	movs	r3, #1
 800089c:	425b      	negs	r3, r3
 800089e:	e009      	b.n	80008b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008a0:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <_sbrk+0x64>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008a6:	4b07      	ldr	r3, [pc, #28]	@ (80008c4 <_sbrk+0x64>)
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	18d2      	adds	r2, r2, r3
 80008ae:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <_sbrk+0x64>)
 80008b0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80008b2:	68fb      	ldr	r3, [r7, #12]
}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b006      	add	sp, #24
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20002000 	.word	0x20002000
 80008c0:	00000400 	.word	0x00000400
 80008c4:	2000010c 	.word	0x2000010c
 80008c8:	20000260 	.word	0x20000260

080008cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d0:	46c0      	nop			@ (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80008d8:	480d      	ldr	r0, [pc, #52]	@ (8000910 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80008da:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008dc:	f7ff fff6 	bl	80008cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480c      	ldr	r0, [pc, #48]	@ (8000914 <LoopForever+0x6>)
  ldr r1, =_edata
 80008e2:	490d      	ldr	r1, [pc, #52]	@ (8000918 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e4:	4a0d      	ldr	r2, [pc, #52]	@ (800091c <LoopForever+0xe>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000920 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000924 <LoopForever+0x16>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000906:	f002 f8ff 	bl	8002b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800090a:	f7ff fdcd 	bl	80004a8 <main>

0800090e <LoopForever>:

LoopForever:
    b LoopForever
 800090e:	e7fe      	b.n	800090e <LoopForever>
   ldr   r0, =_estack
 8000910:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000914:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000918:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800091c:	080030a8 	.word	0x080030a8
  ldr r2, =_sbss
 8000920:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000924:	20000260 	.word	0x20000260

08000928 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000928:	e7fe      	b.n	8000928 <ADC1_COMP_IRQHandler>
	...

0800092c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000938:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <HAL_Init+0x3c>)
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <HAL_Init+0x3c>)
 800093e:	2140      	movs	r1, #64	@ 0x40
 8000940:	430a      	orrs	r2, r1
 8000942:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000944:	2000      	movs	r0, #0
 8000946:	f000 f811 	bl	800096c <HAL_InitTick>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d003      	beq.n	8000956 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	2201      	movs	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
 8000954:	e001      	b.n	800095a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000956:	f7ff feab 	bl	80006b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
}
 800095e:	0018      	movs	r0, r3
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	40022000 	.word	0x40022000

0800096c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000974:	4b14      	ldr	r3, [pc, #80]	@ (80009c8 <HAL_InitTick+0x5c>)
 8000976:	681c      	ldr	r4, [r3, #0]
 8000978:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <HAL_InitTick+0x60>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	0019      	movs	r1, r3
 800097e:	23fa      	movs	r3, #250	@ 0xfa
 8000980:	0098      	lsls	r0, r3, #2
 8000982:	f7ff fbc1 	bl	8000108 <__udivsi3>
 8000986:	0003      	movs	r3, r0
 8000988:	0019      	movs	r1, r3
 800098a:	0020      	movs	r0, r4
 800098c:	f7ff fbbc 	bl	8000108 <__udivsi3>
 8000990:	0003      	movs	r3, r0
 8000992:	0018      	movs	r0, r3
 8000994:	f000 f905 	bl	8000ba2 <HAL_SYSTICK_Config>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e00f      	b.n	80009c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2b03      	cmp	r3, #3
 80009a4:	d80b      	bhi.n	80009be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a6:	6879      	ldr	r1, [r7, #4]
 80009a8:	2301      	movs	r3, #1
 80009aa:	425b      	negs	r3, r3
 80009ac:	2200      	movs	r2, #0
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 f8e2 	bl	8000b78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <HAL_InitTick+0x64>)
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009ba:	2300      	movs	r3, #0
 80009bc:	e000      	b.n	80009c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
}
 80009c0:	0018      	movs	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b003      	add	sp, #12
 80009c6:	bd90      	pop	{r4, r7, pc}
 80009c8:	20000000 	.word	0x20000000
 80009cc:	20000008 	.word	0x20000008
 80009d0:	20000004 	.word	0x20000004

080009d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <HAL_IncTick+0x1c>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	001a      	movs	r2, r3
 80009de:	4b05      	ldr	r3, [pc, #20]	@ (80009f4 <HAL_IncTick+0x20>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	18d2      	adds	r2, r2, r3
 80009e4:	4b03      	ldr	r3, [pc, #12]	@ (80009f4 <HAL_IncTick+0x20>)
 80009e6:	601a      	str	r2, [r3, #0]
}
 80009e8:	46c0      	nop			@ (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	20000008 	.word	0x20000008
 80009f4:	20000110 	.word	0x20000110

080009f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  return uwTick;
 80009fc:	4b02      	ldr	r3, [pc, #8]	@ (8000a08 <HAL_GetTick+0x10>)
 80009fe:	681b      	ldr	r3, [r3, #0]
}
 8000a00:	0018      	movs	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	20000110 	.word	0x20000110

08000a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a14:	f7ff fff0 	bl	80009f8 <HAL_GetTick>
 8000a18:	0003      	movs	r3, r0
 8000a1a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	3301      	adds	r3, #1
 8000a24:	d005      	beq.n	8000a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <HAL_Delay+0x44>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	189b      	adds	r3, r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	f7ff ffe0 	bl	80009f8 <HAL_GetTick>
 8000a38:	0002      	movs	r2, r0
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	68fa      	ldr	r2, [r7, #12]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d8f7      	bhi.n	8000a34 <HAL_Delay+0x28>
  {
  }
}
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	b004      	add	sp, #16
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	20000008 	.word	0x20000008

08000a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	0002      	movs	r2, r0
 8000a5c:	6039      	str	r1, [r7, #0]
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a68:	d828      	bhi.n	8000abc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000b28 <__NVIC_SetPriority+0xd4>)
 8000a6c:	1dfb      	adds	r3, r7, #7
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	b25b      	sxtb	r3, r3
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	33c0      	adds	r3, #192	@ 0xc0
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	589b      	ldr	r3, [r3, r2]
 8000a7a:	1dfa      	adds	r2, r7, #7
 8000a7c:	7812      	ldrb	r2, [r2, #0]
 8000a7e:	0011      	movs	r1, r2
 8000a80:	2203      	movs	r2, #3
 8000a82:	400a      	ands	r2, r1
 8000a84:	00d2      	lsls	r2, r2, #3
 8000a86:	21ff      	movs	r1, #255	@ 0xff
 8000a88:	4091      	lsls	r1, r2
 8000a8a:	000a      	movs	r2, r1
 8000a8c:	43d2      	mvns	r2, r2
 8000a8e:	401a      	ands	r2, r3
 8000a90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	019b      	lsls	r3, r3, #6
 8000a96:	22ff      	movs	r2, #255	@ 0xff
 8000a98:	401a      	ands	r2, r3
 8000a9a:	1dfb      	adds	r3, r7, #7
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	4003      	ands	r3, r0
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa8:	481f      	ldr	r0, [pc, #124]	@ (8000b28 <__NVIC_SetPriority+0xd4>)
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	b25b      	sxtb	r3, r3
 8000ab0:	089b      	lsrs	r3, r3, #2
 8000ab2:	430a      	orrs	r2, r1
 8000ab4:	33c0      	adds	r3, #192	@ 0xc0
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000aba:	e031      	b.n	8000b20 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000abc:	4a1b      	ldr	r2, [pc, #108]	@ (8000b2c <__NVIC_SetPriority+0xd8>)
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	0019      	movs	r1, r3
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	400b      	ands	r3, r1
 8000ac8:	3b08      	subs	r3, #8
 8000aca:	089b      	lsrs	r3, r3, #2
 8000acc:	3306      	adds	r3, #6
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	18d3      	adds	r3, r2, r3
 8000ad2:	3304      	adds	r3, #4
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	1dfa      	adds	r2, r7, #7
 8000ad8:	7812      	ldrb	r2, [r2, #0]
 8000ada:	0011      	movs	r1, r2
 8000adc:	2203      	movs	r2, #3
 8000ade:	400a      	ands	r2, r1
 8000ae0:	00d2      	lsls	r2, r2, #3
 8000ae2:	21ff      	movs	r1, #255	@ 0xff
 8000ae4:	4091      	lsls	r1, r2
 8000ae6:	000a      	movs	r2, r1
 8000ae8:	43d2      	mvns	r2, r2
 8000aea:	401a      	ands	r2, r3
 8000aec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	019b      	lsls	r3, r3, #6
 8000af2:	22ff      	movs	r2, #255	@ 0xff
 8000af4:	401a      	ands	r2, r3
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	0018      	movs	r0, r3
 8000afc:	2303      	movs	r3, #3
 8000afe:	4003      	ands	r3, r0
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b04:	4809      	ldr	r0, [pc, #36]	@ (8000b2c <__NVIC_SetPriority+0xd8>)
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	001c      	movs	r4, r3
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	4023      	ands	r3, r4
 8000b10:	3b08      	subs	r3, #8
 8000b12:	089b      	lsrs	r3, r3, #2
 8000b14:	430a      	orrs	r2, r1
 8000b16:	3306      	adds	r3, #6
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	18c3      	adds	r3, r0, r3
 8000b1c:	3304      	adds	r3, #4
 8000b1e:	601a      	str	r2, [r3, #0]
}
 8000b20:	46c0      	nop			@ (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b003      	add	sp, #12
 8000b26:	bd90      	pop	{r4, r7, pc}
 8000b28:	e000e100 	.word	0xe000e100
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	1e5a      	subs	r2, r3, #1
 8000b3c:	2380      	movs	r3, #128	@ 0x80
 8000b3e:	045b      	lsls	r3, r3, #17
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d301      	bcc.n	8000b48 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b44:	2301      	movs	r3, #1
 8000b46:	e010      	b.n	8000b6a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b48:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <SysTick_Config+0x44>)
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	3a01      	subs	r2, #1
 8000b4e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b50:	2301      	movs	r3, #1
 8000b52:	425b      	negs	r3, r3
 8000b54:	2103      	movs	r1, #3
 8000b56:	0018      	movs	r0, r3
 8000b58:	f7ff ff7c 	bl	8000a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <SysTick_Config+0x44>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b62:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <SysTick_Config+0x44>)
 8000b64:	2207      	movs	r2, #7
 8000b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	b002      	add	sp, #8
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	46c0      	nop			@ (mov r8, r8)
 8000b74:	e000e010 	.word	0xe000e010

08000b78 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	210f      	movs	r1, #15
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	1c02      	adds	r2, r0, #0
 8000b88:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b8a:	68ba      	ldr	r2, [r7, #8]
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b25b      	sxtb	r3, r3
 8000b92:	0011      	movs	r1, r2
 8000b94:	0018      	movs	r0, r3
 8000b96:	f7ff ff5d 	bl	8000a54 <__NVIC_SetPriority>
}
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b004      	add	sp, #16
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	0018      	movs	r0, r3
 8000bae:	f7ff ffbf 	bl	8000b30 <SysTick_Config>
 8000bb2:	0003      	movs	r3, r0
}
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b002      	add	sp, #8
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000bd2:	e149      	b.n	8000e68 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2101      	movs	r1, #1
 8000bda:	697a      	ldr	r2, [r7, #20]
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	000a      	movs	r2, r1
 8000be0:	4013      	ands	r3, r2
 8000be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d100      	bne.n	8000bec <HAL_GPIO_Init+0x30>
 8000bea:	e13a      	b.n	8000e62 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d005      	beq.n	8000c04 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d130      	bne.n	8000c66 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	2203      	movs	r2, #3
 8000c10:	409a      	lsls	r2, r3
 8000c12:	0013      	movs	r3, r2
 8000c14:	43da      	mvns	r2, r3
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	68da      	ldr	r2, [r3, #12]
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	409a      	lsls	r2, r3
 8000c26:	0013      	movs	r3, r2
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	409a      	lsls	r2, r3
 8000c40:	0013      	movs	r3, r2
 8000c42:	43da      	mvns	r2, r3
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	4013      	ands	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	091b      	lsrs	r3, r3, #4
 8000c50:	2201      	movs	r2, #1
 8000c52:	401a      	ands	r2, r3
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	409a      	lsls	r2, r3
 8000c58:	0013      	movs	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	2b03      	cmp	r3, #3
 8000c70:	d017      	beq.n	8000ca2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	0013      	movs	r3, r2
 8000c82:	43da      	mvns	r2, r3
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d123      	bne.n	8000cf6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	08da      	lsrs	r2, r3, #3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3208      	adds	r2, #8
 8000cb6:	0092      	lsls	r2, r2, #2
 8000cb8:	58d3      	ldr	r3, [r2, r3]
 8000cba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	2207      	movs	r2, #7
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	220f      	movs	r2, #15
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	691a      	ldr	r2, [r3, #16]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	2107      	movs	r1, #7
 8000cda:	400b      	ands	r3, r1
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	08da      	lsrs	r2, r3, #3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3208      	adds	r2, #8
 8000cf0:	0092      	lsls	r2, r2, #2
 8000cf2:	6939      	ldr	r1, [r7, #16]
 8000cf4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	2203      	movs	r2, #3
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	43da      	mvns	r2, r3
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	2203      	movs	r2, #3
 8000d14:	401a      	ands	r2, r3
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	23c0      	movs	r3, #192	@ 0xc0
 8000d30:	029b      	lsls	r3, r3, #10
 8000d32:	4013      	ands	r3, r2
 8000d34:	d100      	bne.n	8000d38 <HAL_GPIO_Init+0x17c>
 8000d36:	e094      	b.n	8000e62 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d38:	4b51      	ldr	r3, [pc, #324]	@ (8000e80 <HAL_GPIO_Init+0x2c4>)
 8000d3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d3c:	4b50      	ldr	r3, [pc, #320]	@ (8000e80 <HAL_GPIO_Init+0x2c4>)
 8000d3e:	2101      	movs	r1, #1
 8000d40:	430a      	orrs	r2, r1
 8000d42:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d44:	4a4f      	ldr	r2, [pc, #316]	@ (8000e84 <HAL_GPIO_Init+0x2c8>)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	3302      	adds	r3, #2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	589b      	ldr	r3, [r3, r2]
 8000d50:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	2203      	movs	r2, #3
 8000d56:	4013      	ands	r3, r2
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	220f      	movs	r2, #15
 8000d5c:	409a      	lsls	r2, r3
 8000d5e:	0013      	movs	r3, r2
 8000d60:	43da      	mvns	r2, r3
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	4013      	ands	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	23a0      	movs	r3, #160	@ 0xa0
 8000d6c:	05db      	lsls	r3, r3, #23
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d013      	beq.n	8000d9a <HAL_GPIO_Init+0x1de>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a44      	ldr	r2, [pc, #272]	@ (8000e88 <HAL_GPIO_Init+0x2cc>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d00d      	beq.n	8000d96 <HAL_GPIO_Init+0x1da>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a43      	ldr	r2, [pc, #268]	@ (8000e8c <HAL_GPIO_Init+0x2d0>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d007      	beq.n	8000d92 <HAL_GPIO_Init+0x1d6>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a42      	ldr	r2, [pc, #264]	@ (8000e90 <HAL_GPIO_Init+0x2d4>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d101      	bne.n	8000d8e <HAL_GPIO_Init+0x1d2>
 8000d8a:	2305      	movs	r3, #5
 8000d8c:	e006      	b.n	8000d9c <HAL_GPIO_Init+0x1e0>
 8000d8e:	2306      	movs	r3, #6
 8000d90:	e004      	b.n	8000d9c <HAL_GPIO_Init+0x1e0>
 8000d92:	2302      	movs	r3, #2
 8000d94:	e002      	b.n	8000d9c <HAL_GPIO_Init+0x1e0>
 8000d96:	2301      	movs	r3, #1
 8000d98:	e000      	b.n	8000d9c <HAL_GPIO_Init+0x1e0>
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	697a      	ldr	r2, [r7, #20]
 8000d9e:	2103      	movs	r1, #3
 8000da0:	400a      	ands	r2, r1
 8000da2:	0092      	lsls	r2, r2, #2
 8000da4:	4093      	lsls	r3, r2
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dac:	4935      	ldr	r1, [pc, #212]	@ (8000e84 <HAL_GPIO_Init+0x2c8>)
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	089b      	lsrs	r3, r3, #2
 8000db2:	3302      	adds	r3, #2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dba:	4b36      	ldr	r3, [pc, #216]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685a      	ldr	r2, [r3, #4]
 8000dce:	2380      	movs	r3, #128	@ 0x80
 8000dd0:	035b      	lsls	r3, r3, #13
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	d003      	beq.n	8000dde <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dde:	4b2d      	ldr	r3, [pc, #180]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000de4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	43da      	mvns	r2, r3
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	4013      	ands	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685a      	ldr	r2, [r3, #4]
 8000df8:	2380      	movs	r3, #128	@ 0x80
 8000dfa:	039b      	lsls	r3, r3, #14
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d003      	beq.n	8000e08 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e08:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000e0e:	4b21      	ldr	r3, [pc, #132]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	43da      	mvns	r2, r3
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	2380      	movs	r3, #128	@ 0x80
 8000e24:	029b      	lsls	r3, r3, #10
 8000e26:	4013      	ands	r3, r2
 8000e28:	d003      	beq.n	8000e32 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e32:	4b18      	ldr	r3, [pc, #96]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e38:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	43da      	mvns	r2, r3
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685a      	ldr	r2, [r3, #4]
 8000e4c:	2380      	movs	r3, #128	@ 0x80
 8000e4e:	025b      	lsls	r3, r3, #9
 8000e50:	4013      	ands	r3, r2
 8000e52:	d003      	beq.n	8000e5c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <HAL_GPIO_Init+0x2d8>)
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	3301      	adds	r3, #1
 8000e66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	40da      	lsrs	r2, r3
 8000e70:	1e13      	subs	r3, r2, #0
 8000e72:	d000      	beq.n	8000e76 <HAL_GPIO_Init+0x2ba>
 8000e74:	e6ae      	b.n	8000bd4 <HAL_GPIO_Init+0x18>
  }
}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b006      	add	sp, #24
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40021000 	.word	0x40021000
 8000e84:	40010000 	.word	0x40010000
 8000e88:	50000400 	.word	0x50000400
 8000e8c:	50000800 	.word	0x50000800
 8000e90:	50001c00 	.word	0x50001c00
 8000e94:	40010400 	.word	0x40010400

08000e98 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	0008      	movs	r0, r1
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	1cbb      	adds	r3, r7, #2
 8000ea6:	1c02      	adds	r2, r0, #0
 8000ea8:	801a      	strh	r2, [r3, #0]
 8000eaa:	1c7b      	adds	r3, r7, #1
 8000eac:	1c0a      	adds	r2, r1, #0
 8000eae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000eb0:	1c7b      	adds	r3, r7, #1
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d004      	beq.n	8000ec2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eb8:	1cbb      	adds	r3, r7, #2
 8000eba:	881a      	ldrh	r2, [r3, #0]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000ec0:	e003      	b.n	8000eca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000ec2:	1cbb      	adds	r3, r7, #2
 8000ec4:	881a      	ldrh	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b002      	add	sp, #8
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b084      	sub	sp, #16
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
 8000eda:	000a      	movs	r2, r1
 8000edc:	1cbb      	adds	r3, r7, #2
 8000ede:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ee6:	1cbb      	adds	r3, r7, #2
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	4013      	ands	r3, r2
 8000eee:	041a      	lsls	r2, r3, #16
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	1cb9      	adds	r1, r7, #2
 8000ef6:	8809      	ldrh	r1, [r1, #0]
 8000ef8:	400b      	ands	r3, r1
 8000efa:	431a      	orrs	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	619a      	str	r2, [r3, #24]
}
 8000f00:	46c0      	nop			@ (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b004      	add	sp, #16
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f08:	b5b0      	push	{r4, r5, r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d102      	bne.n	8000f1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	f000 fb6c 	bl	80015f4 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f1c:	4bc8      	ldr	r3, [pc, #800]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	220c      	movs	r2, #12
 8000f22:	4013      	ands	r3, r2
 8000f24:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f26:	4bc6      	ldr	r3, [pc, #792]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f28:	68da      	ldr	r2, [r3, #12]
 8000f2a:	2380      	movs	r3, #128	@ 0x80
 8000f2c:	025b      	lsls	r3, r3, #9
 8000f2e:	4013      	ands	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2201      	movs	r2, #1
 8000f38:	4013      	ands	r3, r2
 8000f3a:	d100      	bne.n	8000f3e <HAL_RCC_OscConfig+0x36>
 8000f3c:	e07d      	b.n	800103a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	2b08      	cmp	r3, #8
 8000f42:	d007      	beq.n	8000f54 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	2b0c      	cmp	r3, #12
 8000f48:	d112      	bne.n	8000f70 <HAL_RCC_OscConfig+0x68>
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	2380      	movs	r3, #128	@ 0x80
 8000f4e:	025b      	lsls	r3, r3, #9
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d10d      	bne.n	8000f70 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f54:	4bba      	ldr	r3, [pc, #744]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2380      	movs	r3, #128	@ 0x80
 8000f5a:	029b      	lsls	r3, r3, #10
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d100      	bne.n	8000f62 <HAL_RCC_OscConfig+0x5a>
 8000f60:	e06a      	b.n	8001038 <HAL_RCC_OscConfig+0x130>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d166      	bne.n	8001038 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	f000 fb42 	bl	80015f4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	025b      	lsls	r3, r3, #9
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d107      	bne.n	8000f8c <HAL_RCC_OscConfig+0x84>
 8000f7c:	4bb0      	ldr	r3, [pc, #704]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4baf      	ldr	r3, [pc, #700]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f82:	2180      	movs	r1, #128	@ 0x80
 8000f84:	0249      	lsls	r1, r1, #9
 8000f86:	430a      	orrs	r2, r1
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	e027      	b.n	8000fdc <HAL_RCC_OscConfig+0xd4>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	23a0      	movs	r3, #160	@ 0xa0
 8000f92:	02db      	lsls	r3, r3, #11
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d10e      	bne.n	8000fb6 <HAL_RCC_OscConfig+0xae>
 8000f98:	4ba9      	ldr	r3, [pc, #676]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4ba8      	ldr	r3, [pc, #672]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000f9e:	2180      	movs	r1, #128	@ 0x80
 8000fa0:	02c9      	lsls	r1, r1, #11
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	4ba6      	ldr	r3, [pc, #664]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4ba5      	ldr	r3, [pc, #660]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fac:	2180      	movs	r1, #128	@ 0x80
 8000fae:	0249      	lsls	r1, r1, #9
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	e012      	b.n	8000fdc <HAL_RCC_OscConfig+0xd4>
 8000fb6:	4ba2      	ldr	r3, [pc, #648]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	4ba1      	ldr	r3, [pc, #644]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fbc:	49a1      	ldr	r1, [pc, #644]	@ (8001244 <HAL_RCC_OscConfig+0x33c>)
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	4b9f      	ldr	r3, [pc, #636]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	2380      	movs	r3, #128	@ 0x80
 8000fc8:	025b      	lsls	r3, r3, #9
 8000fca:	4013      	ands	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	4b9b      	ldr	r3, [pc, #620]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b9a      	ldr	r3, [pc, #616]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8000fd6:	499c      	ldr	r1, [pc, #624]	@ (8001248 <HAL_RCC_OscConfig+0x340>)
 8000fd8:	400a      	ands	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d014      	beq.n	800100e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe4:	f7ff fd08 	bl	80009f8 <HAL_GetTick>
 8000fe8:	0003      	movs	r3, r0
 8000fea:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fec:	e008      	b.n	8001000 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fee:	f7ff fd03 	bl	80009f8 <HAL_GetTick>
 8000ff2:	0002      	movs	r2, r0
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	2b64      	cmp	r3, #100	@ 0x64
 8000ffa:	d901      	bls.n	8001000 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	e2f9      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001000:	4b8f      	ldr	r3, [pc, #572]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	029b      	lsls	r3, r3, #10
 8001008:	4013      	ands	r3, r2
 800100a:	d0f0      	beq.n	8000fee <HAL_RCC_OscConfig+0xe6>
 800100c:	e015      	b.n	800103a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff fcf3 	bl	80009f8 <HAL_GetTick>
 8001012:	0003      	movs	r3, r0
 8001014:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001018:	f7ff fcee 	bl	80009f8 <HAL_GetTick>
 800101c:	0002      	movs	r2, r0
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b64      	cmp	r3, #100	@ 0x64
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e2e4      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800102a:	4b85      	ldr	r3, [pc, #532]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	2380      	movs	r3, #128	@ 0x80
 8001030:	029b      	lsls	r3, r3, #10
 8001032:	4013      	ands	r3, r2
 8001034:	d1f0      	bne.n	8001018 <HAL_RCC_OscConfig+0x110>
 8001036:	e000      	b.n	800103a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001038:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2202      	movs	r2, #2
 8001040:	4013      	ands	r3, r2
 8001042:	d100      	bne.n	8001046 <HAL_RCC_OscConfig+0x13e>
 8001044:	e099      	b.n	800117a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800104c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104e:	2220      	movs	r2, #32
 8001050:	4013      	ands	r3, r2
 8001052:	d009      	beq.n	8001068 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001054:	4b7a      	ldr	r3, [pc, #488]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b79      	ldr	r3, [pc, #484]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800105a:	2120      	movs	r1, #32
 800105c:	430a      	orrs	r2, r1
 800105e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001062:	2220      	movs	r2, #32
 8001064:	4393      	bics	r3, r2
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	2b04      	cmp	r3, #4
 800106c:	d005      	beq.n	800107a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	2b0c      	cmp	r3, #12
 8001072:	d13e      	bne.n	80010f2 <HAL_RCC_OscConfig+0x1ea>
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d13b      	bne.n	80010f2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800107a:	4b71      	ldr	r3, [pc, #452]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2204      	movs	r2, #4
 8001080:	4013      	ands	r3, r2
 8001082:	d004      	beq.n	800108e <HAL_RCC_OscConfig+0x186>
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e2b2      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800108e:	4b6c      	ldr	r3, [pc, #432]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	4a6e      	ldr	r2, [pc, #440]	@ (800124c <HAL_RCC_OscConfig+0x344>)
 8001094:	4013      	ands	r3, r2
 8001096:	0019      	movs	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	021a      	lsls	r2, r3, #8
 800109e:	4b68      	ldr	r3, [pc, #416]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80010a0:	430a      	orrs	r2, r1
 80010a2:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010a4:	4b66      	ldr	r3, [pc, #408]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2209      	movs	r2, #9
 80010aa:	4393      	bics	r3, r2
 80010ac:	0019      	movs	r1, r3
 80010ae:	4b64      	ldr	r3, [pc, #400]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80010b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010b2:	430a      	orrs	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010b6:	f000 fbeb 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 80010ba:	0001      	movs	r1, r0
 80010bc:	4b60      	ldr	r3, [pc, #384]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	220f      	movs	r2, #15
 80010c4:	4013      	ands	r3, r2
 80010c6:	4a62      	ldr	r2, [pc, #392]	@ (8001250 <HAL_RCC_OscConfig+0x348>)
 80010c8:	5cd3      	ldrb	r3, [r2, r3]
 80010ca:	000a      	movs	r2, r1
 80010cc:	40da      	lsrs	r2, r3
 80010ce:	4b61      	ldr	r3, [pc, #388]	@ (8001254 <HAL_RCC_OscConfig+0x34c>)
 80010d0:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80010d2:	4b61      	ldr	r3, [pc, #388]	@ (8001258 <HAL_RCC_OscConfig+0x350>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2513      	movs	r5, #19
 80010d8:	197c      	adds	r4, r7, r5
 80010da:	0018      	movs	r0, r3
 80010dc:	f7ff fc46 	bl	800096c <HAL_InitTick>
 80010e0:	0003      	movs	r3, r0
 80010e2:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80010e4:	197b      	adds	r3, r7, r5
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d046      	beq.n	800117a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80010ec:	197b      	adds	r3, r7, r5
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	e280      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d027      	beq.n	8001148 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010f8:	4b51      	ldr	r3, [pc, #324]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2209      	movs	r2, #9
 80010fe:	4393      	bics	r3, r2
 8001100:	0019      	movs	r1, r3
 8001102:	4b4f      	ldr	r3, [pc, #316]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001106:	430a      	orrs	r2, r1
 8001108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110a:	f7ff fc75 	bl	80009f8 <HAL_GetTick>
 800110e:	0003      	movs	r3, r0
 8001110:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001112:	e008      	b.n	8001126 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001114:	f7ff fc70 	bl	80009f8 <HAL_GetTick>
 8001118:	0002      	movs	r2, r0
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	2b02      	cmp	r3, #2
 8001120:	d901      	bls.n	8001126 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e266      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001126:	4b46      	ldr	r3, [pc, #280]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2204      	movs	r2, #4
 800112c:	4013      	ands	r3, r2
 800112e:	d0f1      	beq.n	8001114 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001130:	4b43      	ldr	r3, [pc, #268]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4a45      	ldr	r2, [pc, #276]	@ (800124c <HAL_RCC_OscConfig+0x344>)
 8001136:	4013      	ands	r3, r2
 8001138:	0019      	movs	r1, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	021a      	lsls	r2, r3, #8
 8001140:	4b3f      	ldr	r3, [pc, #252]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001142:	430a      	orrs	r2, r1
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	e018      	b.n	800117a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001148:	4b3d      	ldr	r3, [pc, #244]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	4b3c      	ldr	r3, [pc, #240]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800114e:	2101      	movs	r1, #1
 8001150:	438a      	bics	r2, r1
 8001152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001154:	f7ff fc50 	bl	80009f8 <HAL_GetTick>
 8001158:	0003      	movs	r3, r0
 800115a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800115c:	e008      	b.n	8001170 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800115e:	f7ff fc4b 	bl	80009f8 <HAL_GetTick>
 8001162:	0002      	movs	r2, r0
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b02      	cmp	r3, #2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e241      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001170:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2204      	movs	r2, #4
 8001176:	4013      	ands	r3, r2
 8001178:	d1f1      	bne.n	800115e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2210      	movs	r2, #16
 8001180:	4013      	ands	r3, r2
 8001182:	d100      	bne.n	8001186 <HAL_RCC_OscConfig+0x27e>
 8001184:	e0a1      	b.n	80012ca <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d140      	bne.n	800120e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800118c:	4b2c      	ldr	r3, [pc, #176]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	4013      	ands	r3, r2
 8001196:	d005      	beq.n	80011a4 <HAL_RCC_OscConfig+0x29c>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e227      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011a4:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	4a2c      	ldr	r2, [pc, #176]	@ (800125c <HAL_RCC_OscConfig+0x354>)
 80011aa:	4013      	ands	r3, r2
 80011ac:	0019      	movs	r1, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6a1a      	ldr	r2, [r3, #32]
 80011b2:	4b23      	ldr	r3, [pc, #140]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80011b4:	430a      	orrs	r2, r1
 80011b6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011b8:	4b21      	ldr	r3, [pc, #132]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	0a19      	lsrs	r1, r3, #8
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	061a      	lsls	r2, r3, #24
 80011c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80011c8:	430a      	orrs	r2, r1
 80011ca:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	0b5b      	lsrs	r3, r3, #13
 80011d2:	3301      	adds	r3, #1
 80011d4:	2280      	movs	r2, #128	@ 0x80
 80011d6:	0212      	lsls	r2, r2, #8
 80011d8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80011da:	4b19      	ldr	r3, [pc, #100]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	091b      	lsrs	r3, r3, #4
 80011e0:	210f      	movs	r1, #15
 80011e2:	400b      	ands	r3, r1
 80011e4:	491a      	ldr	r1, [pc, #104]	@ (8001250 <HAL_RCC_OscConfig+0x348>)
 80011e6:	5ccb      	ldrb	r3, [r1, r3]
 80011e8:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <HAL_RCC_OscConfig+0x34c>)
 80011ec:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80011ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <HAL_RCC_OscConfig+0x350>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2513      	movs	r5, #19
 80011f4:	197c      	adds	r4, r7, r5
 80011f6:	0018      	movs	r0, r3
 80011f8:	f7ff fbb8 	bl	800096c <HAL_InitTick>
 80011fc:	0003      	movs	r3, r0
 80011fe:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001200:	197b      	adds	r3, r7, r5
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d060      	beq.n	80012ca <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001208:	197b      	adds	r3, r7, r5
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	e1f2      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d03f      	beq.n	8001296 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <HAL_RCC_OscConfig+0x338>)
 800121c:	2180      	movs	r1, #128	@ 0x80
 800121e:	0049      	lsls	r1, r1, #1
 8001220:	430a      	orrs	r2, r1
 8001222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff fbe8 	bl	80009f8 <HAL_GetTick>
 8001228:	0003      	movs	r3, r0
 800122a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800122c:	e018      	b.n	8001260 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800122e:	f7ff fbe3 	bl	80009f8 <HAL_GetTick>
 8001232:	0002      	movs	r2, r0
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d911      	bls.n	8001260 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e1d9      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
 8001240:	40021000 	.word	0x40021000
 8001244:	fffeffff 	.word	0xfffeffff
 8001248:	fffbffff 	.word	0xfffbffff
 800124c:	ffffe0ff 	.word	0xffffe0ff
 8001250:	0800302c 	.word	0x0800302c
 8001254:	20000000 	.word	0x20000000
 8001258:	20000004 	.word	0x20000004
 800125c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001260:	4bc9      	ldr	r3, [pc, #804]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	2380      	movs	r3, #128	@ 0x80
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d0e0      	beq.n	800122e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800126c:	4bc6      	ldr	r3, [pc, #792]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4ac6      	ldr	r2, [pc, #792]	@ (800158c <HAL_RCC_OscConfig+0x684>)
 8001272:	4013      	ands	r3, r2
 8001274:	0019      	movs	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a1a      	ldr	r2, [r3, #32]
 800127a:	4bc3      	ldr	r3, [pc, #780]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800127c:	430a      	orrs	r2, r1
 800127e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001280:	4bc1      	ldr	r3, [pc, #772]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	0a19      	lsrs	r1, r3, #8
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	061a      	lsls	r2, r3, #24
 800128e:	4bbe      	ldr	r3, [pc, #760]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001290:	430a      	orrs	r2, r1
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	e019      	b.n	80012ca <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001296:	4bbc      	ldr	r3, [pc, #752]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4bbb      	ldr	r3, [pc, #748]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800129c:	49bc      	ldr	r1, [pc, #752]	@ (8001590 <HAL_RCC_OscConfig+0x688>)
 800129e:	400a      	ands	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a2:	f7ff fba9 	bl	80009f8 <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012ac:	f7ff fba4 	bl	80009f8 <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e19a      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012be:	4bb2      	ldr	r3, [pc, #712]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	2380      	movs	r3, #128	@ 0x80
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	4013      	ands	r3, r2
 80012c8:	d1f0      	bne.n	80012ac <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2208      	movs	r2, #8
 80012d0:	4013      	ands	r3, r2
 80012d2:	d036      	beq.n	8001342 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d019      	beq.n	8001310 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012dc:	4baa      	ldr	r3, [pc, #680]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80012de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80012e2:	2101      	movs	r1, #1
 80012e4:	430a      	orrs	r2, r1
 80012e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e8:	f7ff fb86 	bl	80009f8 <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012f0:	e008      	b.n	8001304 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f2:	f7ff fb81 	bl	80009f8 <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e177      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001304:	4ba0      	ldr	r3, [pc, #640]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001308:	2202      	movs	r2, #2
 800130a:	4013      	ands	r3, r2
 800130c:	d0f1      	beq.n	80012f2 <HAL_RCC_OscConfig+0x3ea>
 800130e:	e018      	b.n	8001342 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001310:	4b9d      	ldr	r3, [pc, #628]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001312:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001314:	4b9c      	ldr	r3, [pc, #624]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001316:	2101      	movs	r1, #1
 8001318:	438a      	bics	r2, r1
 800131a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131c:	f7ff fb6c 	bl	80009f8 <HAL_GetTick>
 8001320:	0003      	movs	r3, r0
 8001322:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001326:	f7ff fb67 	bl	80009f8 <HAL_GetTick>
 800132a:	0002      	movs	r2, r0
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e15d      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001338:	4b93      	ldr	r3, [pc, #588]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800133a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800133c:	2202      	movs	r2, #2
 800133e:	4013      	ands	r3, r2
 8001340:	d1f1      	bne.n	8001326 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2204      	movs	r2, #4
 8001348:	4013      	ands	r3, r2
 800134a:	d100      	bne.n	800134e <HAL_RCC_OscConfig+0x446>
 800134c:	e0ae      	b.n	80014ac <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800134e:	2023      	movs	r0, #35	@ 0x23
 8001350:	183b      	adds	r3, r7, r0
 8001352:	2200      	movs	r2, #0
 8001354:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001356:	4b8c      	ldr	r3, [pc, #560]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001358:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800135a:	2380      	movs	r3, #128	@ 0x80
 800135c:	055b      	lsls	r3, r3, #21
 800135e:	4013      	ands	r3, r2
 8001360:	d109      	bne.n	8001376 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b89      	ldr	r3, [pc, #548]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001366:	4b88      	ldr	r3, [pc, #544]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001368:	2180      	movs	r1, #128	@ 0x80
 800136a:	0549      	lsls	r1, r1, #21
 800136c:	430a      	orrs	r2, r1
 800136e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001370:	183b      	adds	r3, r7, r0
 8001372:	2201      	movs	r2, #1
 8001374:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001376:	4b87      	ldr	r3, [pc, #540]	@ (8001594 <HAL_RCC_OscConfig+0x68c>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	4013      	ands	r3, r2
 8001380:	d11a      	bne.n	80013b8 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001382:	4b84      	ldr	r3, [pc, #528]	@ (8001594 <HAL_RCC_OscConfig+0x68c>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	4b83      	ldr	r3, [pc, #524]	@ (8001594 <HAL_RCC_OscConfig+0x68c>)
 8001388:	2180      	movs	r1, #128	@ 0x80
 800138a:	0049      	lsls	r1, r1, #1
 800138c:	430a      	orrs	r2, r1
 800138e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001390:	f7ff fb32 	bl	80009f8 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800139a:	f7ff fb2d 	bl	80009f8 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b64      	cmp	r3, #100	@ 0x64
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e123      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ac:	4b79      	ldr	r3, [pc, #484]	@ (8001594 <HAL_RCC_OscConfig+0x68c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4013      	ands	r3, r2
 80013b6:	d0f0      	beq.n	800139a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689a      	ldr	r2, [r3, #8]
 80013bc:	2380      	movs	r3, #128	@ 0x80
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d107      	bne.n	80013d4 <HAL_RCC_OscConfig+0x4cc>
 80013c4:	4b70      	ldr	r3, [pc, #448]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013c8:	4b6f      	ldr	r3, [pc, #444]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013ca:	2180      	movs	r1, #128	@ 0x80
 80013cc:	0049      	lsls	r1, r1, #1
 80013ce:	430a      	orrs	r2, r1
 80013d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80013d2:	e031      	b.n	8001438 <HAL_RCC_OscConfig+0x530>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d10c      	bne.n	80013f6 <HAL_RCC_OscConfig+0x4ee>
 80013dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013e0:	4b69      	ldr	r3, [pc, #420]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013e2:	496b      	ldr	r1, [pc, #428]	@ (8001590 <HAL_RCC_OscConfig+0x688>)
 80013e4:	400a      	ands	r2, r1
 80013e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80013e8:	4b67      	ldr	r3, [pc, #412]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013ec:	4b66      	ldr	r3, [pc, #408]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80013ee:	496a      	ldr	r1, [pc, #424]	@ (8001598 <HAL_RCC_OscConfig+0x690>)
 80013f0:	400a      	ands	r2, r1
 80013f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80013f4:	e020      	b.n	8001438 <HAL_RCC_OscConfig+0x530>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689a      	ldr	r2, [r3, #8]
 80013fa:	23a0      	movs	r3, #160	@ 0xa0
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	429a      	cmp	r2, r3
 8001400:	d10e      	bne.n	8001420 <HAL_RCC_OscConfig+0x518>
 8001402:	4b61      	ldr	r3, [pc, #388]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001404:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001406:	4b60      	ldr	r3, [pc, #384]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001408:	2180      	movs	r1, #128	@ 0x80
 800140a:	00c9      	lsls	r1, r1, #3
 800140c:	430a      	orrs	r2, r1
 800140e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001410:	4b5d      	ldr	r3, [pc, #372]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001412:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001414:	4b5c      	ldr	r3, [pc, #368]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001416:	2180      	movs	r1, #128	@ 0x80
 8001418:	0049      	lsls	r1, r1, #1
 800141a:	430a      	orrs	r2, r1
 800141c:	651a      	str	r2, [r3, #80]	@ 0x50
 800141e:	e00b      	b.n	8001438 <HAL_RCC_OscConfig+0x530>
 8001420:	4b59      	ldr	r3, [pc, #356]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001422:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001424:	4b58      	ldr	r3, [pc, #352]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001426:	495a      	ldr	r1, [pc, #360]	@ (8001590 <HAL_RCC_OscConfig+0x688>)
 8001428:	400a      	ands	r2, r1
 800142a:	651a      	str	r2, [r3, #80]	@ 0x50
 800142c:	4b56      	ldr	r3, [pc, #344]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800142e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001430:	4b55      	ldr	r3, [pc, #340]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001432:	4959      	ldr	r1, [pc, #356]	@ (8001598 <HAL_RCC_OscConfig+0x690>)
 8001434:	400a      	ands	r2, r1
 8001436:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d015      	beq.n	800146c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001440:	f7ff fada 	bl	80009f8 <HAL_GetTick>
 8001444:	0003      	movs	r3, r0
 8001446:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001448:	e009      	b.n	800145e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800144a:	f7ff fad5 	bl	80009f8 <HAL_GetTick>
 800144e:	0002      	movs	r2, r0
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	4a51      	ldr	r2, [pc, #324]	@ (800159c <HAL_RCC_OscConfig+0x694>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e0ca      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800145e:	4b4a      	ldr	r3, [pc, #296]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001460:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001462:	2380      	movs	r3, #128	@ 0x80
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	4013      	ands	r3, r2
 8001468:	d0ef      	beq.n	800144a <HAL_RCC_OscConfig+0x542>
 800146a:	e014      	b.n	8001496 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146c:	f7ff fac4 	bl	80009f8 <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001474:	e009      	b.n	800148a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001476:	f7ff fabf 	bl	80009f8 <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	4a46      	ldr	r2, [pc, #280]	@ (800159c <HAL_RCC_OscConfig+0x694>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e0b4      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800148a:	4b3f      	ldr	r3, [pc, #252]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800148c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4013      	ands	r3, r2
 8001494:	d1ef      	bne.n	8001476 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001496:	2323      	movs	r3, #35	@ 0x23
 8001498:	18fb      	adds	r3, r7, r3
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d105      	bne.n	80014ac <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a0:	4b39      	ldr	r3, [pc, #228]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80014a4:	4b38      	ldr	r3, [pc, #224]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014a6:	493e      	ldr	r1, [pc, #248]	@ (80015a0 <HAL_RCC_OscConfig+0x698>)
 80014a8:	400a      	ands	r2, r1
 80014aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d100      	bne.n	80014b6 <HAL_RCC_OscConfig+0x5ae>
 80014b4:	e09d      	b.n	80015f2 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	2b0c      	cmp	r3, #12
 80014ba:	d100      	bne.n	80014be <HAL_RCC_OscConfig+0x5b6>
 80014bc:	e076      	b.n	80015ac <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d145      	bne.n	8001552 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c6:	4b30      	ldr	r3, [pc, #192]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014cc:	4935      	ldr	r1, [pc, #212]	@ (80015a4 <HAL_RCC_OscConfig+0x69c>)
 80014ce:	400a      	ands	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fa91 	bl	80009f8 <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff fa8c 	bl	80009f8 <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e082      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014ee:	4b26      	ldr	r3, [pc, #152]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	049b      	lsls	r3, r3, #18
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fa:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	4a2a      	ldr	r2, [pc, #168]	@ (80015a8 <HAL_RCC_OscConfig+0x6a0>)
 8001500:	4013      	ands	r3, r2
 8001502:	0019      	movs	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	431a      	orrs	r2, r3
 8001514:	4b1c      	ldr	r3, [pc, #112]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001516:	430a      	orrs	r2, r1
 8001518:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800151a:	4b1b      	ldr	r3, [pc, #108]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001520:	2180      	movs	r1, #128	@ 0x80
 8001522:	0449      	lsls	r1, r1, #17
 8001524:	430a      	orrs	r2, r1
 8001526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fa66 	bl	80009f8 <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff fa61 	bl	80009f8 <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e057      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001544:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	049b      	lsls	r3, r3, #18
 800154c:	4013      	ands	r3, r2
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x62a>
 8001550:	e04f      	b.n	80015f2 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 8001558:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HAL_RCC_OscConfig+0x69c>)
 800155a:	400a      	ands	r2, r1
 800155c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155e:	f7ff fa4b 	bl	80009f8 <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001568:	f7ff fa46 	bl	80009f8 <HAL_GetTick>
 800156c:	0002      	movs	r2, r0
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e03c      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800157a:	4b03      	ldr	r3, [pc, #12]	@ (8001588 <HAL_RCC_OscConfig+0x680>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2380      	movs	r3, #128	@ 0x80
 8001580:	049b      	lsls	r3, r3, #18
 8001582:	4013      	ands	r3, r2
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0x660>
 8001586:	e034      	b.n	80015f2 <HAL_RCC_OscConfig+0x6ea>
 8001588:	40021000 	.word	0x40021000
 800158c:	ffff1fff 	.word	0xffff1fff
 8001590:	fffffeff 	.word	0xfffffeff
 8001594:	40007000 	.word	0x40007000
 8001598:	fffffbff 	.word	0xfffffbff
 800159c:	00001388 	.word	0x00001388
 80015a0:	efffffff 	.word	0xefffffff
 80015a4:	feffffff 	.word	0xfeffffff
 80015a8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d101      	bne.n	80015b8 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e01d      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015b8:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <HAL_RCC_OscConfig+0x6f4>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	025b      	lsls	r3, r3, #9
 80015c4:	401a      	ands	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d10f      	bne.n	80015ee <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	23f0      	movs	r3, #240	@ 0xf0
 80015d2:	039b      	lsls	r3, r3, #14
 80015d4:	401a      	ands	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015da:	429a      	cmp	r2, r3
 80015dc:	d107      	bne.n	80015ee <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	23c0      	movs	r3, #192	@ 0xc0
 80015e2:	041b      	lsls	r3, r3, #16
 80015e4:	401a      	ands	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e000      	b.n	80015f4 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	0018      	movs	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b00a      	add	sp, #40	@ 0x28
 80015fa:	bdb0      	pop	{r4, r5, r7, pc}
 80015fc:	40021000 	.word	0x40021000

08001600 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e128      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001614:	4b96      	ldr	r3, [pc, #600]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2201      	movs	r2, #1
 800161a:	4013      	ands	r3, r2
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	429a      	cmp	r2, r3
 8001620:	d91e      	bls.n	8001660 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001622:	4b93      	ldr	r3, [pc, #588]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2201      	movs	r2, #1
 8001628:	4393      	bics	r3, r2
 800162a:	0019      	movs	r1, r3
 800162c:	4b90      	ldr	r3, [pc, #576]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001634:	f7ff f9e0 	bl	80009f8 <HAL_GetTick>
 8001638:	0003      	movs	r3, r0
 800163a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800163c:	e009      	b.n	8001652 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800163e:	f7ff f9db 	bl	80009f8 <HAL_GetTick>
 8001642:	0002      	movs	r2, r0
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	4a8a      	ldr	r2, [pc, #552]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e109      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001652:	4b87      	ldr	r3, [pc, #540]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2201      	movs	r2, #1
 8001658:	4013      	ands	r3, r2
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d1ee      	bne.n	800163e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2202      	movs	r2, #2
 8001666:	4013      	ands	r3, r2
 8001668:	d009      	beq.n	800167e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800166a:	4b83      	ldr	r3, [pc, #524]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	22f0      	movs	r2, #240	@ 0xf0
 8001670:	4393      	bics	r3, r2
 8001672:	0019      	movs	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	4b7f      	ldr	r3, [pc, #508]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 800167a:	430a      	orrs	r2, r1
 800167c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2201      	movs	r2, #1
 8001684:	4013      	ands	r3, r2
 8001686:	d100      	bne.n	800168a <HAL_RCC_ClockConfig+0x8a>
 8001688:	e089      	b.n	800179e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b02      	cmp	r3, #2
 8001690:	d107      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001692:	4b79      	ldr	r3, [pc, #484]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	2380      	movs	r3, #128	@ 0x80
 8001698:	029b      	lsls	r3, r3, #10
 800169a:	4013      	ands	r3, r2
 800169c:	d120      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e0e1      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	d107      	bne.n	80016ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80016aa:	4b73      	ldr	r3, [pc, #460]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	049b      	lsls	r3, r3, #18
 80016b2:	4013      	ands	r3, r2
 80016b4:	d114      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e0d5      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d106      	bne.n	80016d0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016c2:	4b6d      	ldr	r3, [pc, #436]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2204      	movs	r2, #4
 80016c8:	4013      	ands	r3, r2
 80016ca:	d109      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e0ca      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016d0:	4b69      	ldr	r3, [pc, #420]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4013      	ands	r3, r2
 80016da:	d101      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e0c2      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016e0:	4b65      	ldr	r3, [pc, #404]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	2203      	movs	r2, #3
 80016e6:	4393      	bics	r3, r2
 80016e8:	0019      	movs	r1, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685a      	ldr	r2, [r3, #4]
 80016ee:	4b62      	ldr	r3, [pc, #392]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80016f0:	430a      	orrs	r2, r1
 80016f2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016f4:	f7ff f980 	bl	80009f8 <HAL_GetTick>
 80016f8:	0003      	movs	r3, r0
 80016fa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d111      	bne.n	8001728 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001704:	e009      	b.n	800171a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001706:	f7ff f977 	bl	80009f8 <HAL_GetTick>
 800170a:	0002      	movs	r2, r0
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	4a58      	ldr	r2, [pc, #352]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d901      	bls.n	800171a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e0a5      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800171a:	4b57      	ldr	r3, [pc, #348]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	220c      	movs	r2, #12
 8001720:	4013      	ands	r3, r2
 8001722:	2b08      	cmp	r3, #8
 8001724:	d1ef      	bne.n	8001706 <HAL_RCC_ClockConfig+0x106>
 8001726:	e03a      	b.n	800179e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b03      	cmp	r3, #3
 800172e:	d111      	bne.n	8001754 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001730:	e009      	b.n	8001746 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001732:	f7ff f961 	bl	80009f8 <HAL_GetTick>
 8001736:	0002      	movs	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	4a4d      	ldr	r2, [pc, #308]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e08f      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001746:	4b4c      	ldr	r3, [pc, #304]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	220c      	movs	r2, #12
 800174c:	4013      	ands	r3, r2
 800174e:	2b0c      	cmp	r3, #12
 8001750:	d1ef      	bne.n	8001732 <HAL_RCC_ClockConfig+0x132>
 8001752:	e024      	b.n	800179e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d11b      	bne.n	8001794 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800175c:	e009      	b.n	8001772 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800175e:	f7ff f94b 	bl	80009f8 <HAL_GetTick>
 8001762:	0002      	movs	r2, r0
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	4a42      	ldr	r2, [pc, #264]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e079      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001772:	4b41      	ldr	r3, [pc, #260]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	220c      	movs	r2, #12
 8001778:	4013      	ands	r3, r2
 800177a:	2b04      	cmp	r3, #4
 800177c:	d1ef      	bne.n	800175e <HAL_RCC_ClockConfig+0x15e>
 800177e:	e00e      	b.n	800179e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001780:	f7ff f93a 	bl	80009f8 <HAL_GetTick>
 8001784:	0002      	movs	r2, r0
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	4a3a      	ldr	r2, [pc, #232]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e068      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001794:	4b38      	ldr	r3, [pc, #224]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	220c      	movs	r2, #12
 800179a:	4013      	ands	r3, r2
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800179e:	4b34      	ldr	r3, [pc, #208]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2201      	movs	r2, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d21e      	bcs.n	80017ea <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ac:	4b30      	ldr	r3, [pc, #192]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2201      	movs	r2, #1
 80017b2:	4393      	bics	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017be:	f7ff f91b 	bl	80009f8 <HAL_GetTick>
 80017c2:	0003      	movs	r3, r0
 80017c4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	e009      	b.n	80017dc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017c8:	f7ff f916 	bl	80009f8 <HAL_GetTick>
 80017cc:	0002      	movs	r2, r0
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	4a28      	ldr	r2, [pc, #160]	@ (8001874 <HAL_RCC_ClockConfig+0x274>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e044      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017dc:	4b24      	ldr	r3, [pc, #144]	@ (8001870 <HAL_RCC_ClockConfig+0x270>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d1ee      	bne.n	80017c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2204      	movs	r2, #4
 80017f0:	4013      	ands	r3, r2
 80017f2:	d009      	beq.n	8001808 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f4:	4b20      	ldr	r3, [pc, #128]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	4a20      	ldr	r2, [pc, #128]	@ (800187c <HAL_RCC_ClockConfig+0x27c>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	68da      	ldr	r2, [r3, #12]
 8001802:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001804:	430a      	orrs	r2, r1
 8001806:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2208      	movs	r2, #8
 800180e:	4013      	ands	r3, r2
 8001810:	d00a      	beq.n	8001828 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001812:	4b19      	ldr	r3, [pc, #100]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	4a1a      	ldr	r2, [pc, #104]	@ (8001880 <HAL_RCC_ClockConfig+0x280>)
 8001818:	4013      	ands	r3, r2
 800181a:	0019      	movs	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	00da      	lsls	r2, r3, #3
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001824:	430a      	orrs	r2, r1
 8001826:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001828:	f000 f832 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 800182c:	0001      	movs	r1, r0
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_RCC_ClockConfig+0x278>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	220f      	movs	r2, #15
 8001836:	4013      	ands	r3, r2
 8001838:	4a12      	ldr	r2, [pc, #72]	@ (8001884 <HAL_RCC_ClockConfig+0x284>)
 800183a:	5cd3      	ldrb	r3, [r2, r3]
 800183c:	000a      	movs	r2, r1
 800183e:	40da      	lsrs	r2, r3
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <HAL_RCC_ClockConfig+0x288>)
 8001842:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <HAL_RCC_ClockConfig+0x28c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	250b      	movs	r5, #11
 800184a:	197c      	adds	r4, r7, r5
 800184c:	0018      	movs	r0, r3
 800184e:	f7ff f88d 	bl	800096c <HAL_InitTick>
 8001852:	0003      	movs	r3, r0
 8001854:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001856:	197b      	adds	r3, r7, r5
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d002      	beq.n	8001864 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800185e:	197b      	adds	r3, r7, r5
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	e000      	b.n	8001866 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	0018      	movs	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	b004      	add	sp, #16
 800186c:	bdb0      	pop	{r4, r5, r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	40022000 	.word	0x40022000
 8001874:	00001388 	.word	0x00001388
 8001878:	40021000 	.word	0x40021000
 800187c:	fffff8ff 	.word	0xfffff8ff
 8001880:	ffffc7ff 	.word	0xffffc7ff
 8001884:	0800302c 	.word	0x0800302c
 8001888:	20000000 	.word	0x20000000
 800188c:	20000004 	.word	0x20000004

08001890 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b08e      	sub	sp, #56	@ 0x38
 8001894:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001896:	4b4c      	ldr	r3, [pc, #304]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800189c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800189e:	230c      	movs	r3, #12
 80018a0:	4013      	ands	r3, r2
 80018a2:	2b0c      	cmp	r3, #12
 80018a4:	d014      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x40>
 80018a6:	d900      	bls.n	80018aa <HAL_RCC_GetSysClockFreq+0x1a>
 80018a8:	e07b      	b.n	80019a2 <HAL_RCC_GetSysClockFreq+0x112>
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d002      	beq.n	80018b4 <HAL_RCC_GetSysClockFreq+0x24>
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d00b      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x3a>
 80018b2:	e076      	b.n	80019a2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018b4:	4b44      	ldr	r3, [pc, #272]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x138>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2210      	movs	r2, #16
 80018ba:	4013      	ands	r3, r2
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80018be:	4b43      	ldr	r3, [pc, #268]	@ (80019cc <HAL_RCC_GetSysClockFreq+0x13c>)
 80018c0:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80018c2:	e07c      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80018c4:	4b42      	ldr	r3, [pc, #264]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x140>)
 80018c6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80018c8:	e079      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018ca:	4b42      	ldr	r3, [pc, #264]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x144>)
 80018cc:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80018ce:	e076      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80018d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d2:	0c9a      	lsrs	r2, r3, #18
 80018d4:	230f      	movs	r3, #15
 80018d6:	401a      	ands	r2, r3
 80018d8:	4b3f      	ldr	r3, [pc, #252]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x148>)
 80018da:	5c9b      	ldrb	r3, [r3, r2]
 80018dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80018de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e0:	0d9a      	lsrs	r2, r3, #22
 80018e2:	2303      	movs	r3, #3
 80018e4:	4013      	ands	r3, r2
 80018e6:	3301      	adds	r3, #1
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ea:	4b37      	ldr	r3, [pc, #220]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x138>)
 80018ec:	68da      	ldr	r2, [r3, #12]
 80018ee:	2380      	movs	r3, #128	@ 0x80
 80018f0:	025b      	lsls	r3, r3, #9
 80018f2:	4013      	ands	r3, r2
 80018f4:	d01a      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
 80018fe:	4a35      	ldr	r2, [pc, #212]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001900:	2300      	movs	r3, #0
 8001902:	69b8      	ldr	r0, [r7, #24]
 8001904:	69f9      	ldr	r1, [r7, #28]
 8001906:	f7fe fcab 	bl	8000260 <__aeabi_lmul>
 800190a:	0002      	movs	r2, r0
 800190c:	000b      	movs	r3, r1
 800190e:	0010      	movs	r0, r2
 8001910:	0019      	movs	r1, r3
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	f7fe fc7f 	bl	8000220 <__aeabi_uldivmod>
 8001922:	0002      	movs	r2, r0
 8001924:	000b      	movs	r3, r1
 8001926:	0013      	movs	r3, r2
 8001928:	637b      	str	r3, [r7, #52]	@ 0x34
 800192a:	e037      	b.n	800199c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800192c:	4b26      	ldr	r3, [pc, #152]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x138>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2210      	movs	r2, #16
 8001932:	4013      	ands	r3, r2
 8001934:	d01a      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4a23      	ldr	r2, [pc, #140]	@ (80019cc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001940:	2300      	movs	r3, #0
 8001942:	68b8      	ldr	r0, [r7, #8]
 8001944:	68f9      	ldr	r1, [r7, #12]
 8001946:	f7fe fc8b 	bl	8000260 <__aeabi_lmul>
 800194a:	0002      	movs	r2, r0
 800194c:	000b      	movs	r3, r1
 800194e:	0010      	movs	r0, r2
 8001950:	0019      	movs	r1, r3
 8001952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f7fe fc5f 	bl	8000220 <__aeabi_uldivmod>
 8001962:	0002      	movs	r2, r0
 8001964:	000b      	movs	r3, r1
 8001966:	0013      	movs	r3, r2
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34
 800196a:	e017      	b.n	800199c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800196c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800196e:	0018      	movs	r0, r3
 8001970:	2300      	movs	r3, #0
 8001972:	0019      	movs	r1, r3
 8001974:	4a16      	ldr	r2, [pc, #88]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001976:	2300      	movs	r3, #0
 8001978:	f7fe fc72 	bl	8000260 <__aeabi_lmul>
 800197c:	0002      	movs	r2, r0
 800197e:	000b      	movs	r3, r1
 8001980:	0010      	movs	r0, r2
 8001982:	0019      	movs	r1, r3
 8001984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001986:	001c      	movs	r4, r3
 8001988:	2300      	movs	r3, #0
 800198a:	001d      	movs	r5, r3
 800198c:	0022      	movs	r2, r4
 800198e:	002b      	movs	r3, r5
 8001990:	f7fe fc46 	bl	8000220 <__aeabi_uldivmod>
 8001994:	0002      	movs	r2, r0
 8001996:	000b      	movs	r3, r1
 8001998:	0013      	movs	r3, r2
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 800199c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80019a0:	e00d      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_RCC_GetSysClockFreq+0x138>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	0b5b      	lsrs	r3, r3, #13
 80019a8:	2207      	movs	r2, #7
 80019aa:	4013      	ands	r3, r2
 80019ac:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	3301      	adds	r3, #1
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	0212      	lsls	r2, r2, #8
 80019b6:	409a      	lsls	r2, r3
 80019b8:	0013      	movs	r3, r2
 80019ba:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80019bc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80019c0:	0018      	movs	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	b00e      	add	sp, #56	@ 0x38
 80019c6:	bdb0      	pop	{r4, r5, r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	003d0900 	.word	0x003d0900
 80019d0:	00f42400 	.word	0x00f42400
 80019d4:	007a1200 	.word	0x007a1200
 80019d8:	08003044 	.word	0x08003044

080019dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e0:	4b02      	ldr	r3, [pc, #8]	@ (80019ec <HAL_RCC_GetHCLKFreq+0x10>)
 80019e2:	681b      	ldr	r3, [r3, #0]
}
 80019e4:	0018      	movs	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	20000000 	.word	0x20000000

080019f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019f4:	f7ff fff2 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 80019f8:	0001      	movs	r1, r0
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	2207      	movs	r2, #7
 8001a02:	4013      	ands	r3, r2
 8001a04:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a06:	5cd3      	ldrb	r3, [r2, r3]
 8001a08:	40d9      	lsrs	r1, r3
 8001a0a:	000b      	movs	r3, r1
}
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	40021000 	.word	0x40021000
 8001a18:	0800303c 	.word	0x0800303c

08001a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a20:	f7ff ffdc 	bl	80019dc <HAL_RCC_GetHCLKFreq>
 8001a24:	0001      	movs	r1, r0
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	0adb      	lsrs	r3, r3, #11
 8001a2c:	2207      	movs	r2, #7
 8001a2e:	4013      	ands	r3, r2
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a32:	5cd3      	ldrb	r3, [r2, r3]
 8001a34:	40d9      	lsrs	r1, r3
 8001a36:	000b      	movs	r3, r1
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	46c0      	nop			@ (mov r8, r8)
 8001a40:	40021000 	.word	0x40021000
 8001a44:	0800303c 	.word	0x0800303c

08001a48 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001a50:	2017      	movs	r0, #23
 8001a52:	183b      	adds	r3, r7, r0
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2220      	movs	r2, #32
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d100      	bne.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001a62:	e0c7      	b.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a64:	4b84      	ldr	r3, [pc, #528]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a68:	2380      	movs	r3, #128	@ 0x80
 8001a6a:	055b      	lsls	r3, r3, #21
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d109      	bne.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a70:	4b81      	ldr	r3, [pc, #516]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a74:	4b80      	ldr	r3, [pc, #512]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001a76:	2180      	movs	r1, #128	@ 0x80
 8001a78:	0549      	lsls	r1, r1, #21
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001a7e:	183b      	adds	r3, r7, r0
 8001a80:	2201      	movs	r2, #1
 8001a82:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a84:	4b7d      	ldr	r3, [pc, #500]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	2380      	movs	r3, #128	@ 0x80
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	d11a      	bne.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a90:	4b7a      	ldr	r3, [pc, #488]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b79      	ldr	r3, [pc, #484]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001a96:	2180      	movs	r1, #128	@ 0x80
 8001a98:	0049      	lsls	r1, r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a9e:	f7fe ffab 	bl	80009f8 <HAL_GetTick>
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa6:	e008      	b.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa8:	f7fe ffa6 	bl	80009f8 <HAL_GetTick>
 8001aac:	0002      	movs	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	@ 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e0d9      	b.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aba:	4b70      	ldr	r3, [pc, #448]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	2380      	movs	r3, #128	@ 0x80
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ac6:	4b6c      	ldr	r3, [pc, #432]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	23c0      	movs	r3, #192	@ 0xc0
 8001acc:	039b      	lsls	r3, r3, #14
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685a      	ldr	r2, [r3, #4]
 8001ad6:	23c0      	movs	r3, #192	@ 0xc0
 8001ad8:	039b      	lsls	r3, r3, #14
 8001ada:	4013      	ands	r3, r2
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d013      	beq.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685a      	ldr	r2, [r3, #4]
 8001ae6:	23c0      	movs	r3, #192	@ 0xc0
 8001ae8:	029b      	lsls	r3, r3, #10
 8001aea:	401a      	ands	r2, r3
 8001aec:	23c0      	movs	r3, #192	@ 0xc0
 8001aee:	029b      	lsls	r3, r3, #10
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d10a      	bne.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001af4:	4b60      	ldr	r3, [pc, #384]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	2380      	movs	r3, #128	@ 0x80
 8001afa:	029b      	lsls	r3, r3, #10
 8001afc:	401a      	ands	r2, r3
 8001afe:	2380      	movs	r3, #128	@ 0x80
 8001b00:	029b      	lsls	r3, r3, #10
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d101      	bne.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e0b1      	b.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001b0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b0e:	23c0      	movs	r3, #192	@ 0xc0
 8001b10:	029b      	lsls	r3, r3, #10
 8001b12:	4013      	ands	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d03b      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	23c0      	movs	r3, #192	@ 0xc0
 8001b22:	029b      	lsls	r3, r3, #10
 8001b24:	4013      	ands	r3, r2
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d033      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2220      	movs	r2, #32
 8001b32:	4013      	ands	r3, r2
 8001b34:	d02e      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001b36:	4b50      	ldr	r3, [pc, #320]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b3a:	4a51      	ldr	r2, [pc, #324]	@ (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b40:	4b4d      	ldr	r3, [pc, #308]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b44:	4b4c      	ldr	r3, [pc, #304]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b46:	2180      	movs	r1, #128	@ 0x80
 8001b48:	0309      	lsls	r1, r1, #12
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b52:	4b49      	ldr	r3, [pc, #292]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b54:	494b      	ldr	r1, [pc, #300]	@ (8001c84 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001b56:	400a      	ands	r2, r1
 8001b58:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001b5a:	4b47      	ldr	r3, [pc, #284]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	2380      	movs	r3, #128	@ 0x80
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4013      	ands	r3, r2
 8001b68:	d014      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6a:	f7fe ff45 	bl	80009f8 <HAL_GetTick>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b72:	e009      	b.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b74:	f7fe ff40 	bl	80009f8 <HAL_GetTick>
 8001b78:	0002      	movs	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	4a42      	ldr	r2, [pc, #264]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e072      	b.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b88:	4b3b      	ldr	r3, [pc, #236]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001b8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4013      	ands	r3, r2
 8001b92:	d0ef      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2220      	movs	r2, #32
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d01f      	beq.n	8001bde <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	23c0      	movs	r3, #192	@ 0xc0
 8001ba4:	029b      	lsls	r3, r3, #10
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	23c0      	movs	r3, #192	@ 0xc0
 8001baa:	029b      	lsls	r3, r3, #10
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d10c      	bne.n	8001bca <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001bb0:	4b31      	ldr	r3, [pc, #196]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a35      	ldr	r2, [pc, #212]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	0019      	movs	r1, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	23c0      	movs	r3, #192	@ 0xc0
 8001bc0:	039b      	lsls	r3, r3, #14
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	4b2b      	ldr	r3, [pc, #172]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bcc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	23c0      	movs	r3, #192	@ 0xc0
 8001bd4:	029b      	lsls	r3, r3, #10
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	4b27      	ldr	r3, [pc, #156]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bde:	2317      	movs	r3, #23
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d105      	bne.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be8:	4b23      	ldr	r3, [pc, #140]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001bec:	4b22      	ldr	r3, [pc, #136]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001bee:	4928      	ldr	r1, [pc, #160]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001bf0:	400a      	ands	r2, r1
 8001bf2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d009      	beq.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	220c      	movs	r2, #12
 8001c04:	4393      	bics	r3, r2
 8001c06:	0019      	movs	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2204      	movs	r2, #4
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d009      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c1c:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c20:	4a1c      	ldr	r2, [pc, #112]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	0019      	movs	r1, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2208      	movs	r2, #8
 8001c36:	4013      	ands	r3, r2
 8001c38:	d009      	beq.n	8001c4e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	4a16      	ldr	r2, [pc, #88]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	0019      	movs	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2280      	movs	r2, #128	@ 0x80
 8001c54:	4013      	ands	r3, r2
 8001c56:	d009      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001c58:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	0019      	movs	r1, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695a      	ldr	r2, [r3, #20]
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b006      	add	sp, #24
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40007000 	.word	0x40007000
 8001c80:	fffcffff 	.word	0xfffcffff
 8001c84:	fff7ffff 	.word	0xfff7ffff
 8001c88:	00001388 	.word	0x00001388
 8001c8c:	ffcfffff 	.word	0xffcfffff
 8001c90:	efffffff 	.word	0xefffffff
 8001c94:	fffff3ff 	.word	0xfffff3ff
 8001c98:	ffffcfff 	.word	0xffffcfff
 8001c9c:	fff3ffff 	.word	0xfff3ffff

08001ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e044      	b.n	8001d3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d107      	bne.n	8001cca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2278      	movs	r2, #120	@ 0x78
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	0018      	movs	r0, r3
 8001cc6:	f7fe fd07 	bl	80006d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2224      	movs	r2, #36	@ 0x24
 8001cce:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2101      	movs	r1, #1
 8001cdc:	438a      	bics	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	f000 f830 	bl	8001d48 <UART_SetConfig>
 8001ce8:	0003      	movs	r3, r0
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e024      	b.n	8001d3c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f000 fa6d 	bl	80021dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	490d      	ldr	r1, [pc, #52]	@ (8001d44 <HAL_UART_Init+0xa4>)
 8001d0e:	400a      	ands	r2, r1
 8001d10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	212a      	movs	r1, #42	@ 0x2a
 8001d1e:	438a      	bics	r2, r1
 8001d20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	0018      	movs	r0, r3
 8001d36:	f000 fb05 	bl	8002344 <UART_CheckIdleState>
 8001d3a:	0003      	movs	r3, r0
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b002      	add	sp, #8
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	ffffb7ff 	.word	0xffffb7ff

08001d48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	b08e      	sub	sp, #56	@ 0x38
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d50:	231a      	movs	r3, #26
 8001d52:	2218      	movs	r2, #24
 8001d54:	189b      	adds	r3, r3, r2
 8001d56:	19db      	adds	r3, r3, r7
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	689a      	ldr	r2, [r3, #8]
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	431a      	orrs	r2, r3
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4ab4      	ldr	r2, [pc, #720]	@ (800204c <UART_SetConfig+0x304>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	0019      	movs	r1, r3
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d86:	430a      	orrs	r2, r1
 8001d88:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	4aaf      	ldr	r2, [pc, #700]	@ (8002050 <UART_SetConfig+0x308>)
 8001d92:	4013      	ands	r3, r2
 8001d94:	0019      	movs	r1, r3
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4aa9      	ldr	r2, [pc, #676]	@ (8002054 <UART_SetConfig+0x30c>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d004      	beq.n	8001dbc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001db8:	4313      	orrs	r3, r2
 8001dba:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	4aa5      	ldr	r2, [pc, #660]	@ (8002058 <UART_SetConfig+0x310>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4aa1      	ldr	r2, [pc, #644]	@ (800205c <UART_SetConfig+0x314>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d131      	bne.n	8001e40 <UART_SetConfig+0xf8>
 8001ddc:	4ba0      	ldr	r3, [pc, #640]	@ (8002060 <UART_SetConfig+0x318>)
 8001dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de0:	220c      	movs	r2, #12
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b0c      	cmp	r3, #12
 8001de6:	d01d      	beq.n	8001e24 <UART_SetConfig+0xdc>
 8001de8:	d823      	bhi.n	8001e32 <UART_SetConfig+0xea>
 8001dea:	2b08      	cmp	r3, #8
 8001dec:	d00c      	beq.n	8001e08 <UART_SetConfig+0xc0>
 8001dee:	d820      	bhi.n	8001e32 <UART_SetConfig+0xea>
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <UART_SetConfig+0xb2>
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00e      	beq.n	8001e16 <UART_SetConfig+0xce>
 8001df8:	e01b      	b.n	8001e32 <UART_SetConfig+0xea>
 8001dfa:	231b      	movs	r3, #27
 8001dfc:	2218      	movs	r2, #24
 8001dfe:	189b      	adds	r3, r3, r2
 8001e00:	19db      	adds	r3, r3, r7
 8001e02:	2200      	movs	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	e065      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e08:	231b      	movs	r3, #27
 8001e0a:	2218      	movs	r2, #24
 8001e0c:	189b      	adds	r3, r3, r2
 8001e0e:	19db      	adds	r3, r3, r7
 8001e10:	2202      	movs	r2, #2
 8001e12:	701a      	strb	r2, [r3, #0]
 8001e14:	e05e      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e16:	231b      	movs	r3, #27
 8001e18:	2218      	movs	r2, #24
 8001e1a:	189b      	adds	r3, r3, r2
 8001e1c:	19db      	adds	r3, r3, r7
 8001e1e:	2204      	movs	r2, #4
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	e057      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e24:	231b      	movs	r3, #27
 8001e26:	2218      	movs	r2, #24
 8001e28:	189b      	adds	r3, r3, r2
 8001e2a:	19db      	adds	r3, r3, r7
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	e050      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e32:	231b      	movs	r3, #27
 8001e34:	2218      	movs	r2, #24
 8001e36:	189b      	adds	r3, r3, r2
 8001e38:	19db      	adds	r3, r3, r7
 8001e3a:	2210      	movs	r2, #16
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e049      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a83      	ldr	r2, [pc, #524]	@ (8002054 <UART_SetConfig+0x30c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d13e      	bne.n	8001ec8 <UART_SetConfig+0x180>
 8001e4a:	4b85      	ldr	r3, [pc, #532]	@ (8002060 <UART_SetConfig+0x318>)
 8001e4c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e4e:	23c0      	movs	r3, #192	@ 0xc0
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	4013      	ands	r3, r2
 8001e54:	22c0      	movs	r2, #192	@ 0xc0
 8001e56:	0112      	lsls	r2, r2, #4
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d027      	beq.n	8001eac <UART_SetConfig+0x164>
 8001e5c:	22c0      	movs	r2, #192	@ 0xc0
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d82a      	bhi.n	8001eba <UART_SetConfig+0x172>
 8001e64:	2280      	movs	r2, #128	@ 0x80
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d011      	beq.n	8001e90 <UART_SetConfig+0x148>
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d822      	bhi.n	8001eba <UART_SetConfig+0x172>
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d004      	beq.n	8001e82 <UART_SetConfig+0x13a>
 8001e78:	2280      	movs	r2, #128	@ 0x80
 8001e7a:	00d2      	lsls	r2, r2, #3
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d00e      	beq.n	8001e9e <UART_SetConfig+0x156>
 8001e80:	e01b      	b.n	8001eba <UART_SetConfig+0x172>
 8001e82:	231b      	movs	r3, #27
 8001e84:	2218      	movs	r2, #24
 8001e86:	189b      	adds	r3, r3, r2
 8001e88:	19db      	adds	r3, r3, r7
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	701a      	strb	r2, [r3, #0]
 8001e8e:	e021      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e90:	231b      	movs	r3, #27
 8001e92:	2218      	movs	r2, #24
 8001e94:	189b      	adds	r3, r3, r2
 8001e96:	19db      	adds	r3, r3, r7
 8001e98:	2202      	movs	r2, #2
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	e01a      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001e9e:	231b      	movs	r3, #27
 8001ea0:	2218      	movs	r2, #24
 8001ea2:	189b      	adds	r3, r3, r2
 8001ea4:	19db      	adds	r3, r3, r7
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	e013      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001eac:	231b      	movs	r3, #27
 8001eae:	2218      	movs	r2, #24
 8001eb0:	189b      	adds	r3, r3, r2
 8001eb2:	19db      	adds	r3, r3, r7
 8001eb4:	2208      	movs	r2, #8
 8001eb6:	701a      	strb	r2, [r3, #0]
 8001eb8:	e00c      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001eba:	231b      	movs	r3, #27
 8001ebc:	2218      	movs	r2, #24
 8001ebe:	189b      	adds	r3, r3, r2
 8001ec0:	19db      	adds	r3, r3, r7
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	701a      	strb	r2, [r3, #0]
 8001ec6:	e005      	b.n	8001ed4 <UART_SetConfig+0x18c>
 8001ec8:	231b      	movs	r3, #27
 8001eca:	2218      	movs	r2, #24
 8001ecc:	189b      	adds	r3, r3, r2
 8001ece:	19db      	adds	r3, r3, r7
 8001ed0:	2210      	movs	r2, #16
 8001ed2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a5e      	ldr	r2, [pc, #376]	@ (8002054 <UART_SetConfig+0x30c>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d000      	beq.n	8001ee0 <UART_SetConfig+0x198>
 8001ede:	e084      	b.n	8001fea <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001ee0:	231b      	movs	r3, #27
 8001ee2:	2218      	movs	r2, #24
 8001ee4:	189b      	adds	r3, r3, r2
 8001ee6:	19db      	adds	r3, r3, r7
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	d01d      	beq.n	8001f2a <UART_SetConfig+0x1e2>
 8001eee:	dc20      	bgt.n	8001f32 <UART_SetConfig+0x1ea>
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	d015      	beq.n	8001f20 <UART_SetConfig+0x1d8>
 8001ef4:	dc1d      	bgt.n	8001f32 <UART_SetConfig+0x1ea>
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <UART_SetConfig+0x1b8>
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d005      	beq.n	8001f0a <UART_SetConfig+0x1c2>
 8001efe:	e018      	b.n	8001f32 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f00:	f7ff fd76 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8001f04:	0003      	movs	r3, r0
 8001f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001f08:	e01c      	b.n	8001f44 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f0a:	4b55      	ldr	r3, [pc, #340]	@ (8002060 <UART_SetConfig+0x318>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2210      	movs	r2, #16
 8001f10:	4013      	ands	r3, r2
 8001f12:	d002      	beq.n	8001f1a <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8001f14:	4b53      	ldr	r3, [pc, #332]	@ (8002064 <UART_SetConfig+0x31c>)
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8001f18:	e014      	b.n	8001f44 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8001f1a:	4b53      	ldr	r3, [pc, #332]	@ (8002068 <UART_SetConfig+0x320>)
 8001f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001f1e:	e011      	b.n	8001f44 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f20:	f7ff fcb6 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 8001f24:	0003      	movs	r3, r0
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001f28:	e00c      	b.n	8001f44 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f2a:	2380      	movs	r3, #128	@ 0x80
 8001f2c:	021b      	lsls	r3, r3, #8
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8001f30:	e008      	b.n	8001f44 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8001f36:	231a      	movs	r3, #26
 8001f38:	2218      	movs	r2, #24
 8001f3a:	189b      	adds	r3, r3, r2
 8001f3c:	19db      	adds	r3, r3, r7
 8001f3e:	2201      	movs	r2, #1
 8001f40:	701a      	strb	r2, [r3, #0]
        break;
 8001f42:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d100      	bne.n	8001f4c <UART_SetConfig+0x204>
 8001f4a:	e12f      	b.n	80021ac <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	0013      	movs	r3, r2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	189b      	adds	r3, r3, r2
 8001f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d305      	bcc.n	8001f68 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d906      	bls.n	8001f76 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8001f68:	231a      	movs	r3, #26
 8001f6a:	2218      	movs	r2, #24
 8001f6c:	189b      	adds	r3, r3, r2
 8001f6e:	19db      	adds	r3, r3, r7
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e11a      	b.n	80021ac <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	6939      	ldr	r1, [r7, #16]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	000b      	movs	r3, r1
 8001f84:	0e1b      	lsrs	r3, r3, #24
 8001f86:	0010      	movs	r0, r2
 8001f88:	0205      	lsls	r5, r0, #8
 8001f8a:	431d      	orrs	r5, r3
 8001f8c:	000b      	movs	r3, r1
 8001f8e:	021c      	lsls	r4, r3, #8
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	085b      	lsrs	r3, r3, #1
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68b8      	ldr	r0, [r7, #8]
 8001f9e:	68f9      	ldr	r1, [r7, #12]
 8001fa0:	1900      	adds	r0, r0, r4
 8001fa2:	4169      	adcs	r1, r5
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	603b      	str	r3, [r7, #0]
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f7fe f935 	bl	8000220 <__aeabi_uldivmod>
 8001fb6:	0002      	movs	r2, r0
 8001fb8:	000b      	movs	r3, r1
 8001fba:	0013      	movs	r3, r2
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001fbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fc0:	23c0      	movs	r3, #192	@ 0xc0
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d309      	bcc.n	8001fdc <UART_SetConfig+0x294>
 8001fc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	035b      	lsls	r3, r3, #13
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d204      	bcs.n	8001fdc <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	e0e7      	b.n	80021ac <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8001fdc:	231a      	movs	r3, #26
 8001fde:	2218      	movs	r2, #24
 8001fe0:	189b      	adds	r3, r3, r2
 8001fe2:	19db      	adds	r3, r3, r7
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e0e0      	b.n	80021ac <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	69da      	ldr	r2, [r3, #28]
 8001fee:	2380      	movs	r3, #128	@ 0x80
 8001ff0:	021b      	lsls	r3, r3, #8
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d000      	beq.n	8001ff8 <UART_SetConfig+0x2b0>
 8001ff6:	e082      	b.n	80020fe <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8001ff8:	231b      	movs	r3, #27
 8001ffa:	2218      	movs	r2, #24
 8001ffc:	189b      	adds	r3, r3, r2
 8001ffe:	19db      	adds	r3, r3, r7
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b08      	cmp	r3, #8
 8002004:	d834      	bhi.n	8002070 <UART_SetConfig+0x328>
 8002006:	009a      	lsls	r2, r3, #2
 8002008:	4b18      	ldr	r3, [pc, #96]	@ (800206c <UART_SetConfig+0x324>)
 800200a:	18d3      	adds	r3, r2, r3
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002010:	f7ff fcee 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 8002014:	0003      	movs	r3, r0
 8002016:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002018:	e033      	b.n	8002082 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800201a:	f7ff fcff 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 800201e:	0003      	movs	r3, r0
 8002020:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002022:	e02e      	b.n	8002082 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002024:	4b0e      	ldr	r3, [pc, #56]	@ (8002060 <UART_SetConfig+0x318>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2210      	movs	r2, #16
 800202a:	4013      	ands	r3, r2
 800202c:	d002      	beq.n	8002034 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800202e:	4b0d      	ldr	r3, [pc, #52]	@ (8002064 <UART_SetConfig+0x31c>)
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002032:	e026      	b.n	8002082 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002034:	4b0c      	ldr	r3, [pc, #48]	@ (8002068 <UART_SetConfig+0x320>)
 8002036:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002038:	e023      	b.n	8002082 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800203a:	f7ff fc29 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 800203e:	0003      	movs	r3, r0
 8002040:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002042:	e01e      	b.n	8002082 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002044:	2380      	movs	r3, #128	@ 0x80
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800204a:	e01a      	b.n	8002082 <UART_SetConfig+0x33a>
 800204c:	efff69f3 	.word	0xefff69f3
 8002050:	ffffcfff 	.word	0xffffcfff
 8002054:	40004800 	.word	0x40004800
 8002058:	fffff4ff 	.word	0xfffff4ff
 800205c:	40004400 	.word	0x40004400
 8002060:	40021000 	.word	0x40021000
 8002064:	003d0900 	.word	0x003d0900
 8002068:	00f42400 	.word	0x00f42400
 800206c:	08003050 	.word	0x08003050
      default:
        pclk = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002074:	231a      	movs	r3, #26
 8002076:	2218      	movs	r2, #24
 8002078:	189b      	adds	r3, r3, r2
 800207a:	19db      	adds	r3, r3, r7
 800207c:	2201      	movs	r2, #1
 800207e:	701a      	strb	r2, [r3, #0]
        break;
 8002080:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002084:	2b00      	cmp	r3, #0
 8002086:	d100      	bne.n	800208a <UART_SetConfig+0x342>
 8002088:	e090      	b.n	80021ac <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800208a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208c:	005a      	lsls	r2, r3, #1
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	085b      	lsrs	r3, r3, #1
 8002094:	18d2      	adds	r2, r2, r3
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	0019      	movs	r1, r3
 800209c:	0010      	movs	r0, r2
 800209e:	f7fe f833 	bl	8000108 <__udivsi3>
 80020a2:	0003      	movs	r3, r0
 80020a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a8:	2b0f      	cmp	r3, #15
 80020aa:	d921      	bls.n	80020f0 <UART_SetConfig+0x3a8>
 80020ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	025b      	lsls	r3, r3, #9
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d21c      	bcs.n	80020f0 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	200e      	movs	r0, #14
 80020bc:	2418      	movs	r4, #24
 80020be:	1903      	adds	r3, r0, r4
 80020c0:	19db      	adds	r3, r3, r7
 80020c2:	210f      	movs	r1, #15
 80020c4:	438a      	bics	r2, r1
 80020c6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ca:	085b      	lsrs	r3, r3, #1
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2207      	movs	r2, #7
 80020d0:	4013      	ands	r3, r2
 80020d2:	b299      	uxth	r1, r3
 80020d4:	1903      	adds	r3, r0, r4
 80020d6:	19db      	adds	r3, r3, r7
 80020d8:	1902      	adds	r2, r0, r4
 80020da:	19d2      	adds	r2, r2, r7
 80020dc:	8812      	ldrh	r2, [r2, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	1902      	adds	r2, r0, r4
 80020e8:	19d2      	adds	r2, r2, r7
 80020ea:	8812      	ldrh	r2, [r2, #0]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	e05d      	b.n	80021ac <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80020f0:	231a      	movs	r3, #26
 80020f2:	2218      	movs	r2, #24
 80020f4:	189b      	adds	r3, r3, r2
 80020f6:	19db      	adds	r3, r3, r7
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
 80020fc:	e056      	b.n	80021ac <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80020fe:	231b      	movs	r3, #27
 8002100:	2218      	movs	r2, #24
 8002102:	189b      	adds	r3, r3, r2
 8002104:	19db      	adds	r3, r3, r7
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b08      	cmp	r3, #8
 800210a:	d822      	bhi.n	8002152 <UART_SetConfig+0x40a>
 800210c:	009a      	lsls	r2, r3, #2
 800210e:	4b2f      	ldr	r3, [pc, #188]	@ (80021cc <UART_SetConfig+0x484>)
 8002110:	18d3      	adds	r3, r2, r3
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002116:	f7ff fc6b 	bl	80019f0 <HAL_RCC_GetPCLK1Freq>
 800211a:	0003      	movs	r3, r0
 800211c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800211e:	e021      	b.n	8002164 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002120:	f7ff fc7c 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8002124:	0003      	movs	r3, r0
 8002126:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002128:	e01c      	b.n	8002164 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800212a:	4b29      	ldr	r3, [pc, #164]	@ (80021d0 <UART_SetConfig+0x488>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2210      	movs	r2, #16
 8002130:	4013      	ands	r3, r2
 8002132:	d002      	beq.n	800213a <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002134:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <UART_SetConfig+0x48c>)
 8002136:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002138:	e014      	b.n	8002164 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800213a:	4b27      	ldr	r3, [pc, #156]	@ (80021d8 <UART_SetConfig+0x490>)
 800213c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800213e:	e011      	b.n	8002164 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002140:	f7ff fba6 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 8002144:	0003      	movs	r3, r0
 8002146:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002148:	e00c      	b.n	8002164 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800214a:	2380      	movs	r3, #128	@ 0x80
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002150:	e008      	b.n	8002164 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002156:	231a      	movs	r3, #26
 8002158:	2218      	movs	r2, #24
 800215a:	189b      	adds	r3, r3, r2
 800215c:	19db      	adds	r3, r3, r7
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
        break;
 8002162:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002166:	2b00      	cmp	r3, #0
 8002168:	d020      	beq.n	80021ac <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	085a      	lsrs	r2, r3, #1
 8002170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002172:	18d2      	adds	r2, r2, r3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	0019      	movs	r1, r3
 800217a:	0010      	movs	r0, r2
 800217c:	f7fd ffc4 	bl	8000108 <__udivsi3>
 8002180:	0003      	movs	r3, r0
 8002182:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002186:	2b0f      	cmp	r3, #15
 8002188:	d90a      	bls.n	80021a0 <UART_SetConfig+0x458>
 800218a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	025b      	lsls	r3, r3, #9
 8002190:	429a      	cmp	r2, r3
 8002192:	d205      	bcs.n	80021a0 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002196:	b29a      	uxth	r2, r3
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	e005      	b.n	80021ac <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80021a0:	231a      	movs	r3, #26
 80021a2:	2218      	movs	r2, #24
 80021a4:	189b      	adds	r3, r3, r2
 80021a6:	19db      	adds	r3, r3, r7
 80021a8:	2201      	movs	r2, #1
 80021aa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	2200      	movs	r2, #0
 80021b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	2200      	movs	r2, #0
 80021b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80021b8:	231a      	movs	r3, #26
 80021ba:	2218      	movs	r2, #24
 80021bc:	189b      	adds	r3, r3, r2
 80021be:	19db      	adds	r3, r3, r7
 80021c0:	781b      	ldrb	r3, [r3, #0]
}
 80021c2:	0018      	movs	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b00e      	add	sp, #56	@ 0x38
 80021c8:	bdb0      	pop	{r4, r5, r7, pc}
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	08003074 	.word	0x08003074
 80021d0:	40021000 	.word	0x40021000
 80021d4:	003d0900 	.word	0x003d0900
 80021d8:	00f42400 	.word	0x00f42400

080021dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e8:	2201      	movs	r2, #1
 80021ea:	4013      	ands	r3, r2
 80021ec:	d00b      	beq.n	8002206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002320 <UART_AdvFeatureConfig+0x144>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220a:	2202      	movs	r2, #2
 800220c:	4013      	ands	r3, r2
 800220e:	d00b      	beq.n	8002228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4a43      	ldr	r2, [pc, #268]	@ (8002324 <UART_AdvFeatureConfig+0x148>)
 8002218:	4013      	ands	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222c:	2204      	movs	r2, #4
 800222e:	4013      	ands	r3, r2
 8002230:	d00b      	beq.n	800224a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	4a3b      	ldr	r2, [pc, #236]	@ (8002328 <UART_AdvFeatureConfig+0x14c>)
 800223a:	4013      	ands	r3, r2
 800223c:	0019      	movs	r1, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	430a      	orrs	r2, r1
 8002248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224e:	2208      	movs	r2, #8
 8002250:	4013      	ands	r3, r2
 8002252:	d00b      	beq.n	800226c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4a34      	ldr	r2, [pc, #208]	@ (800232c <UART_AdvFeatureConfig+0x150>)
 800225c:	4013      	ands	r3, r2
 800225e:	0019      	movs	r1, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002270:	2210      	movs	r2, #16
 8002272:	4013      	ands	r3, r2
 8002274:	d00b      	beq.n	800228e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4a2c      	ldr	r2, [pc, #176]	@ (8002330 <UART_AdvFeatureConfig+0x154>)
 800227e:	4013      	ands	r3, r2
 8002280:	0019      	movs	r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002292:	2220      	movs	r2, #32
 8002294:	4013      	ands	r3, r2
 8002296:	d00b      	beq.n	80022b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	4a25      	ldr	r2, [pc, #148]	@ (8002334 <UART_AdvFeatureConfig+0x158>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	0019      	movs	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b4:	2240      	movs	r2, #64	@ 0x40
 80022b6:	4013      	ands	r3, r2
 80022b8:	d01d      	beq.n	80022f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002338 <UART_AdvFeatureConfig+0x15c>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	0019      	movs	r1, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022d6:	2380      	movs	r3, #128	@ 0x80
 80022d8:	035b      	lsls	r3, r3, #13
 80022da:	429a      	cmp	r2, r3
 80022dc:	d10b      	bne.n	80022f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	4a15      	ldr	r2, [pc, #84]	@ (800233c <UART_AdvFeatureConfig+0x160>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	0019      	movs	r1, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fa:	2280      	movs	r2, #128	@ 0x80
 80022fc:	4013      	ands	r3, r2
 80022fe:	d00b      	beq.n	8002318 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	4a0e      	ldr	r2, [pc, #56]	@ (8002340 <UART_AdvFeatureConfig+0x164>)
 8002308:	4013      	ands	r3, r2
 800230a:	0019      	movs	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	605a      	str	r2, [r3, #4]
  }
}
 8002318:	46c0      	nop			@ (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	b002      	add	sp, #8
 800231e:	bd80      	pop	{r7, pc}
 8002320:	fffdffff 	.word	0xfffdffff
 8002324:	fffeffff 	.word	0xfffeffff
 8002328:	fffbffff 	.word	0xfffbffff
 800232c:	ffff7fff 	.word	0xffff7fff
 8002330:	ffffefff 	.word	0xffffefff
 8002334:	ffffdfff 	.word	0xffffdfff
 8002338:	ffefffff 	.word	0xffefffff
 800233c:	ff9fffff 	.word	0xff9fffff
 8002340:	fff7ffff 	.word	0xfff7ffff

08002344 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b092      	sub	sp, #72	@ 0x48
 8002348:	af02      	add	r7, sp, #8
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2284      	movs	r2, #132	@ 0x84
 8002350:	2100      	movs	r1, #0
 8002352:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002354:	f7fe fb50 	bl	80009f8 <HAL_GetTick>
 8002358:	0003      	movs	r3, r0
 800235a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2208      	movs	r2, #8
 8002364:	4013      	ands	r3, r2
 8002366:	2b08      	cmp	r3, #8
 8002368:	d12c      	bne.n	80023c4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800236a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800236c:	2280      	movs	r2, #128	@ 0x80
 800236e:	0391      	lsls	r1, r2, #14
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	4a46      	ldr	r2, [pc, #280]	@ (800248c <UART_CheckIdleState+0x148>)
 8002374:	9200      	str	r2, [sp, #0]
 8002376:	2200      	movs	r2, #0
 8002378:	f000 f88c 	bl	8002494 <UART_WaitOnFlagUntilTimeout>
 800237c:	1e03      	subs	r3, r0, #0
 800237e:	d021      	beq.n	80023c4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002380:	f3ef 8310 	mrs	r3, PRIMASK
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002388:	63bb      	str	r3, [r7, #56]	@ 0x38
 800238a:	2301      	movs	r3, #1
 800238c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800238e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002390:	f383 8810 	msr	PRIMASK, r3
}
 8002394:	46c0      	nop			@ (mov r8, r8)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2180      	movs	r1, #128	@ 0x80
 80023a2:	438a      	bics	r2, r1
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ac:	f383 8810 	msr	PRIMASK, r3
}
 80023b0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2220      	movs	r2, #32
 80023b6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2278      	movs	r2, #120	@ 0x78
 80023bc:	2100      	movs	r1, #0
 80023be:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e05f      	b.n	8002484 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2204      	movs	r2, #4
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d146      	bne.n	8002460 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023d4:	2280      	movs	r2, #128	@ 0x80
 80023d6:	03d1      	lsls	r1, r2, #15
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	4a2c      	ldr	r2, [pc, #176]	@ (800248c <UART_CheckIdleState+0x148>)
 80023dc:	9200      	str	r2, [sp, #0]
 80023de:	2200      	movs	r2, #0
 80023e0:	f000 f858 	bl	8002494 <UART_WaitOnFlagUntilTimeout>
 80023e4:	1e03      	subs	r3, r0, #0
 80023e6:	d03b      	beq.n	8002460 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023e8:	f3ef 8310 	mrs	r3, PRIMASK
 80023ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80023ee:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023f2:	2301      	movs	r3, #1
 80023f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	f383 8810 	msr	PRIMASK, r3
}
 80023fc:	46c0      	nop			@ (mov r8, r8)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4921      	ldr	r1, [pc, #132]	@ (8002490 <UART_CheckIdleState+0x14c>)
 800240a:	400a      	ands	r2, r1
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002410:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f383 8810 	msr	PRIMASK, r3
}
 8002418:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800241a:	f3ef 8310 	mrs	r3, PRIMASK
 800241e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002420:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002422:	633b      	str	r3, [r7, #48]	@ 0x30
 8002424:	2301      	movs	r3, #1
 8002426:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f383 8810 	msr	PRIMASK, r3
}
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2101      	movs	r1, #1
 800243c:	438a      	bics	r2, r1
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002442:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	f383 8810 	msr	PRIMASK, r3
}
 800244a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2280      	movs	r2, #128	@ 0x80
 8002450:	2120      	movs	r1, #32
 8002452:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2278      	movs	r2, #120	@ 0x78
 8002458:	2100      	movs	r1, #0
 800245a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e011      	b.n	8002484 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2220      	movs	r2, #32
 8002464:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2280      	movs	r2, #128	@ 0x80
 800246a:	2120      	movs	r1, #32
 800246c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2278      	movs	r2, #120	@ 0x78
 800247e:	2100      	movs	r1, #0
 8002480:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	b010      	add	sp, #64	@ 0x40
 800248a:	bd80      	pop	{r7, pc}
 800248c:	01ffffff 	.word	0x01ffffff
 8002490:	fffffedf 	.word	0xfffffedf

08002494 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	1dfb      	adds	r3, r7, #7
 80024a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024a4:	e04b      	b.n	800253e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	3301      	adds	r3, #1
 80024aa:	d048      	beq.n	800253e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ac:	f7fe faa4 	bl	80009f8 <HAL_GetTick>
 80024b0:	0002      	movs	r2, r0
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d302      	bcc.n	80024c2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e04b      	b.n	800255e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2204      	movs	r2, #4
 80024ce:	4013      	ands	r3, r2
 80024d0:	d035      	beq.n	800253e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	2208      	movs	r2, #8
 80024da:	4013      	ands	r3, r2
 80024dc:	2b08      	cmp	r3, #8
 80024de:	d111      	bne.n	8002504 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2208      	movs	r2, #8
 80024e6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f000 f83c 	bl	8002568 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2284      	movs	r2, #132	@ 0x84
 80024f4:	2108      	movs	r1, #8
 80024f6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2278      	movs	r2, #120	@ 0x78
 80024fc:	2100      	movs	r1, #0
 80024fe:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e02c      	b.n	800255e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	69da      	ldr	r2, [r3, #28]
 800250a:	2380      	movs	r3, #128	@ 0x80
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	401a      	ands	r2, r3
 8002510:	2380      	movs	r3, #128	@ 0x80
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	429a      	cmp	r2, r3
 8002516:	d112      	bne.n	800253e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2280      	movs	r2, #128	@ 0x80
 800251e:	0112      	lsls	r2, r2, #4
 8002520:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	0018      	movs	r0, r3
 8002526:	f000 f81f 	bl	8002568 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2284      	movs	r2, #132	@ 0x84
 800252e:	2120      	movs	r1, #32
 8002530:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2278      	movs	r2, #120	@ 0x78
 8002536:	2100      	movs	r1, #0
 8002538:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e00f      	b.n	800255e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	69db      	ldr	r3, [r3, #28]
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	4013      	ands	r3, r2
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	425a      	negs	r2, r3
 800254e:	4153      	adcs	r3, r2
 8002550:	b2db      	uxtb	r3, r3
 8002552:	001a      	movs	r2, r3
 8002554:	1dfb      	adds	r3, r7, #7
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d0a4      	beq.n	80024a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b004      	add	sp, #16
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08e      	sub	sp, #56	@ 0x38
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002570:	f3ef 8310 	mrs	r3, PRIMASK
 8002574:	617b      	str	r3, [r7, #20]
  return(result);
 8002576:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002578:	637b      	str	r3, [r7, #52]	@ 0x34
 800257a:	2301      	movs	r3, #1
 800257c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	f383 8810 	msr	PRIMASK, r3
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4926      	ldr	r1, [pc, #152]	@ (800262c <UART_EndRxTransfer+0xc4>)
 8002592:	400a      	ands	r2, r1
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002598:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	f383 8810 	msr	PRIMASK, r3
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a2:	f3ef 8310 	mrs	r3, PRIMASK
 80025a6:	623b      	str	r3, [r7, #32]
  return(result);
 80025a8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80025ac:	2301      	movs	r3, #1
 80025ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	f383 8810 	msr	PRIMASK, r3
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2101      	movs	r1, #1
 80025c4:	438a      	bics	r2, r1
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ce:	f383 8810 	msr	PRIMASK, r3
}
 80025d2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d118      	bne.n	800260e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025dc:	f3ef 8310 	mrs	r3, PRIMASK
 80025e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80025e2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025e6:	2301      	movs	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f383 8810 	msr	PRIMASK, r3
}
 80025f0:	46c0      	nop			@ (mov r8, r8)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2110      	movs	r1, #16
 80025fe:	438a      	bics	r2, r1
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002604:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f383 8810 	msr	PRIMASK, r3
}
 800260c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2280      	movs	r2, #128	@ 0x80
 8002612:	2120      	movs	r1, #32
 8002614:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	46bd      	mov	sp, r7
 8002626:	b00e      	add	sp, #56	@ 0x38
 8002628:	bd80      	pop	{r7, pc}
 800262a:	46c0      	nop			@ (mov r8, r8)
 800262c:	fffffedf 	.word	0xfffffedf

08002630 <std>:
 8002630:	2300      	movs	r3, #0
 8002632:	b510      	push	{r4, lr}
 8002634:	0004      	movs	r4, r0
 8002636:	6003      	str	r3, [r0, #0]
 8002638:	6043      	str	r3, [r0, #4]
 800263a:	6083      	str	r3, [r0, #8]
 800263c:	8181      	strh	r1, [r0, #12]
 800263e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002640:	81c2      	strh	r2, [r0, #14]
 8002642:	6103      	str	r3, [r0, #16]
 8002644:	6143      	str	r3, [r0, #20]
 8002646:	6183      	str	r3, [r0, #24]
 8002648:	0019      	movs	r1, r3
 800264a:	2208      	movs	r2, #8
 800264c:	305c      	adds	r0, #92	@ 0x5c
 800264e:	f000 f9ff 	bl	8002a50 <memset>
 8002652:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <std+0x50>)
 8002654:	6224      	str	r4, [r4, #32]
 8002656:	6263      	str	r3, [r4, #36]	@ 0x24
 8002658:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <std+0x54>)
 800265a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800265c:	4b0a      	ldr	r3, [pc, #40]	@ (8002688 <std+0x58>)
 800265e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002660:	4b0a      	ldr	r3, [pc, #40]	@ (800268c <std+0x5c>)
 8002662:	6323      	str	r3, [r4, #48]	@ 0x30
 8002664:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <std+0x60>)
 8002666:	429c      	cmp	r4, r3
 8002668:	d005      	beq.n	8002676 <std+0x46>
 800266a:	4b0a      	ldr	r3, [pc, #40]	@ (8002694 <std+0x64>)
 800266c:	429c      	cmp	r4, r3
 800266e:	d002      	beq.n	8002676 <std+0x46>
 8002670:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <std+0x68>)
 8002672:	429c      	cmp	r4, r3
 8002674:	d103      	bne.n	800267e <std+0x4e>
 8002676:	0020      	movs	r0, r4
 8002678:	3058      	adds	r0, #88	@ 0x58
 800267a:	f000 fa69 	bl	8002b50 <__retarget_lock_init_recursive>
 800267e:	bd10      	pop	{r4, pc}
 8002680:	08002879 	.word	0x08002879
 8002684:	080028a1 	.word	0x080028a1
 8002688:	080028d9 	.word	0x080028d9
 800268c:	08002905 	.word	0x08002905
 8002690:	20000114 	.word	0x20000114
 8002694:	2000017c 	.word	0x2000017c
 8002698:	200001e4 	.word	0x200001e4

0800269c <stdio_exit_handler>:
 800269c:	b510      	push	{r4, lr}
 800269e:	4a03      	ldr	r2, [pc, #12]	@ (80026ac <stdio_exit_handler+0x10>)
 80026a0:	4903      	ldr	r1, [pc, #12]	@ (80026b0 <stdio_exit_handler+0x14>)
 80026a2:	4804      	ldr	r0, [pc, #16]	@ (80026b4 <stdio_exit_handler+0x18>)
 80026a4:	f000 f86c 	bl	8002780 <_fwalk_sglue>
 80026a8:	bd10      	pop	{r4, pc}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	2000000c 	.word	0x2000000c
 80026b0:	08002e5d 	.word	0x08002e5d
 80026b4:	2000001c 	.word	0x2000001c

080026b8 <cleanup_stdio>:
 80026b8:	6841      	ldr	r1, [r0, #4]
 80026ba:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <cleanup_stdio+0x30>)
 80026bc:	b510      	push	{r4, lr}
 80026be:	0004      	movs	r4, r0
 80026c0:	4299      	cmp	r1, r3
 80026c2:	d001      	beq.n	80026c8 <cleanup_stdio+0x10>
 80026c4:	f000 fbca 	bl	8002e5c <_fflush_r>
 80026c8:	68a1      	ldr	r1, [r4, #8]
 80026ca:	4b08      	ldr	r3, [pc, #32]	@ (80026ec <cleanup_stdio+0x34>)
 80026cc:	4299      	cmp	r1, r3
 80026ce:	d002      	beq.n	80026d6 <cleanup_stdio+0x1e>
 80026d0:	0020      	movs	r0, r4
 80026d2:	f000 fbc3 	bl	8002e5c <_fflush_r>
 80026d6:	68e1      	ldr	r1, [r4, #12]
 80026d8:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <cleanup_stdio+0x38>)
 80026da:	4299      	cmp	r1, r3
 80026dc:	d002      	beq.n	80026e4 <cleanup_stdio+0x2c>
 80026de:	0020      	movs	r0, r4
 80026e0:	f000 fbbc 	bl	8002e5c <_fflush_r>
 80026e4:	bd10      	pop	{r4, pc}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	20000114 	.word	0x20000114
 80026ec:	2000017c 	.word	0x2000017c
 80026f0:	200001e4 	.word	0x200001e4

080026f4 <global_stdio_init.part.0>:
 80026f4:	b510      	push	{r4, lr}
 80026f6:	4b09      	ldr	r3, [pc, #36]	@ (800271c <global_stdio_init.part.0+0x28>)
 80026f8:	4a09      	ldr	r2, [pc, #36]	@ (8002720 <global_stdio_init.part.0+0x2c>)
 80026fa:	2104      	movs	r1, #4
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	4809      	ldr	r0, [pc, #36]	@ (8002724 <global_stdio_init.part.0+0x30>)
 8002700:	2200      	movs	r2, #0
 8002702:	f7ff ff95 	bl	8002630 <std>
 8002706:	2201      	movs	r2, #1
 8002708:	2109      	movs	r1, #9
 800270a:	4807      	ldr	r0, [pc, #28]	@ (8002728 <global_stdio_init.part.0+0x34>)
 800270c:	f7ff ff90 	bl	8002630 <std>
 8002710:	2202      	movs	r2, #2
 8002712:	2112      	movs	r1, #18
 8002714:	4805      	ldr	r0, [pc, #20]	@ (800272c <global_stdio_init.part.0+0x38>)
 8002716:	f7ff ff8b 	bl	8002630 <std>
 800271a:	bd10      	pop	{r4, pc}
 800271c:	2000024c 	.word	0x2000024c
 8002720:	0800269d 	.word	0x0800269d
 8002724:	20000114 	.word	0x20000114
 8002728:	2000017c 	.word	0x2000017c
 800272c:	200001e4 	.word	0x200001e4

08002730 <__sfp_lock_acquire>:
 8002730:	b510      	push	{r4, lr}
 8002732:	4802      	ldr	r0, [pc, #8]	@ (800273c <__sfp_lock_acquire+0xc>)
 8002734:	f000 fa0d 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8002738:	bd10      	pop	{r4, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	20000255 	.word	0x20000255

08002740 <__sfp_lock_release>:
 8002740:	b510      	push	{r4, lr}
 8002742:	4802      	ldr	r0, [pc, #8]	@ (800274c <__sfp_lock_release+0xc>)
 8002744:	f000 fa06 	bl	8002b54 <__retarget_lock_release_recursive>
 8002748:	bd10      	pop	{r4, pc}
 800274a:	46c0      	nop			@ (mov r8, r8)
 800274c:	20000255 	.word	0x20000255

08002750 <__sinit>:
 8002750:	b510      	push	{r4, lr}
 8002752:	0004      	movs	r4, r0
 8002754:	f7ff ffec 	bl	8002730 <__sfp_lock_acquire>
 8002758:	6a23      	ldr	r3, [r4, #32]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <__sinit+0x14>
 800275e:	f7ff ffef 	bl	8002740 <__sfp_lock_release>
 8002762:	bd10      	pop	{r4, pc}
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <__sinit+0x28>)
 8002766:	6223      	str	r3, [r4, #32]
 8002768:	4b04      	ldr	r3, [pc, #16]	@ (800277c <__sinit+0x2c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f6      	bne.n	800275e <__sinit+0xe>
 8002770:	f7ff ffc0 	bl	80026f4 <global_stdio_init.part.0>
 8002774:	e7f3      	b.n	800275e <__sinit+0xe>
 8002776:	46c0      	nop			@ (mov r8, r8)
 8002778:	080026b9 	.word	0x080026b9
 800277c:	2000024c 	.word	0x2000024c

08002780 <_fwalk_sglue>:
 8002780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002782:	0014      	movs	r4, r2
 8002784:	2600      	movs	r6, #0
 8002786:	9000      	str	r0, [sp, #0]
 8002788:	9101      	str	r1, [sp, #4]
 800278a:	68a5      	ldr	r5, [r4, #8]
 800278c:	6867      	ldr	r7, [r4, #4]
 800278e:	3f01      	subs	r7, #1
 8002790:	d504      	bpl.n	800279c <_fwalk_sglue+0x1c>
 8002792:	6824      	ldr	r4, [r4, #0]
 8002794:	2c00      	cmp	r4, #0
 8002796:	d1f8      	bne.n	800278a <_fwalk_sglue+0xa>
 8002798:	0030      	movs	r0, r6
 800279a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800279c:	89ab      	ldrh	r3, [r5, #12]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d908      	bls.n	80027b4 <_fwalk_sglue+0x34>
 80027a2:	220e      	movs	r2, #14
 80027a4:	5eab      	ldrsh	r3, [r5, r2]
 80027a6:	3301      	adds	r3, #1
 80027a8:	d004      	beq.n	80027b4 <_fwalk_sglue+0x34>
 80027aa:	0029      	movs	r1, r5
 80027ac:	9800      	ldr	r0, [sp, #0]
 80027ae:	9b01      	ldr	r3, [sp, #4]
 80027b0:	4798      	blx	r3
 80027b2:	4306      	orrs	r6, r0
 80027b4:	3568      	adds	r5, #104	@ 0x68
 80027b6:	e7ea      	b.n	800278e <_fwalk_sglue+0xe>

080027b8 <_puts_r>:
 80027b8:	6a03      	ldr	r3, [r0, #32]
 80027ba:	b570      	push	{r4, r5, r6, lr}
 80027bc:	0005      	movs	r5, r0
 80027be:	000e      	movs	r6, r1
 80027c0:	6884      	ldr	r4, [r0, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <_puts_r+0x12>
 80027c6:	f7ff ffc3 	bl	8002750 <__sinit>
 80027ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027cc:	07db      	lsls	r3, r3, #31
 80027ce:	d405      	bmi.n	80027dc <_puts_r+0x24>
 80027d0:	89a3      	ldrh	r3, [r4, #12]
 80027d2:	059b      	lsls	r3, r3, #22
 80027d4:	d402      	bmi.n	80027dc <_puts_r+0x24>
 80027d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027d8:	f000 f9bb 	bl	8002b52 <__retarget_lock_acquire_recursive>
 80027dc:	89a3      	ldrh	r3, [r4, #12]
 80027de:	071b      	lsls	r3, r3, #28
 80027e0:	d502      	bpl.n	80027e8 <_puts_r+0x30>
 80027e2:	6923      	ldr	r3, [r4, #16]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d11f      	bne.n	8002828 <_puts_r+0x70>
 80027e8:	0021      	movs	r1, r4
 80027ea:	0028      	movs	r0, r5
 80027ec:	f000 f8d2 	bl	8002994 <__swsetup_r>
 80027f0:	2800      	cmp	r0, #0
 80027f2:	d019      	beq.n	8002828 <_puts_r+0x70>
 80027f4:	2501      	movs	r5, #1
 80027f6:	426d      	negs	r5, r5
 80027f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027fa:	07db      	lsls	r3, r3, #31
 80027fc:	d405      	bmi.n	800280a <_puts_r+0x52>
 80027fe:	89a3      	ldrh	r3, [r4, #12]
 8002800:	059b      	lsls	r3, r3, #22
 8002802:	d402      	bmi.n	800280a <_puts_r+0x52>
 8002804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002806:	f000 f9a5 	bl	8002b54 <__retarget_lock_release_recursive>
 800280a:	0028      	movs	r0, r5
 800280c:	bd70      	pop	{r4, r5, r6, pc}
 800280e:	3601      	adds	r6, #1
 8002810:	60a3      	str	r3, [r4, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	da04      	bge.n	8002820 <_puts_r+0x68>
 8002816:	69a2      	ldr	r2, [r4, #24]
 8002818:	429a      	cmp	r2, r3
 800281a:	dc16      	bgt.n	800284a <_puts_r+0x92>
 800281c:	290a      	cmp	r1, #10
 800281e:	d014      	beq.n	800284a <_puts_r+0x92>
 8002820:	6823      	ldr	r3, [r4, #0]
 8002822:	1c5a      	adds	r2, r3, #1
 8002824:	6022      	str	r2, [r4, #0]
 8002826:	7019      	strb	r1, [r3, #0]
 8002828:	68a3      	ldr	r3, [r4, #8]
 800282a:	7831      	ldrb	r1, [r6, #0]
 800282c:	3b01      	subs	r3, #1
 800282e:	2900      	cmp	r1, #0
 8002830:	d1ed      	bne.n	800280e <_puts_r+0x56>
 8002832:	60a3      	str	r3, [r4, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	da0f      	bge.n	8002858 <_puts_r+0xa0>
 8002838:	0022      	movs	r2, r4
 800283a:	0028      	movs	r0, r5
 800283c:	310a      	adds	r1, #10
 800283e:	f000 f867 	bl	8002910 <__swbuf_r>
 8002842:	3001      	adds	r0, #1
 8002844:	d0d6      	beq.n	80027f4 <_puts_r+0x3c>
 8002846:	250a      	movs	r5, #10
 8002848:	e7d6      	b.n	80027f8 <_puts_r+0x40>
 800284a:	0022      	movs	r2, r4
 800284c:	0028      	movs	r0, r5
 800284e:	f000 f85f 	bl	8002910 <__swbuf_r>
 8002852:	3001      	adds	r0, #1
 8002854:	d1e8      	bne.n	8002828 <_puts_r+0x70>
 8002856:	e7cd      	b.n	80027f4 <_puts_r+0x3c>
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	6022      	str	r2, [r4, #0]
 800285e:	220a      	movs	r2, #10
 8002860:	701a      	strb	r2, [r3, #0]
 8002862:	e7f0      	b.n	8002846 <_puts_r+0x8e>

08002864 <puts>:
 8002864:	b510      	push	{r4, lr}
 8002866:	4b03      	ldr	r3, [pc, #12]	@ (8002874 <puts+0x10>)
 8002868:	0001      	movs	r1, r0
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	f7ff ffa4 	bl	80027b8 <_puts_r>
 8002870:	bd10      	pop	{r4, pc}
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	20000018 	.word	0x20000018

08002878 <__sread>:
 8002878:	b570      	push	{r4, r5, r6, lr}
 800287a:	000c      	movs	r4, r1
 800287c:	250e      	movs	r5, #14
 800287e:	5f49      	ldrsh	r1, [r1, r5]
 8002880:	f000 f914 	bl	8002aac <_read_r>
 8002884:	2800      	cmp	r0, #0
 8002886:	db03      	blt.n	8002890 <__sread+0x18>
 8002888:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800288a:	181b      	adds	r3, r3, r0
 800288c:	6563      	str	r3, [r4, #84]	@ 0x54
 800288e:	bd70      	pop	{r4, r5, r6, pc}
 8002890:	89a3      	ldrh	r3, [r4, #12]
 8002892:	4a02      	ldr	r2, [pc, #8]	@ (800289c <__sread+0x24>)
 8002894:	4013      	ands	r3, r2
 8002896:	81a3      	strh	r3, [r4, #12]
 8002898:	e7f9      	b.n	800288e <__sread+0x16>
 800289a:	46c0      	nop			@ (mov r8, r8)
 800289c:	ffffefff 	.word	0xffffefff

080028a0 <__swrite>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	001f      	movs	r7, r3
 80028a4:	898b      	ldrh	r3, [r1, #12]
 80028a6:	0005      	movs	r5, r0
 80028a8:	000c      	movs	r4, r1
 80028aa:	0016      	movs	r6, r2
 80028ac:	05db      	lsls	r3, r3, #23
 80028ae:	d505      	bpl.n	80028bc <__swrite+0x1c>
 80028b0:	230e      	movs	r3, #14
 80028b2:	5ec9      	ldrsh	r1, [r1, r3]
 80028b4:	2200      	movs	r2, #0
 80028b6:	2302      	movs	r3, #2
 80028b8:	f000 f8e4 	bl	8002a84 <_lseek_r>
 80028bc:	89a3      	ldrh	r3, [r4, #12]
 80028be:	4a05      	ldr	r2, [pc, #20]	@ (80028d4 <__swrite+0x34>)
 80028c0:	0028      	movs	r0, r5
 80028c2:	4013      	ands	r3, r2
 80028c4:	81a3      	strh	r3, [r4, #12]
 80028c6:	0032      	movs	r2, r6
 80028c8:	230e      	movs	r3, #14
 80028ca:	5ee1      	ldrsh	r1, [r4, r3]
 80028cc:	003b      	movs	r3, r7
 80028ce:	f000 f901 	bl	8002ad4 <_write_r>
 80028d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028d4:	ffffefff 	.word	0xffffefff

080028d8 <__sseek>:
 80028d8:	b570      	push	{r4, r5, r6, lr}
 80028da:	000c      	movs	r4, r1
 80028dc:	250e      	movs	r5, #14
 80028de:	5f49      	ldrsh	r1, [r1, r5]
 80028e0:	f000 f8d0 	bl	8002a84 <_lseek_r>
 80028e4:	89a3      	ldrh	r3, [r4, #12]
 80028e6:	1c42      	adds	r2, r0, #1
 80028e8:	d103      	bne.n	80028f2 <__sseek+0x1a>
 80028ea:	4a05      	ldr	r2, [pc, #20]	@ (8002900 <__sseek+0x28>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	81a3      	strh	r3, [r4, #12]
 80028f0:	bd70      	pop	{r4, r5, r6, pc}
 80028f2:	2280      	movs	r2, #128	@ 0x80
 80028f4:	0152      	lsls	r2, r2, #5
 80028f6:	4313      	orrs	r3, r2
 80028f8:	81a3      	strh	r3, [r4, #12]
 80028fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80028fc:	e7f8      	b.n	80028f0 <__sseek+0x18>
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	ffffefff 	.word	0xffffefff

08002904 <__sclose>:
 8002904:	b510      	push	{r4, lr}
 8002906:	230e      	movs	r3, #14
 8002908:	5ec9      	ldrsh	r1, [r1, r3]
 800290a:	f000 f8a9 	bl	8002a60 <_close_r>
 800290e:	bd10      	pop	{r4, pc}

08002910 <__swbuf_r>:
 8002910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002912:	0006      	movs	r6, r0
 8002914:	000d      	movs	r5, r1
 8002916:	0014      	movs	r4, r2
 8002918:	2800      	cmp	r0, #0
 800291a:	d004      	beq.n	8002926 <__swbuf_r+0x16>
 800291c:	6a03      	ldr	r3, [r0, #32]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <__swbuf_r+0x16>
 8002922:	f7ff ff15 	bl	8002750 <__sinit>
 8002926:	69a3      	ldr	r3, [r4, #24]
 8002928:	60a3      	str	r3, [r4, #8]
 800292a:	89a3      	ldrh	r3, [r4, #12]
 800292c:	071b      	lsls	r3, r3, #28
 800292e:	d502      	bpl.n	8002936 <__swbuf_r+0x26>
 8002930:	6923      	ldr	r3, [r4, #16]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <__swbuf_r+0x3a>
 8002936:	0021      	movs	r1, r4
 8002938:	0030      	movs	r0, r6
 800293a:	f000 f82b 	bl	8002994 <__swsetup_r>
 800293e:	2800      	cmp	r0, #0
 8002940:	d003      	beq.n	800294a <__swbuf_r+0x3a>
 8002942:	2501      	movs	r5, #1
 8002944:	426d      	negs	r5, r5
 8002946:	0028      	movs	r0, r5
 8002948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800294a:	6923      	ldr	r3, [r4, #16]
 800294c:	6820      	ldr	r0, [r4, #0]
 800294e:	b2ef      	uxtb	r7, r5
 8002950:	1ac0      	subs	r0, r0, r3
 8002952:	6963      	ldr	r3, [r4, #20]
 8002954:	b2ed      	uxtb	r5, r5
 8002956:	4283      	cmp	r3, r0
 8002958:	dc05      	bgt.n	8002966 <__swbuf_r+0x56>
 800295a:	0021      	movs	r1, r4
 800295c:	0030      	movs	r0, r6
 800295e:	f000 fa7d 	bl	8002e5c <_fflush_r>
 8002962:	2800      	cmp	r0, #0
 8002964:	d1ed      	bne.n	8002942 <__swbuf_r+0x32>
 8002966:	68a3      	ldr	r3, [r4, #8]
 8002968:	3001      	adds	r0, #1
 800296a:	3b01      	subs	r3, #1
 800296c:	60a3      	str	r3, [r4, #8]
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	1c5a      	adds	r2, r3, #1
 8002972:	6022      	str	r2, [r4, #0]
 8002974:	701f      	strb	r7, [r3, #0]
 8002976:	6963      	ldr	r3, [r4, #20]
 8002978:	4283      	cmp	r3, r0
 800297a:	d004      	beq.n	8002986 <__swbuf_r+0x76>
 800297c:	89a3      	ldrh	r3, [r4, #12]
 800297e:	07db      	lsls	r3, r3, #31
 8002980:	d5e1      	bpl.n	8002946 <__swbuf_r+0x36>
 8002982:	2d0a      	cmp	r5, #10
 8002984:	d1df      	bne.n	8002946 <__swbuf_r+0x36>
 8002986:	0021      	movs	r1, r4
 8002988:	0030      	movs	r0, r6
 800298a:	f000 fa67 	bl	8002e5c <_fflush_r>
 800298e:	2800      	cmp	r0, #0
 8002990:	d0d9      	beq.n	8002946 <__swbuf_r+0x36>
 8002992:	e7d6      	b.n	8002942 <__swbuf_r+0x32>

08002994 <__swsetup_r>:
 8002994:	4b2d      	ldr	r3, [pc, #180]	@ (8002a4c <__swsetup_r+0xb8>)
 8002996:	b570      	push	{r4, r5, r6, lr}
 8002998:	0005      	movs	r5, r0
 800299a:	6818      	ldr	r0, [r3, #0]
 800299c:	000c      	movs	r4, r1
 800299e:	2800      	cmp	r0, #0
 80029a0:	d004      	beq.n	80029ac <__swsetup_r+0x18>
 80029a2:	6a03      	ldr	r3, [r0, #32]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <__swsetup_r+0x18>
 80029a8:	f7ff fed2 	bl	8002750 <__sinit>
 80029ac:	230c      	movs	r3, #12
 80029ae:	5ee2      	ldrsh	r2, [r4, r3]
 80029b0:	0713      	lsls	r3, r2, #28
 80029b2:	d423      	bmi.n	80029fc <__swsetup_r+0x68>
 80029b4:	06d3      	lsls	r3, r2, #27
 80029b6:	d407      	bmi.n	80029c8 <__swsetup_r+0x34>
 80029b8:	2309      	movs	r3, #9
 80029ba:	602b      	str	r3, [r5, #0]
 80029bc:	2340      	movs	r3, #64	@ 0x40
 80029be:	2001      	movs	r0, #1
 80029c0:	4313      	orrs	r3, r2
 80029c2:	81a3      	strh	r3, [r4, #12]
 80029c4:	4240      	negs	r0, r0
 80029c6:	e03a      	b.n	8002a3e <__swsetup_r+0xaa>
 80029c8:	0752      	lsls	r2, r2, #29
 80029ca:	d513      	bpl.n	80029f4 <__swsetup_r+0x60>
 80029cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80029ce:	2900      	cmp	r1, #0
 80029d0:	d008      	beq.n	80029e4 <__swsetup_r+0x50>
 80029d2:	0023      	movs	r3, r4
 80029d4:	3344      	adds	r3, #68	@ 0x44
 80029d6:	4299      	cmp	r1, r3
 80029d8:	d002      	beq.n	80029e0 <__swsetup_r+0x4c>
 80029da:	0028      	movs	r0, r5
 80029dc:	f000 f8bc 	bl	8002b58 <_free_r>
 80029e0:	2300      	movs	r3, #0
 80029e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80029e4:	2224      	movs	r2, #36	@ 0x24
 80029e6:	89a3      	ldrh	r3, [r4, #12]
 80029e8:	4393      	bics	r3, r2
 80029ea:	81a3      	strh	r3, [r4, #12]
 80029ec:	2300      	movs	r3, #0
 80029ee:	6063      	str	r3, [r4, #4]
 80029f0:	6923      	ldr	r3, [r4, #16]
 80029f2:	6023      	str	r3, [r4, #0]
 80029f4:	2308      	movs	r3, #8
 80029f6:	89a2      	ldrh	r2, [r4, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	81a3      	strh	r3, [r4, #12]
 80029fc:	6923      	ldr	r3, [r4, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10b      	bne.n	8002a1a <__swsetup_r+0x86>
 8002a02:	21a0      	movs	r1, #160	@ 0xa0
 8002a04:	2280      	movs	r2, #128	@ 0x80
 8002a06:	89a3      	ldrh	r3, [r4, #12]
 8002a08:	0089      	lsls	r1, r1, #2
 8002a0a:	0092      	lsls	r2, r2, #2
 8002a0c:	400b      	ands	r3, r1
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d003      	beq.n	8002a1a <__swsetup_r+0x86>
 8002a12:	0021      	movs	r1, r4
 8002a14:	0028      	movs	r0, r5
 8002a16:	f000 fa77 	bl	8002f08 <__smakebuf_r>
 8002a1a:	230c      	movs	r3, #12
 8002a1c:	5ee2      	ldrsh	r2, [r4, r3]
 8002a1e:	2101      	movs	r1, #1
 8002a20:	0013      	movs	r3, r2
 8002a22:	400b      	ands	r3, r1
 8002a24:	420a      	tst	r2, r1
 8002a26:	d00b      	beq.n	8002a40 <__swsetup_r+0xac>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60a3      	str	r3, [r4, #8]
 8002a2c:	6963      	ldr	r3, [r4, #20]
 8002a2e:	425b      	negs	r3, r3
 8002a30:	61a3      	str	r3, [r4, #24]
 8002a32:	2000      	movs	r0, #0
 8002a34:	6923      	ldr	r3, [r4, #16]
 8002a36:	4283      	cmp	r3, r0
 8002a38:	d101      	bne.n	8002a3e <__swsetup_r+0xaa>
 8002a3a:	0613      	lsls	r3, r2, #24
 8002a3c:	d4be      	bmi.n	80029bc <__swsetup_r+0x28>
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	0791      	lsls	r1, r2, #30
 8002a42:	d400      	bmi.n	8002a46 <__swsetup_r+0xb2>
 8002a44:	6963      	ldr	r3, [r4, #20]
 8002a46:	60a3      	str	r3, [r4, #8]
 8002a48:	e7f3      	b.n	8002a32 <__swsetup_r+0x9e>
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	20000018 	.word	0x20000018

08002a50 <memset>:
 8002a50:	0003      	movs	r3, r0
 8002a52:	1882      	adds	r2, r0, r2
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d100      	bne.n	8002a5a <memset+0xa>
 8002a58:	4770      	bx	lr
 8002a5a:	7019      	strb	r1, [r3, #0]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	e7f9      	b.n	8002a54 <memset+0x4>

08002a60 <_close_r>:
 8002a60:	2300      	movs	r3, #0
 8002a62:	b570      	push	{r4, r5, r6, lr}
 8002a64:	4d06      	ldr	r5, [pc, #24]	@ (8002a80 <_close_r+0x20>)
 8002a66:	0004      	movs	r4, r0
 8002a68:	0008      	movs	r0, r1
 8002a6a:	602b      	str	r3, [r5, #0]
 8002a6c:	f7fd fecc 	bl	8000808 <_close>
 8002a70:	1c43      	adds	r3, r0, #1
 8002a72:	d103      	bne.n	8002a7c <_close_r+0x1c>
 8002a74:	682b      	ldr	r3, [r5, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d000      	beq.n	8002a7c <_close_r+0x1c>
 8002a7a:	6023      	str	r3, [r4, #0]
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	20000250 	.word	0x20000250

08002a84 <_lseek_r>:
 8002a84:	b570      	push	{r4, r5, r6, lr}
 8002a86:	0004      	movs	r4, r0
 8002a88:	0008      	movs	r0, r1
 8002a8a:	0011      	movs	r1, r2
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	2300      	movs	r3, #0
 8002a90:	4d05      	ldr	r5, [pc, #20]	@ (8002aa8 <_lseek_r+0x24>)
 8002a92:	602b      	str	r3, [r5, #0]
 8002a94:	f7fd fed9 	bl	800084a <_lseek>
 8002a98:	1c43      	adds	r3, r0, #1
 8002a9a:	d103      	bne.n	8002aa4 <_lseek_r+0x20>
 8002a9c:	682b      	ldr	r3, [r5, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d000      	beq.n	8002aa4 <_lseek_r+0x20>
 8002aa2:	6023      	str	r3, [r4, #0]
 8002aa4:	bd70      	pop	{r4, r5, r6, pc}
 8002aa6:	46c0      	nop			@ (mov r8, r8)
 8002aa8:	20000250 	.word	0x20000250

08002aac <_read_r>:
 8002aac:	b570      	push	{r4, r5, r6, lr}
 8002aae:	0004      	movs	r4, r0
 8002ab0:	0008      	movs	r0, r1
 8002ab2:	0011      	movs	r1, r2
 8002ab4:	001a      	movs	r2, r3
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	4d05      	ldr	r5, [pc, #20]	@ (8002ad0 <_read_r+0x24>)
 8002aba:	602b      	str	r3, [r5, #0]
 8002abc:	f7fd fe6b 	bl	8000796 <_read>
 8002ac0:	1c43      	adds	r3, r0, #1
 8002ac2:	d103      	bne.n	8002acc <_read_r+0x20>
 8002ac4:	682b      	ldr	r3, [r5, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d000      	beq.n	8002acc <_read_r+0x20>
 8002aca:	6023      	str	r3, [r4, #0]
 8002acc:	bd70      	pop	{r4, r5, r6, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	20000250 	.word	0x20000250

08002ad4 <_write_r>:
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	0004      	movs	r4, r0
 8002ad8:	0008      	movs	r0, r1
 8002ada:	0011      	movs	r1, r2
 8002adc:	001a      	movs	r2, r3
 8002ade:	2300      	movs	r3, #0
 8002ae0:	4d05      	ldr	r5, [pc, #20]	@ (8002af8 <_write_r+0x24>)
 8002ae2:	602b      	str	r3, [r5, #0]
 8002ae4:	f7fd fe74 	bl	80007d0 <_write>
 8002ae8:	1c43      	adds	r3, r0, #1
 8002aea:	d103      	bne.n	8002af4 <_write_r+0x20>
 8002aec:	682b      	ldr	r3, [r5, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d000      	beq.n	8002af4 <_write_r+0x20>
 8002af2:	6023      	str	r3, [r4, #0]
 8002af4:	bd70      	pop	{r4, r5, r6, pc}
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	20000250 	.word	0x20000250

08002afc <__errno>:
 8002afc:	4b01      	ldr	r3, [pc, #4]	@ (8002b04 <__errno+0x8>)
 8002afe:	6818      	ldr	r0, [r3, #0]
 8002b00:	4770      	bx	lr
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	20000018 	.word	0x20000018

08002b08 <__libc_init_array>:
 8002b08:	b570      	push	{r4, r5, r6, lr}
 8002b0a:	2600      	movs	r6, #0
 8002b0c:	4c0c      	ldr	r4, [pc, #48]	@ (8002b40 <__libc_init_array+0x38>)
 8002b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8002b44 <__libc_init_array+0x3c>)
 8002b10:	1b64      	subs	r4, r4, r5
 8002b12:	10a4      	asrs	r4, r4, #2
 8002b14:	42a6      	cmp	r6, r4
 8002b16:	d109      	bne.n	8002b2c <__libc_init_array+0x24>
 8002b18:	2600      	movs	r6, #0
 8002b1a:	f000 fa6d 	bl	8002ff8 <_init>
 8002b1e:	4c0a      	ldr	r4, [pc, #40]	@ (8002b48 <__libc_init_array+0x40>)
 8002b20:	4d0a      	ldr	r5, [pc, #40]	@ (8002b4c <__libc_init_array+0x44>)
 8002b22:	1b64      	subs	r4, r4, r5
 8002b24:	10a4      	asrs	r4, r4, #2
 8002b26:	42a6      	cmp	r6, r4
 8002b28:	d105      	bne.n	8002b36 <__libc_init_array+0x2e>
 8002b2a:	bd70      	pop	{r4, r5, r6, pc}
 8002b2c:	00b3      	lsls	r3, r6, #2
 8002b2e:	58eb      	ldr	r3, [r5, r3]
 8002b30:	4798      	blx	r3
 8002b32:	3601      	adds	r6, #1
 8002b34:	e7ee      	b.n	8002b14 <__libc_init_array+0xc>
 8002b36:	00b3      	lsls	r3, r6, #2
 8002b38:	58eb      	ldr	r3, [r5, r3]
 8002b3a:	4798      	blx	r3
 8002b3c:	3601      	adds	r6, #1
 8002b3e:	e7f2      	b.n	8002b26 <__libc_init_array+0x1e>
 8002b40:	080030a0 	.word	0x080030a0
 8002b44:	080030a0 	.word	0x080030a0
 8002b48:	080030a4 	.word	0x080030a4
 8002b4c:	080030a0 	.word	0x080030a0

08002b50 <__retarget_lock_init_recursive>:
 8002b50:	4770      	bx	lr

08002b52 <__retarget_lock_acquire_recursive>:
 8002b52:	4770      	bx	lr

08002b54 <__retarget_lock_release_recursive>:
 8002b54:	4770      	bx	lr
	...

08002b58 <_free_r>:
 8002b58:	b570      	push	{r4, r5, r6, lr}
 8002b5a:	0005      	movs	r5, r0
 8002b5c:	1e0c      	subs	r4, r1, #0
 8002b5e:	d010      	beq.n	8002b82 <_free_r+0x2a>
 8002b60:	3c04      	subs	r4, #4
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	da00      	bge.n	8002b6a <_free_r+0x12>
 8002b68:	18e4      	adds	r4, r4, r3
 8002b6a:	0028      	movs	r0, r5
 8002b6c:	f000 f8e0 	bl	8002d30 <__malloc_lock>
 8002b70:	4a1d      	ldr	r2, [pc, #116]	@ (8002be8 <_free_r+0x90>)
 8002b72:	6813      	ldr	r3, [r2, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d105      	bne.n	8002b84 <_free_r+0x2c>
 8002b78:	6063      	str	r3, [r4, #4]
 8002b7a:	6014      	str	r4, [r2, #0]
 8002b7c:	0028      	movs	r0, r5
 8002b7e:	f000 f8df 	bl	8002d40 <__malloc_unlock>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	42a3      	cmp	r3, r4
 8002b86:	d908      	bls.n	8002b9a <_free_r+0x42>
 8002b88:	6820      	ldr	r0, [r4, #0]
 8002b8a:	1821      	adds	r1, r4, r0
 8002b8c:	428b      	cmp	r3, r1
 8002b8e:	d1f3      	bne.n	8002b78 <_free_r+0x20>
 8002b90:	6819      	ldr	r1, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	1809      	adds	r1, r1, r0
 8002b96:	6021      	str	r1, [r4, #0]
 8002b98:	e7ee      	b.n	8002b78 <_free_r+0x20>
 8002b9a:	001a      	movs	r2, r3
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <_free_r+0x4e>
 8002ba2:	42a3      	cmp	r3, r4
 8002ba4:	d9f9      	bls.n	8002b9a <_free_r+0x42>
 8002ba6:	6811      	ldr	r1, [r2, #0]
 8002ba8:	1850      	adds	r0, r2, r1
 8002baa:	42a0      	cmp	r0, r4
 8002bac:	d10b      	bne.n	8002bc6 <_free_r+0x6e>
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	1809      	adds	r1, r1, r0
 8002bb2:	1850      	adds	r0, r2, r1
 8002bb4:	6011      	str	r1, [r2, #0]
 8002bb6:	4283      	cmp	r3, r0
 8002bb8:	d1e0      	bne.n	8002b7c <_free_r+0x24>
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	1841      	adds	r1, r0, r1
 8002bc0:	6011      	str	r1, [r2, #0]
 8002bc2:	6053      	str	r3, [r2, #4]
 8002bc4:	e7da      	b.n	8002b7c <_free_r+0x24>
 8002bc6:	42a0      	cmp	r0, r4
 8002bc8:	d902      	bls.n	8002bd0 <_free_r+0x78>
 8002bca:	230c      	movs	r3, #12
 8002bcc:	602b      	str	r3, [r5, #0]
 8002bce:	e7d5      	b.n	8002b7c <_free_r+0x24>
 8002bd0:	6820      	ldr	r0, [r4, #0]
 8002bd2:	1821      	adds	r1, r4, r0
 8002bd4:	428b      	cmp	r3, r1
 8002bd6:	d103      	bne.n	8002be0 <_free_r+0x88>
 8002bd8:	6819      	ldr	r1, [r3, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	1809      	adds	r1, r1, r0
 8002bde:	6021      	str	r1, [r4, #0]
 8002be0:	6063      	str	r3, [r4, #4]
 8002be2:	6054      	str	r4, [r2, #4]
 8002be4:	e7ca      	b.n	8002b7c <_free_r+0x24>
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	2000025c 	.word	0x2000025c

08002bec <sbrk_aligned>:
 8002bec:	b570      	push	{r4, r5, r6, lr}
 8002bee:	4e0f      	ldr	r6, [pc, #60]	@ (8002c2c <sbrk_aligned+0x40>)
 8002bf0:	000d      	movs	r5, r1
 8002bf2:	6831      	ldr	r1, [r6, #0]
 8002bf4:	0004      	movs	r4, r0
 8002bf6:	2900      	cmp	r1, #0
 8002bf8:	d102      	bne.n	8002c00 <sbrk_aligned+0x14>
 8002bfa:	f000 f9eb 	bl	8002fd4 <_sbrk_r>
 8002bfe:	6030      	str	r0, [r6, #0]
 8002c00:	0029      	movs	r1, r5
 8002c02:	0020      	movs	r0, r4
 8002c04:	f000 f9e6 	bl	8002fd4 <_sbrk_r>
 8002c08:	1c43      	adds	r3, r0, #1
 8002c0a:	d103      	bne.n	8002c14 <sbrk_aligned+0x28>
 8002c0c:	2501      	movs	r5, #1
 8002c0e:	426d      	negs	r5, r5
 8002c10:	0028      	movs	r0, r5
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
 8002c14:	2303      	movs	r3, #3
 8002c16:	1cc5      	adds	r5, r0, #3
 8002c18:	439d      	bics	r5, r3
 8002c1a:	42a8      	cmp	r0, r5
 8002c1c:	d0f8      	beq.n	8002c10 <sbrk_aligned+0x24>
 8002c1e:	1a29      	subs	r1, r5, r0
 8002c20:	0020      	movs	r0, r4
 8002c22:	f000 f9d7 	bl	8002fd4 <_sbrk_r>
 8002c26:	3001      	adds	r0, #1
 8002c28:	d1f2      	bne.n	8002c10 <sbrk_aligned+0x24>
 8002c2a:	e7ef      	b.n	8002c0c <sbrk_aligned+0x20>
 8002c2c:	20000258 	.word	0x20000258

08002c30 <_malloc_r>:
 8002c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c32:	2203      	movs	r2, #3
 8002c34:	1ccb      	adds	r3, r1, #3
 8002c36:	4393      	bics	r3, r2
 8002c38:	3308      	adds	r3, #8
 8002c3a:	0005      	movs	r5, r0
 8002c3c:	001f      	movs	r7, r3
 8002c3e:	2b0c      	cmp	r3, #12
 8002c40:	d234      	bcs.n	8002cac <_malloc_r+0x7c>
 8002c42:	270c      	movs	r7, #12
 8002c44:	42b9      	cmp	r1, r7
 8002c46:	d833      	bhi.n	8002cb0 <_malloc_r+0x80>
 8002c48:	0028      	movs	r0, r5
 8002c4a:	f000 f871 	bl	8002d30 <__malloc_lock>
 8002c4e:	4e37      	ldr	r6, [pc, #220]	@ (8002d2c <_malloc_r+0xfc>)
 8002c50:	6833      	ldr	r3, [r6, #0]
 8002c52:	001c      	movs	r4, r3
 8002c54:	2c00      	cmp	r4, #0
 8002c56:	d12f      	bne.n	8002cb8 <_malloc_r+0x88>
 8002c58:	0039      	movs	r1, r7
 8002c5a:	0028      	movs	r0, r5
 8002c5c:	f7ff ffc6 	bl	8002bec <sbrk_aligned>
 8002c60:	0004      	movs	r4, r0
 8002c62:	1c43      	adds	r3, r0, #1
 8002c64:	d15f      	bne.n	8002d26 <_malloc_r+0xf6>
 8002c66:	6834      	ldr	r4, [r6, #0]
 8002c68:	9400      	str	r4, [sp, #0]
 8002c6a:	9b00      	ldr	r3, [sp, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d14a      	bne.n	8002d06 <_malloc_r+0xd6>
 8002c70:	2c00      	cmp	r4, #0
 8002c72:	d052      	beq.n	8002d1a <_malloc_r+0xea>
 8002c74:	6823      	ldr	r3, [r4, #0]
 8002c76:	0028      	movs	r0, r5
 8002c78:	18e3      	adds	r3, r4, r3
 8002c7a:	9900      	ldr	r1, [sp, #0]
 8002c7c:	9301      	str	r3, [sp, #4]
 8002c7e:	f000 f9a9 	bl	8002fd4 <_sbrk_r>
 8002c82:	9b01      	ldr	r3, [sp, #4]
 8002c84:	4283      	cmp	r3, r0
 8002c86:	d148      	bne.n	8002d1a <_malloc_r+0xea>
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	0028      	movs	r0, r5
 8002c8c:	1aff      	subs	r7, r7, r3
 8002c8e:	0039      	movs	r1, r7
 8002c90:	f7ff ffac 	bl	8002bec <sbrk_aligned>
 8002c94:	3001      	adds	r0, #1
 8002c96:	d040      	beq.n	8002d1a <_malloc_r+0xea>
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	19db      	adds	r3, r3, r7
 8002c9c:	6023      	str	r3, [r4, #0]
 8002c9e:	6833      	ldr	r3, [r6, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	2a00      	cmp	r2, #0
 8002ca4:	d133      	bne.n	8002d0e <_malloc_r+0xde>
 8002ca6:	9b00      	ldr	r3, [sp, #0]
 8002ca8:	6033      	str	r3, [r6, #0]
 8002caa:	e019      	b.n	8002ce0 <_malloc_r+0xb0>
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	dac9      	bge.n	8002c44 <_malloc_r+0x14>
 8002cb0:	230c      	movs	r3, #12
 8002cb2:	602b      	str	r3, [r5, #0]
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002cb8:	6821      	ldr	r1, [r4, #0]
 8002cba:	1bc9      	subs	r1, r1, r7
 8002cbc:	d420      	bmi.n	8002d00 <_malloc_r+0xd0>
 8002cbe:	290b      	cmp	r1, #11
 8002cc0:	d90a      	bls.n	8002cd8 <_malloc_r+0xa8>
 8002cc2:	19e2      	adds	r2, r4, r7
 8002cc4:	6027      	str	r7, [r4, #0]
 8002cc6:	42a3      	cmp	r3, r4
 8002cc8:	d104      	bne.n	8002cd4 <_malloc_r+0xa4>
 8002cca:	6032      	str	r2, [r6, #0]
 8002ccc:	6863      	ldr	r3, [r4, #4]
 8002cce:	6011      	str	r1, [r2, #0]
 8002cd0:	6053      	str	r3, [r2, #4]
 8002cd2:	e005      	b.n	8002ce0 <_malloc_r+0xb0>
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	e7f9      	b.n	8002ccc <_malloc_r+0x9c>
 8002cd8:	6862      	ldr	r2, [r4, #4]
 8002cda:	42a3      	cmp	r3, r4
 8002cdc:	d10e      	bne.n	8002cfc <_malloc_r+0xcc>
 8002cde:	6032      	str	r2, [r6, #0]
 8002ce0:	0028      	movs	r0, r5
 8002ce2:	f000 f82d 	bl	8002d40 <__malloc_unlock>
 8002ce6:	0020      	movs	r0, r4
 8002ce8:	2207      	movs	r2, #7
 8002cea:	300b      	adds	r0, #11
 8002cec:	1d23      	adds	r3, r4, #4
 8002cee:	4390      	bics	r0, r2
 8002cf0:	1ac2      	subs	r2, r0, r3
 8002cf2:	4298      	cmp	r0, r3
 8002cf4:	d0df      	beq.n	8002cb6 <_malloc_r+0x86>
 8002cf6:	1a1b      	subs	r3, r3, r0
 8002cf8:	50a3      	str	r3, [r4, r2]
 8002cfa:	e7dc      	b.n	8002cb6 <_malloc_r+0x86>
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	e7ef      	b.n	8002ce0 <_malloc_r+0xb0>
 8002d00:	0023      	movs	r3, r4
 8002d02:	6864      	ldr	r4, [r4, #4]
 8002d04:	e7a6      	b.n	8002c54 <_malloc_r+0x24>
 8002d06:	9c00      	ldr	r4, [sp, #0]
 8002d08:	6863      	ldr	r3, [r4, #4]
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	e7ad      	b.n	8002c6a <_malloc_r+0x3a>
 8002d0e:	001a      	movs	r2, r3
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	42a3      	cmp	r3, r4
 8002d14:	d1fb      	bne.n	8002d0e <_malloc_r+0xde>
 8002d16:	2300      	movs	r3, #0
 8002d18:	e7da      	b.n	8002cd0 <_malloc_r+0xa0>
 8002d1a:	230c      	movs	r3, #12
 8002d1c:	0028      	movs	r0, r5
 8002d1e:	602b      	str	r3, [r5, #0]
 8002d20:	f000 f80e 	bl	8002d40 <__malloc_unlock>
 8002d24:	e7c6      	b.n	8002cb4 <_malloc_r+0x84>
 8002d26:	6007      	str	r7, [r0, #0]
 8002d28:	e7da      	b.n	8002ce0 <_malloc_r+0xb0>
 8002d2a:	46c0      	nop			@ (mov r8, r8)
 8002d2c:	2000025c 	.word	0x2000025c

08002d30 <__malloc_lock>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	4802      	ldr	r0, [pc, #8]	@ (8002d3c <__malloc_lock+0xc>)
 8002d34:	f7ff ff0d 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	46c0      	nop			@ (mov r8, r8)
 8002d3c:	20000254 	.word	0x20000254

08002d40 <__malloc_unlock>:
 8002d40:	b510      	push	{r4, lr}
 8002d42:	4802      	ldr	r0, [pc, #8]	@ (8002d4c <__malloc_unlock+0xc>)
 8002d44:	f7ff ff06 	bl	8002b54 <__retarget_lock_release_recursive>
 8002d48:	bd10      	pop	{r4, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	20000254 	.word	0x20000254

08002d50 <__sflush_r>:
 8002d50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d52:	220c      	movs	r2, #12
 8002d54:	5e8b      	ldrsh	r3, [r1, r2]
 8002d56:	0005      	movs	r5, r0
 8002d58:	000c      	movs	r4, r1
 8002d5a:	071a      	lsls	r2, r3, #28
 8002d5c:	d456      	bmi.n	8002e0c <__sflush_r+0xbc>
 8002d5e:	684a      	ldr	r2, [r1, #4]
 8002d60:	2a00      	cmp	r2, #0
 8002d62:	dc02      	bgt.n	8002d6a <__sflush_r+0x1a>
 8002d64:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8002d66:	2a00      	cmp	r2, #0
 8002d68:	dd4e      	ble.n	8002e08 <__sflush_r+0xb8>
 8002d6a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8002d6c:	2f00      	cmp	r7, #0
 8002d6e:	d04b      	beq.n	8002e08 <__sflush_r+0xb8>
 8002d70:	2200      	movs	r2, #0
 8002d72:	2080      	movs	r0, #128	@ 0x80
 8002d74:	682e      	ldr	r6, [r5, #0]
 8002d76:	602a      	str	r2, [r5, #0]
 8002d78:	001a      	movs	r2, r3
 8002d7a:	0140      	lsls	r0, r0, #5
 8002d7c:	6a21      	ldr	r1, [r4, #32]
 8002d7e:	4002      	ands	r2, r0
 8002d80:	4203      	tst	r3, r0
 8002d82:	d033      	beq.n	8002dec <__sflush_r+0x9c>
 8002d84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d86:	89a3      	ldrh	r3, [r4, #12]
 8002d88:	075b      	lsls	r3, r3, #29
 8002d8a:	d506      	bpl.n	8002d9a <__sflush_r+0x4a>
 8002d8c:	6863      	ldr	r3, [r4, #4]
 8002d8e:	1ad2      	subs	r2, r2, r3
 8002d90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <__sflush_r+0x4a>
 8002d96:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d98:	1ad2      	subs	r2, r2, r3
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	0028      	movs	r0, r5
 8002d9e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8002da0:	6a21      	ldr	r1, [r4, #32]
 8002da2:	47b8      	blx	r7
 8002da4:	89a2      	ldrh	r2, [r4, #12]
 8002da6:	1c43      	adds	r3, r0, #1
 8002da8:	d106      	bne.n	8002db8 <__sflush_r+0x68>
 8002daa:	6829      	ldr	r1, [r5, #0]
 8002dac:	291d      	cmp	r1, #29
 8002dae:	d846      	bhi.n	8002e3e <__sflush_r+0xee>
 8002db0:	4b29      	ldr	r3, [pc, #164]	@ (8002e58 <__sflush_r+0x108>)
 8002db2:	410b      	asrs	r3, r1
 8002db4:	07db      	lsls	r3, r3, #31
 8002db6:	d442      	bmi.n	8002e3e <__sflush_r+0xee>
 8002db8:	2300      	movs	r3, #0
 8002dba:	6063      	str	r3, [r4, #4]
 8002dbc:	6923      	ldr	r3, [r4, #16]
 8002dbe:	6023      	str	r3, [r4, #0]
 8002dc0:	04d2      	lsls	r2, r2, #19
 8002dc2:	d505      	bpl.n	8002dd0 <__sflush_r+0x80>
 8002dc4:	1c43      	adds	r3, r0, #1
 8002dc6:	d102      	bne.n	8002dce <__sflush_r+0x7e>
 8002dc8:	682b      	ldr	r3, [r5, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d100      	bne.n	8002dd0 <__sflush_r+0x80>
 8002dce:	6560      	str	r0, [r4, #84]	@ 0x54
 8002dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002dd2:	602e      	str	r6, [r5, #0]
 8002dd4:	2900      	cmp	r1, #0
 8002dd6:	d017      	beq.n	8002e08 <__sflush_r+0xb8>
 8002dd8:	0023      	movs	r3, r4
 8002dda:	3344      	adds	r3, #68	@ 0x44
 8002ddc:	4299      	cmp	r1, r3
 8002dde:	d002      	beq.n	8002de6 <__sflush_r+0x96>
 8002de0:	0028      	movs	r0, r5
 8002de2:	f7ff feb9 	bl	8002b58 <_free_r>
 8002de6:	2300      	movs	r3, #0
 8002de8:	6363      	str	r3, [r4, #52]	@ 0x34
 8002dea:	e00d      	b.n	8002e08 <__sflush_r+0xb8>
 8002dec:	2301      	movs	r3, #1
 8002dee:	0028      	movs	r0, r5
 8002df0:	47b8      	blx	r7
 8002df2:	0002      	movs	r2, r0
 8002df4:	1c43      	adds	r3, r0, #1
 8002df6:	d1c6      	bne.n	8002d86 <__sflush_r+0x36>
 8002df8:	682b      	ldr	r3, [r5, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0c3      	beq.n	8002d86 <__sflush_r+0x36>
 8002dfe:	2b1d      	cmp	r3, #29
 8002e00:	d001      	beq.n	8002e06 <__sflush_r+0xb6>
 8002e02:	2b16      	cmp	r3, #22
 8002e04:	d11a      	bne.n	8002e3c <__sflush_r+0xec>
 8002e06:	602e      	str	r6, [r5, #0]
 8002e08:	2000      	movs	r0, #0
 8002e0a:	e01e      	b.n	8002e4a <__sflush_r+0xfa>
 8002e0c:	690e      	ldr	r6, [r1, #16]
 8002e0e:	2e00      	cmp	r6, #0
 8002e10:	d0fa      	beq.n	8002e08 <__sflush_r+0xb8>
 8002e12:	680f      	ldr	r7, [r1, #0]
 8002e14:	600e      	str	r6, [r1, #0]
 8002e16:	1bba      	subs	r2, r7, r6
 8002e18:	9201      	str	r2, [sp, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	079b      	lsls	r3, r3, #30
 8002e1e:	d100      	bne.n	8002e22 <__sflush_r+0xd2>
 8002e20:	694a      	ldr	r2, [r1, #20]
 8002e22:	60a2      	str	r2, [r4, #8]
 8002e24:	9b01      	ldr	r3, [sp, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	ddee      	ble.n	8002e08 <__sflush_r+0xb8>
 8002e2a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e2c:	0032      	movs	r2, r6
 8002e2e:	001f      	movs	r7, r3
 8002e30:	0028      	movs	r0, r5
 8002e32:	9b01      	ldr	r3, [sp, #4]
 8002e34:	6a21      	ldr	r1, [r4, #32]
 8002e36:	47b8      	blx	r7
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	dc07      	bgt.n	8002e4c <__sflush_r+0xfc>
 8002e3c:	89a2      	ldrh	r2, [r4, #12]
 8002e3e:	2340      	movs	r3, #64	@ 0x40
 8002e40:	2001      	movs	r0, #1
 8002e42:	4313      	orrs	r3, r2
 8002e44:	b21b      	sxth	r3, r3
 8002e46:	81a3      	strh	r3, [r4, #12]
 8002e48:	4240      	negs	r0, r0
 8002e4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e4c:	9b01      	ldr	r3, [sp, #4]
 8002e4e:	1836      	adds	r6, r6, r0
 8002e50:	1a1b      	subs	r3, r3, r0
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	e7e6      	b.n	8002e24 <__sflush_r+0xd4>
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	dfbffffe 	.word	0xdfbffffe

08002e5c <_fflush_r>:
 8002e5c:	690b      	ldr	r3, [r1, #16]
 8002e5e:	b570      	push	{r4, r5, r6, lr}
 8002e60:	0005      	movs	r5, r0
 8002e62:	000c      	movs	r4, r1
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d102      	bne.n	8002e6e <_fflush_r+0x12>
 8002e68:	2500      	movs	r5, #0
 8002e6a:	0028      	movs	r0, r5
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}
 8002e6e:	2800      	cmp	r0, #0
 8002e70:	d004      	beq.n	8002e7c <_fflush_r+0x20>
 8002e72:	6a03      	ldr	r3, [r0, #32]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <_fflush_r+0x20>
 8002e78:	f7ff fc6a 	bl	8002750 <__sinit>
 8002e7c:	220c      	movs	r2, #12
 8002e7e:	5ea3      	ldrsh	r3, [r4, r2]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d0f1      	beq.n	8002e68 <_fflush_r+0xc>
 8002e84:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002e86:	07d2      	lsls	r2, r2, #31
 8002e88:	d404      	bmi.n	8002e94 <_fflush_r+0x38>
 8002e8a:	059b      	lsls	r3, r3, #22
 8002e8c:	d402      	bmi.n	8002e94 <_fflush_r+0x38>
 8002e8e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e90:	f7ff fe5f 	bl	8002b52 <__retarget_lock_acquire_recursive>
 8002e94:	0028      	movs	r0, r5
 8002e96:	0021      	movs	r1, r4
 8002e98:	f7ff ff5a 	bl	8002d50 <__sflush_r>
 8002e9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e9e:	0005      	movs	r5, r0
 8002ea0:	07db      	lsls	r3, r3, #31
 8002ea2:	d4e2      	bmi.n	8002e6a <_fflush_r+0xe>
 8002ea4:	89a3      	ldrh	r3, [r4, #12]
 8002ea6:	059b      	lsls	r3, r3, #22
 8002ea8:	d4df      	bmi.n	8002e6a <_fflush_r+0xe>
 8002eaa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002eac:	f7ff fe52 	bl	8002b54 <__retarget_lock_release_recursive>
 8002eb0:	e7db      	b.n	8002e6a <_fflush_r+0xe>
	...

08002eb4 <__swhatbuf_r>:
 8002eb4:	b570      	push	{r4, r5, r6, lr}
 8002eb6:	000e      	movs	r6, r1
 8002eb8:	001d      	movs	r5, r3
 8002eba:	230e      	movs	r3, #14
 8002ebc:	5ec9      	ldrsh	r1, [r1, r3]
 8002ebe:	0014      	movs	r4, r2
 8002ec0:	b096      	sub	sp, #88	@ 0x58
 8002ec2:	2900      	cmp	r1, #0
 8002ec4:	da0c      	bge.n	8002ee0 <__swhatbuf_r+0x2c>
 8002ec6:	89b2      	ldrh	r2, [r6, #12]
 8002ec8:	2380      	movs	r3, #128	@ 0x80
 8002eca:	0011      	movs	r1, r2
 8002ecc:	4019      	ands	r1, r3
 8002ece:	421a      	tst	r2, r3
 8002ed0:	d114      	bne.n	8002efc <__swhatbuf_r+0x48>
 8002ed2:	2380      	movs	r3, #128	@ 0x80
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	6029      	str	r1, [r5, #0]
 8002eda:	6023      	str	r3, [r4, #0]
 8002edc:	b016      	add	sp, #88	@ 0x58
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
 8002ee0:	466a      	mov	r2, sp
 8002ee2:	f000 f853 	bl	8002f8c <_fstat_r>
 8002ee6:	2800      	cmp	r0, #0
 8002ee8:	dbed      	blt.n	8002ec6 <__swhatbuf_r+0x12>
 8002eea:	23f0      	movs	r3, #240	@ 0xf0
 8002eec:	9901      	ldr	r1, [sp, #4]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	4019      	ands	r1, r3
 8002ef2:	4b04      	ldr	r3, [pc, #16]	@ (8002f04 <__swhatbuf_r+0x50>)
 8002ef4:	18c9      	adds	r1, r1, r3
 8002ef6:	424b      	negs	r3, r1
 8002ef8:	4159      	adcs	r1, r3
 8002efa:	e7ea      	b.n	8002ed2 <__swhatbuf_r+0x1e>
 8002efc:	2100      	movs	r1, #0
 8002efe:	2340      	movs	r3, #64	@ 0x40
 8002f00:	e7e9      	b.n	8002ed6 <__swhatbuf_r+0x22>
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	ffffe000 	.word	0xffffe000

08002f08 <__smakebuf_r>:
 8002f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f0a:	2602      	movs	r6, #2
 8002f0c:	898b      	ldrh	r3, [r1, #12]
 8002f0e:	0005      	movs	r5, r0
 8002f10:	000c      	movs	r4, r1
 8002f12:	b085      	sub	sp, #20
 8002f14:	4233      	tst	r3, r6
 8002f16:	d007      	beq.n	8002f28 <__smakebuf_r+0x20>
 8002f18:	0023      	movs	r3, r4
 8002f1a:	3347      	adds	r3, #71	@ 0x47
 8002f1c:	6023      	str	r3, [r4, #0]
 8002f1e:	6123      	str	r3, [r4, #16]
 8002f20:	2301      	movs	r3, #1
 8002f22:	6163      	str	r3, [r4, #20]
 8002f24:	b005      	add	sp, #20
 8002f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f28:	ab03      	add	r3, sp, #12
 8002f2a:	aa02      	add	r2, sp, #8
 8002f2c:	f7ff ffc2 	bl	8002eb4 <__swhatbuf_r>
 8002f30:	9f02      	ldr	r7, [sp, #8]
 8002f32:	9001      	str	r0, [sp, #4]
 8002f34:	0039      	movs	r1, r7
 8002f36:	0028      	movs	r0, r5
 8002f38:	f7ff fe7a 	bl	8002c30 <_malloc_r>
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	d108      	bne.n	8002f52 <__smakebuf_r+0x4a>
 8002f40:	220c      	movs	r2, #12
 8002f42:	5ea3      	ldrsh	r3, [r4, r2]
 8002f44:	059a      	lsls	r2, r3, #22
 8002f46:	d4ed      	bmi.n	8002f24 <__smakebuf_r+0x1c>
 8002f48:	2203      	movs	r2, #3
 8002f4a:	4393      	bics	r3, r2
 8002f4c:	431e      	orrs	r6, r3
 8002f4e:	81a6      	strh	r6, [r4, #12]
 8002f50:	e7e2      	b.n	8002f18 <__smakebuf_r+0x10>
 8002f52:	2380      	movs	r3, #128	@ 0x80
 8002f54:	89a2      	ldrh	r2, [r4, #12]
 8002f56:	6020      	str	r0, [r4, #0]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	81a3      	strh	r3, [r4, #12]
 8002f5c:	9b03      	ldr	r3, [sp, #12]
 8002f5e:	6120      	str	r0, [r4, #16]
 8002f60:	6167      	str	r7, [r4, #20]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00c      	beq.n	8002f80 <__smakebuf_r+0x78>
 8002f66:	0028      	movs	r0, r5
 8002f68:	230e      	movs	r3, #14
 8002f6a:	5ee1      	ldrsh	r1, [r4, r3]
 8002f6c:	f000 f820 	bl	8002fb0 <_isatty_r>
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d005      	beq.n	8002f80 <__smakebuf_r+0x78>
 8002f74:	2303      	movs	r3, #3
 8002f76:	89a2      	ldrh	r2, [r4, #12]
 8002f78:	439a      	bics	r2, r3
 8002f7a:	3b02      	subs	r3, #2
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	81a3      	strh	r3, [r4, #12]
 8002f80:	89a3      	ldrh	r3, [r4, #12]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	81a3      	strh	r3, [r4, #12]
 8002f88:	e7cc      	b.n	8002f24 <__smakebuf_r+0x1c>
	...

08002f8c <_fstat_r>:
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	b570      	push	{r4, r5, r6, lr}
 8002f90:	4d06      	ldr	r5, [pc, #24]	@ (8002fac <_fstat_r+0x20>)
 8002f92:	0004      	movs	r4, r0
 8002f94:	0008      	movs	r0, r1
 8002f96:	0011      	movs	r1, r2
 8002f98:	602b      	str	r3, [r5, #0]
 8002f9a:	f7fd fc3f 	bl	800081c <_fstat>
 8002f9e:	1c43      	adds	r3, r0, #1
 8002fa0:	d103      	bne.n	8002faa <_fstat_r+0x1e>
 8002fa2:	682b      	ldr	r3, [r5, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d000      	beq.n	8002faa <_fstat_r+0x1e>
 8002fa8:	6023      	str	r3, [r4, #0]
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	20000250 	.word	0x20000250

08002fb0 <_isatty_r>:
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	b570      	push	{r4, r5, r6, lr}
 8002fb4:	4d06      	ldr	r5, [pc, #24]	@ (8002fd0 <_isatty_r+0x20>)
 8002fb6:	0004      	movs	r4, r0
 8002fb8:	0008      	movs	r0, r1
 8002fba:	602b      	str	r3, [r5, #0]
 8002fbc:	f7fd fc3c 	bl	8000838 <_isatty>
 8002fc0:	1c43      	adds	r3, r0, #1
 8002fc2:	d103      	bne.n	8002fcc <_isatty_r+0x1c>
 8002fc4:	682b      	ldr	r3, [r5, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d000      	beq.n	8002fcc <_isatty_r+0x1c>
 8002fca:	6023      	str	r3, [r4, #0]
 8002fcc:	bd70      	pop	{r4, r5, r6, pc}
 8002fce:	46c0      	nop			@ (mov r8, r8)
 8002fd0:	20000250 	.word	0x20000250

08002fd4 <_sbrk_r>:
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	b570      	push	{r4, r5, r6, lr}
 8002fd8:	4d06      	ldr	r5, [pc, #24]	@ (8002ff4 <_sbrk_r+0x20>)
 8002fda:	0004      	movs	r4, r0
 8002fdc:	0008      	movs	r0, r1
 8002fde:	602b      	str	r3, [r5, #0]
 8002fe0:	f7fd fc3e 	bl	8000860 <_sbrk>
 8002fe4:	1c43      	adds	r3, r0, #1
 8002fe6:	d103      	bne.n	8002ff0 <_sbrk_r+0x1c>
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d000      	beq.n	8002ff0 <_sbrk_r+0x1c>
 8002fee:	6023      	str	r3, [r4, #0]
 8002ff0:	bd70      	pop	{r4, r5, r6, pc}
 8002ff2:	46c0      	nop			@ (mov r8, r8)
 8002ff4:	20000250 	.word	0x20000250

08002ff8 <_init>:
 8002ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffe:	bc08      	pop	{r3}
 8003000:	469e      	mov	lr, r3
 8003002:	4770      	bx	lr

08003004 <_fini>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	46c0      	nop			@ (mov r8, r8)
 8003008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300a:	bc08      	pop	{r3}
 800300c:	469e      	mov	lr, r3
 800300e:	4770      	bx	lr
