// Seed: 2574851362
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input tri id_12
);
  assign id_11 = id_7;
endmodule
module module_1 (
    input  tri0  id_0
    , id_18,
    input  wire  id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri0  id_5,
    output tri   id_6,
    output uwire id_7,
    output wand  id_8,
    input  tri   id_9,
    input  tri   id_10,
    input  wire  id_11,
    input  logic id_12,
    input  uwire id_13,
    output wor   id_14,
    output wor   id_15,
    output tri   id_16
);
  and (id_15, id_9, id_4, id_0, id_1, id_12, id_3, id_18, id_11);
  wire id_19;
  module_0(
      id_4, id_10, id_1, id_9, id_7, id_6, id_4, id_9, id_9, id_3, id_14, id_15, id_13
  );
  final id_18 <= id_12;
endmodule
