Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/amit/vhdl_lab/adder/fourbitadder_isim_beh.exe -prj /home/amit/vhdl_lab/adder/fourbitadder_beh.prj work.fourbitadder 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/amit/vhdl_lab/adder/fulladder.vhd" into library work
Parsing VHDL file "/home/amit/vhdl_lab/adder/fourbitadder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83260 KB
Fuse CPU Usage: 1340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture fulladder of entity fulladder [fulladder_default]
Compiling architecture fourbitadder of entity fourbitadder
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/amit/vhdl_lab/adder/fourbitadder_isim_beh.exe
Fuse Memory Usage: 649036 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 230 ms
