<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>opae_ifpga_hw_api.h source code [dpdk/drivers/raw/ifpga_rawdev/base/opae_ifpga_hw_api.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="feature_prop,fpga_fme_err_irq_set,fpga_fme_info,fpga_port_err_irq_set,fpga_port_info,fpga_port_region_info "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk/drivers/raw/ifpga_rawdev/base/opae_ifpga_hw_api.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk</a>/<a href='../../..'>drivers</a>/<a href='../..'>raw</a>/<a href='..'>ifpga_rawdev</a>/<a href='./'>base</a>/<a href='opae_ifpga_hw_api.h.html'>opae_ifpga_hw_api.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_OPAE_IFPGA_HW_API_H_">_OPAE_IFPGA_HW_API_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_OPAE_IFPGA_HW_API_H_" data-ref="_M/_OPAE_IFPGA_HW_API_H_">_OPAE_IFPGA_HW_API_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="opae_hw_api.h.html">"opae_hw_api.h"</a></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i class="doc">/**</i></td></tr>
<tr><th id="11">11</th><td><i class="doc"> * struct feature_prop - data structure for feature property</i></td></tr>
<tr><th id="12">12</th><td><i class="doc"> *<span class="command"> @feature</span>_id: id of this feature.</i></td></tr>
<tr><th id="13">13</th><td><i class="doc"> *<span class="command"> @prop</span>_id: id of this property under this feature.</i></td></tr>
<tr><th id="14">14</th><td><i class="doc"> * <span class="command">@data</span>: property value to set/get.</i></td></tr>
<tr><th id="15">15</th><td><i class="doc"> */</i></td></tr>
<tr><th id="16">16</th><td><b>struct</b> <dfn class="type def" id="feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</dfn> {</td></tr>
<tr><th id="17">17</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="feature_prop::feature_id" title='feature_prop::feature_id' data-ref="feature_prop::feature_id">feature_id</dfn>;</td></tr>
<tr><th id="18">18</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="feature_prop::prop_id" title='feature_prop::prop_id' data-ref="feature_prop::prop_id">prop_id</dfn>;</td></tr>
<tr><th id="19">19</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="feature_prop::data" title='feature_prop::data' data-ref="feature_prop::data">data</dfn>;</td></tr>
<tr><th id="20">20</th><td>};</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FIU_ID_FME" data-ref="_M/IFPGA_FIU_ID_FME">IFPGA_FIU_ID_FME</dfn>	0x0</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FIU_ID_PORT" data-ref="_M/IFPGA_FIU_ID_PORT">IFPGA_FIU_ID_PORT</dfn>	0x1</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_HEADER" data-ref="_M/IFPGA_FME_FEATURE_ID_HEADER">IFPGA_FME_FEATURE_ID_HEADER</dfn>		0x0</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_THERMAL_MGMT" data-ref="_M/IFPGA_FME_FEATURE_ID_THERMAL_MGMT">IFPGA_FME_FEATURE_ID_THERMAL_MGMT</dfn>	0x1</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_POWER_MGMT" data-ref="_M/IFPGA_FME_FEATURE_ID_POWER_MGMT">IFPGA_FME_FEATURE_ID_POWER_MGMT</dfn>		0x2</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_GLOBAL_IPERF" data-ref="_M/IFPGA_FME_FEATURE_ID_GLOBAL_IPERF">IFPGA_FME_FEATURE_ID_GLOBAL_IPERF</dfn>	0x3</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_GLOBAL_ERR" data-ref="_M/IFPGA_FME_FEATURE_ID_GLOBAL_ERR">IFPGA_FME_FEATURE_ID_GLOBAL_ERR</dfn>		0x4</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_PR_MGMT" data-ref="_M/IFPGA_FME_FEATURE_ID_PR_MGMT">IFPGA_FME_FEATURE_ID_PR_MGMT</dfn>		0x5</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_HSSI" data-ref="_M/IFPGA_FME_FEATURE_ID_HSSI">IFPGA_FME_FEATURE_ID_HSSI</dfn>		0x6</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IFPGA_FME_FEATURE_ID_GLOBAL_DPERF" data-ref="_M/IFPGA_FME_FEATURE_ID_GLOBAL_DPERF">IFPGA_FME_FEATURE_ID_GLOBAL_DPERF</dfn>	0x7</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_HEADER" data-ref="_M/IFPGA_PORT_FEATURE_ID_HEADER">IFPGA_PORT_FEATURE_ID_HEADER</dfn>		0x0</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_AFU" data-ref="_M/IFPGA_PORT_FEATURE_ID_AFU">IFPGA_PORT_FEATURE_ID_AFU</dfn>		0xff</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_ERROR" data-ref="_M/IFPGA_PORT_FEATURE_ID_ERROR">IFPGA_PORT_FEATURE_ID_ERROR</dfn>		0x10</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_UMSG" data-ref="_M/IFPGA_PORT_FEATURE_ID_UMSG">IFPGA_PORT_FEATURE_ID_UMSG</dfn>		0x11</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_UINT" data-ref="_M/IFPGA_PORT_FEATURE_ID_UINT">IFPGA_PORT_FEATURE_ID_UINT</dfn>		0x12</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IFPGA_PORT_FEATURE_ID_STP" data-ref="_M/IFPGA_PORT_FEATURE_ID_STP">IFPGA_PORT_FEATURE_ID_STP</dfn>		0x13</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * PROP format (TOP + SUB + ID)</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> * (~0x0) means this field is unused.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PROP_TOP" data-ref="_M/PROP_TOP">PROP_TOP</dfn>	GENMASK(31, 24)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/PROP_TOP_UNUSED" data-ref="_M/PROP_TOP_UNUSED">PROP_TOP_UNUSED</dfn>	0xff</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PROP_SUB" data-ref="_M/PROP_SUB">PROP_SUB</dfn>	GENMASK(23, 16)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PROP_SUB_UNUSED" data-ref="_M/PROP_SUB_UNUSED">PROP_SUB_UNUSED</dfn>	0xff</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PROP_ID" data-ref="_M/PROP_ID">PROP_ID</dfn>		GENMASK(15, 0)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PROP" data-ref="_M/PROP">PROP</dfn>(_top, _sub, _id) \</u></td></tr>
<tr><th id="53">53</th><td><u>	(SET_FIELD(PROP_TOP, _top) | SET_FIELD(PROP_SUB, _sub) |\</u></td></tr>
<tr><th id="54">54</th><td><u>	 SET_FIELD(PROP_ID, _id))</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* FME head feature's properties*/</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_REVISION" data-ref="_M/FME_HDR_PROP_REVISION">FME_HDR_PROP_REVISION</dfn>		0x1	/* RDONLY */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_PORTS_NUM" data-ref="_M/FME_HDR_PROP_PORTS_NUM">FME_HDR_PROP_PORTS_NUM</dfn>		0x2	/* RDONLY */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_CACHE_SIZE" data-ref="_M/FME_HDR_PROP_CACHE_SIZE">FME_HDR_PROP_CACHE_SIZE</dfn>		0x3	/* RDONLY */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_VERSION" data-ref="_M/FME_HDR_PROP_VERSION">FME_HDR_PROP_VERSION</dfn>			0x4	/* RDONLY */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_SOCKET_ID" data-ref="_M/FME_HDR_PROP_SOCKET_ID">FME_HDR_PROP_SOCKET_ID</dfn>		0x5	/* RDONLY */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_BITSTREAM_ID" data-ref="_M/FME_HDR_PROP_BITSTREAM_ID">FME_HDR_PROP_BITSTREAM_ID</dfn>		0x6	/* RDONLY */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/FME_HDR_PROP_BITSTREAM_METADATA" data-ref="_M/FME_HDR_PROP_BITSTREAM_METADATA">FME_HDR_PROP_BITSTREAM_METADATA</dfn>	0x7	/* RDONLY */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* FME error reporting feature's properties */</i></td></tr>
<tr><th id="66">66</th><td><i>/* FME error reporting properties format */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ERR_PROP" data-ref="_M/ERR_PROP">ERR_PROP</dfn>(_top, _id)		PROP(_top, 0xff, _id)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ERR_PROP_TOP_UNUSED" data-ref="_M/ERR_PROP_TOP_UNUSED">ERR_PROP_TOP_UNUSED</dfn>		PROP_TOP_UNUSED</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ERR_PROP_TOP_FME_ERR" data-ref="_M/ERR_PROP_TOP_FME_ERR">ERR_PROP_TOP_FME_ERR</dfn>		0x1</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ERR_PROP_ROOT" data-ref="_M/ERR_PROP_ROOT">ERR_PROP_ROOT</dfn>(_id)		ERR_PROP(0xff, _id)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ERR_PROP_FME_ERR" data-ref="_M/ERR_PROP_FME_ERR">ERR_PROP_FME_ERR</dfn>(_id)		ERR_PROP(ERR_PROP_TOP_FME_ERR, _id)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_ERRORS" data-ref="_M/FME_ERR_PROP_ERRORS">FME_ERR_PROP_ERRORS</dfn>		ERR_PROP_FME_ERR(0x1)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_FIRST_ERROR" data-ref="_M/FME_ERR_PROP_FIRST_ERROR">FME_ERR_PROP_FIRST_ERROR</dfn>	ERR_PROP_FME_ERR(0x2)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_NEXT_ERROR" data-ref="_M/FME_ERR_PROP_NEXT_ERROR">FME_ERR_PROP_NEXT_ERROR</dfn>		ERR_PROP_FME_ERR(0x3)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_CLEAR" data-ref="_M/FME_ERR_PROP_CLEAR">FME_ERR_PROP_CLEAR</dfn>		ERR_PROP_FME_ERR(0x4)	/* WO */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_REVISION" data-ref="_M/FME_ERR_PROP_REVISION">FME_ERR_PROP_REVISION</dfn>		ERR_PROP_ROOT(0x5)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_PCIE0_ERRORS" data-ref="_M/FME_ERR_PROP_PCIE0_ERRORS">FME_ERR_PROP_PCIE0_ERRORS</dfn>	ERR_PROP_ROOT(0x6)	/* RW */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_PCIE1_ERRORS" data-ref="_M/FME_ERR_PROP_PCIE1_ERRORS">FME_ERR_PROP_PCIE1_ERRORS</dfn>	ERR_PROP_ROOT(0x7)	/* RW */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_NONFATAL_ERRORS" data-ref="_M/FME_ERR_PROP_NONFATAL_ERRORS">FME_ERR_PROP_NONFATAL_ERRORS</dfn>	ERR_PROP_ROOT(0x8)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_CATFATAL_ERRORS" data-ref="_M/FME_ERR_PROP_CATFATAL_ERRORS">FME_ERR_PROP_CATFATAL_ERRORS</dfn>	ERR_PROP_ROOT(0x9)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/FME_ERR_PROP_INJECT_ERRORS" data-ref="_M/FME_ERR_PROP_INJECT_ERRORS">FME_ERR_PROP_INJECT_ERRORS</dfn>	ERR_PROP_ROOT(0xa)	/* RW */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* FME thermal feature's properties */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD1" data-ref="_M/FME_THERMAL_PROP_THRESHOLD1">FME_THERMAL_PROP_THRESHOLD1</dfn>		0x1	/* RW */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD2" data-ref="_M/FME_THERMAL_PROP_THRESHOLD2">FME_THERMAL_PROP_THRESHOLD2</dfn>		0x2	/* RW */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD_TRIP" data-ref="_M/FME_THERMAL_PROP_THRESHOLD_TRIP">FME_THERMAL_PROP_THRESHOLD_TRIP</dfn>		0x3	/* RDONLY */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD1_REACHED" data-ref="_M/FME_THERMAL_PROP_THRESHOLD1_REACHED">FME_THERMAL_PROP_THRESHOLD1_REACHED</dfn>	0x4	/* RDONLY */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD2_REACHED" data-ref="_M/FME_THERMAL_PROP_THRESHOLD2_REACHED">FME_THERMAL_PROP_THRESHOLD2_REACHED</dfn>	0x5	/* RDONLY */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_THRESHOLD1_POLICY" data-ref="_M/FME_THERMAL_PROP_THRESHOLD1_POLICY">FME_THERMAL_PROP_THRESHOLD1_POLICY</dfn>	0x6	/* RW */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_TEMPERATURE" data-ref="_M/FME_THERMAL_PROP_TEMPERATURE">FME_THERMAL_PROP_TEMPERATURE</dfn>		0x7	/* RDONLY */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/FME_THERMAL_PROP_REVISION" data-ref="_M/FME_THERMAL_PROP_REVISION">FME_THERMAL_PROP_REVISION</dfn>		0x8	/* RDONLY */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/* FME power feature's properties */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_CONSUMED" data-ref="_M/FME_PWR_PROP_CONSUMED">FME_PWR_PROP_CONSUMED</dfn>			0x1	/* RDONLY */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_THRESHOLD1" data-ref="_M/FME_PWR_PROP_THRESHOLD1">FME_PWR_PROP_THRESHOLD1</dfn>			0x2	/* RW */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_THRESHOLD2" data-ref="_M/FME_PWR_PROP_THRESHOLD2">FME_PWR_PROP_THRESHOLD2</dfn>			0x3	/* RW */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_THRESHOLD1_STATUS" data-ref="_M/FME_PWR_PROP_THRESHOLD1_STATUS">FME_PWR_PROP_THRESHOLD1_STATUS</dfn>		0x4	/* RDONLY */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_THRESHOLD2_STATUS" data-ref="_M/FME_PWR_PROP_THRESHOLD2_STATUS">FME_PWR_PROP_THRESHOLD2_STATUS</dfn>		0x5	/* RDONLY */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_RTL" data-ref="_M/FME_PWR_PROP_RTL">FME_PWR_PROP_RTL</dfn>			0x6	/* RDONLY */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_XEON_LIMIT" data-ref="_M/FME_PWR_PROP_XEON_LIMIT">FME_PWR_PROP_XEON_LIMIT</dfn>			0x7	/* RDONLY */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_FPGA_LIMIT" data-ref="_M/FME_PWR_PROP_FPGA_LIMIT">FME_PWR_PROP_FPGA_LIMIT</dfn>			0x8	/* RDONLY */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/FME_PWR_PROP_REVISION" data-ref="_M/FME_PWR_PROP_REVISION">FME_PWR_PROP_REVISION</dfn>			0x9	/* RDONLY */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* FME iperf/dperf PROP format */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_TOP_CACHE" data-ref="_M/PERF_PROP_TOP_CACHE">PERF_PROP_TOP_CACHE</dfn>			0x1</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_TOP_VTD" data-ref="_M/PERF_PROP_TOP_VTD">PERF_PROP_TOP_VTD</dfn>			0x2</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_TOP_FAB" data-ref="_M/PERF_PROP_TOP_FAB">PERF_PROP_TOP_FAB</dfn>			0x3</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_TOP_UNUSED" data-ref="_M/PERF_PROP_TOP_UNUSED">PERF_PROP_TOP_UNUSED</dfn>			PROP_TOP_UNUSED</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_SUB_UNUSED" data-ref="_M/PERF_PROP_SUB_UNUSED">PERF_PROP_SUB_UNUSED</dfn>			PROP_SUB_UNUSED</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_ROOT" data-ref="_M/PERF_PROP_ROOT">PERF_PROP_ROOT</dfn>(_id)		PROP(0xff, 0xff, _id)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_CACHE" data-ref="_M/PERF_PROP_CACHE">PERF_PROP_CACHE</dfn>(_id)		PROP(PERF_PROP_TOP_CACHE, 0xff, _id)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_VTD" data-ref="_M/PERF_PROP_VTD">PERF_PROP_VTD</dfn>(_sub, _id)	PROP(PERF_PROP_TOP_VTD, _sub, _id)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_VTD_ROOT" data-ref="_M/PERF_PROP_VTD_ROOT">PERF_PROP_VTD_ROOT</dfn>(_id)		PROP(PERF_PROP_TOP_VTD, 0xff, _id)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_FAB" data-ref="_M/PERF_PROP_FAB">PERF_PROP_FAB</dfn>(_sub, _id)	PROP(PERF_PROP_TOP_FAB, _sub, _id)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/PERF_PROP_FAB_ROOT" data-ref="_M/PERF_PROP_FAB_ROOT">PERF_PROP_FAB_ROOT</dfn>(_id)		PROP(PERF_PROP_TOP_FAB, 0xff, _id)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* FME iperf feature's properties */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CLOCK" data-ref="_M/FME_IPERF_PROP_CLOCK">FME_IPERF_PROP_CLOCK</dfn>			PERF_PROP_ROOT(0x1)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_REVISION" data-ref="_M/FME_IPERF_PROP_REVISION">FME_IPERF_PROP_REVISION</dfn>			PERF_PROP_ROOT(0x2)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* iperf CACHE properties */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_FREEZE" data-ref="_M/FME_IPERF_PROP_CACHE_FREEZE">FME_IPERF_PROP_CACHE_FREEZE</dfn>		PERF_PROP_CACHE(0x1) /* RW */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_READ_HIT" data-ref="_M/FME_IPERF_PROP_CACHE_READ_HIT">FME_IPERF_PROP_CACHE_READ_HIT</dfn>		PERF_PROP_CACHE(0x2)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_READ_MISS" data-ref="_M/FME_IPERF_PROP_CACHE_READ_MISS">FME_IPERF_PROP_CACHE_READ_MISS</dfn>		PERF_PROP_CACHE(0x3)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_WRITE_HIT" data-ref="_M/FME_IPERF_PROP_CACHE_WRITE_HIT">FME_IPERF_PROP_CACHE_WRITE_HIT</dfn>		PERF_PROP_CACHE(0x4)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_WRITE_MISS" data-ref="_M/FME_IPERF_PROP_CACHE_WRITE_MISS">FME_IPERF_PROP_CACHE_WRITE_MISS</dfn>		PERF_PROP_CACHE(0x5)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_HOLD_REQUEST" data-ref="_M/FME_IPERF_PROP_CACHE_HOLD_REQUEST">FME_IPERF_PROP_CACHE_HOLD_REQUEST</dfn>	PERF_PROP_CACHE(0x6)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_TX_REQ_STALL" data-ref="_M/FME_IPERF_PROP_CACHE_TX_REQ_STALL">FME_IPERF_PROP_CACHE_TX_REQ_STALL</dfn>	PERF_PROP_CACHE(0x7)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_RX_REQ_STALL" data-ref="_M/FME_IPERF_PROP_CACHE_RX_REQ_STALL">FME_IPERF_PROP_CACHE_RX_REQ_STALL</dfn>	PERF_PROP_CACHE(0x8)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_RX_EVICTION" data-ref="_M/FME_IPERF_PROP_CACHE_RX_EVICTION">FME_IPERF_PROP_CACHE_RX_EVICTION</dfn>	PERF_PROP_CACHE(0x9)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_DATA_WRITE_PORT_CONTENTION" data-ref="_M/FME_IPERF_PROP_CACHE_DATA_WRITE_PORT_CONTENTION">FME_IPERF_PROP_CACHE_DATA_WRITE_PORT_CONTENTION</dfn>	PERF_PROP_CACHE(0xa)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_CACHE_TAG_WRITE_PORT_CONTENTION" data-ref="_M/FME_IPERF_PROP_CACHE_TAG_WRITE_PORT_CONTENTION">FME_IPERF_PROP_CACHE_TAG_WRITE_PORT_CONTENTION</dfn>	PERF_PROP_CACHE(0xb)</u></td></tr>
<tr><th id="135">135</th><td><i>/* iperf VTD properties */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_FREEZE" data-ref="_M/FME_IPERF_PROP_VTD_FREEZE">FME_IPERF_PROP_VTD_FREEZE</dfn>		PERF_PROP_VTD_ROOT(0x1) /* RW */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_4K_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_4K_HIT">FME_IPERF_PROP_VTD_SIP_IOTLB_4K_HIT</dfn>	PERF_PROP_VTD_ROOT(0x2)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_2M_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_2M_HIT">FME_IPERF_PROP_VTD_SIP_IOTLB_2M_HIT</dfn>	PERF_PROP_VTD_ROOT(0x3)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_1G_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_1G_HIT">FME_IPERF_PROP_VTD_SIP_IOTLB_1G_HIT</dfn>	PERF_PROP_VTD_ROOT(0x4)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L3_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L3_HIT">FME_IPERF_PROP_VTD_SIP_SLPWC_L3_HIT</dfn>	PERF_PROP_VTD_ROOT(0x5)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L4_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L4_HIT">FME_IPERF_PROP_VTD_SIP_SLPWC_L4_HIT</dfn>	PERF_PROP_VTD_ROOT(0x6)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_RCC_HIT" data-ref="_M/FME_IPERF_PROP_VTD_SIP_RCC_HIT">FME_IPERF_PROP_VTD_SIP_RCC_HIT</dfn>		PERF_PROP_VTD_ROOT(0x7)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_4K_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_4K_MISS">FME_IPERF_PROP_VTD_SIP_IOTLB_4K_MISS</dfn>	PERF_PROP_VTD_ROOT(0x8)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_2M_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_2M_MISS">FME_IPERF_PROP_VTD_SIP_IOTLB_2M_MISS</dfn>	PERF_PROP_VTD_ROOT(0x9)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_1G_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_IOTLB_1G_MISS">FME_IPERF_PROP_VTD_SIP_IOTLB_1G_MISS</dfn>	PERF_PROP_VTD_ROOT(0xa)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L3_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L3_MISS">FME_IPERF_PROP_VTD_SIP_SLPWC_L3_MISS</dfn>	PERF_PROP_VTD_ROOT(0xb)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L4_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_SLPWC_L4_MISS">FME_IPERF_PROP_VTD_SIP_SLPWC_L4_MISS</dfn>	PERF_PROP_VTD_ROOT(0xc)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_SIP_RCC_MISS" data-ref="_M/FME_IPERF_PROP_VTD_SIP_RCC_MISS">FME_IPERF_PROP_VTD_SIP_RCC_MISS</dfn>		PERF_PROP_VTD_ROOT(0xd)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_READ_TRANSACTION" data-ref="_M/FME_IPERF_PROP_VTD_PORT_READ_TRANSACTION">FME_IPERF_PROP_VTD_PORT_READ_TRANSACTION</dfn>(n)	PERF_PROP_VTD(n, 0xe)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_WRITE_TRANSACTION" data-ref="_M/FME_IPERF_PROP_VTD_PORT_WRITE_TRANSACTION">FME_IPERF_PROP_VTD_PORT_WRITE_TRANSACTION</dfn>(n)	PERF_PROP_VTD(n, 0xf)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_READ_HIT" data-ref="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_READ_HIT">FME_IPERF_PROP_VTD_PORT_DEVTLB_READ_HIT</dfn>(n)	PERF_PROP_VTD(n, 0x10)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_WRITE_HIT" data-ref="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_WRITE_HIT">FME_IPERF_PROP_VTD_PORT_DEVTLB_WRITE_HIT</dfn>(n)	PERF_PROP_VTD(n, 0x11)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_4K_FILL" data-ref="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_4K_FILL">FME_IPERF_PROP_VTD_PORT_DEVTLB_4K_FILL</dfn>(n)	PERF_PROP_VTD(n, 0x12)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_2M_FILL" data-ref="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_2M_FILL">FME_IPERF_PROP_VTD_PORT_DEVTLB_2M_FILL</dfn>(n)	PERF_PROP_VTD(n, 0x13)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_1G_FILL" data-ref="_M/FME_IPERF_PROP_VTD_PORT_DEVTLB_1G_FILL">FME_IPERF_PROP_VTD_PORT_DEVTLB_1G_FILL</dfn>(n)	PERF_PROP_VTD(n, 0x14)</u></td></tr>
<tr><th id="156">156</th><td><i>/* iperf FAB properties */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_FREEZE" data-ref="_M/FME_IPERF_PROP_FAB_FREEZE">FME_IPERF_PROP_FAB_FREEZE</dfn>		PERF_PROP_FAB_ROOT(0x1) /* RW */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PCIE0_READ" data-ref="_M/FME_IPERF_PROP_FAB_PCIE0_READ">FME_IPERF_PROP_FAB_PCIE0_READ</dfn>		PERF_PROP_FAB_ROOT(0x2)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_PCIE0_READ" data-ref="_M/FME_IPERF_PROP_FAB_PORT_PCIE0_READ">FME_IPERF_PROP_FAB_PORT_PCIE0_READ</dfn>(n)	PERF_PROP_FAB(n, 0x2)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PCIE0_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PCIE0_WRITE">FME_IPERF_PROP_FAB_PCIE0_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x3)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_PCIE0_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PORT_PCIE0_WRITE">FME_IPERF_PROP_FAB_PORT_PCIE0_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x3)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PCIE1_READ" data-ref="_M/FME_IPERF_PROP_FAB_PCIE1_READ">FME_IPERF_PROP_FAB_PCIE1_READ</dfn>		PERF_PROP_FAB_ROOT(0x4)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_PCIE1_READ" data-ref="_M/FME_IPERF_PROP_FAB_PORT_PCIE1_READ">FME_IPERF_PROP_FAB_PORT_PCIE1_READ</dfn>(n)	PERF_PROP_FAB(n, 0x4)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PCIE1_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PCIE1_WRITE">FME_IPERF_PROP_FAB_PCIE1_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x5)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_PCIE1_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PORT_PCIE1_WRITE">FME_IPERF_PROP_FAB_PORT_PCIE1_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x5)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_UPI_READ" data-ref="_M/FME_IPERF_PROP_FAB_UPI_READ">FME_IPERF_PROP_FAB_UPI_READ</dfn>		PERF_PROP_FAB_ROOT(0x6)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_UPI_READ" data-ref="_M/FME_IPERF_PROP_FAB_PORT_UPI_READ">FME_IPERF_PROP_FAB_PORT_UPI_READ</dfn>(n)	PERF_PROP_FAB(n, 0x6)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_UPI_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_UPI_WRITE">FME_IPERF_PROP_FAB_UPI_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x7)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_UPI_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PORT_UPI_WRITE">FME_IPERF_PROP_FAB_PORT_UPI_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x7)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_MMIO_READ" data-ref="_M/FME_IPERF_PROP_FAB_MMIO_READ">FME_IPERF_PROP_FAB_MMIO_READ</dfn>		PERF_PROP_FAB_ROOT(0x8)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_MMIO_READ" data-ref="_M/FME_IPERF_PROP_FAB_PORT_MMIO_READ">FME_IPERF_PROP_FAB_PORT_MMIO_READ</dfn>(n)	PERF_PROP_FAB(n, 0x8)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_MMIO_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_MMIO_WRITE">FME_IPERF_PROP_FAB_MMIO_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x9)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_MMIO_WRITE" data-ref="_M/FME_IPERF_PROP_FAB_PORT_MMIO_WRITE">FME_IPERF_PROP_FAB_PORT_MMIO_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x9)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_ENABLE" data-ref="_M/FME_IPERF_PROP_FAB_ENABLE">FME_IPERF_PROP_FAB_ENABLE</dfn>		PERF_PROP_FAB_ROOT(0xa) /* RW */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/FME_IPERF_PROP_FAB_PORT_ENABLE" data-ref="_M/FME_IPERF_PROP_FAB_PORT_ENABLE">FME_IPERF_PROP_FAB_PORT_ENABLE</dfn>(n)	PERF_PROP_FAB(n, 0xa)   /* RW */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* FME dperf properties */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_CLOCK" data-ref="_M/FME_DPERF_PROP_CLOCK">FME_DPERF_PROP_CLOCK</dfn>			PERF_PROP_ROOT(0x1)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_REVISION" data-ref="_M/FME_DPERF_PROP_REVISION">FME_DPERF_PROP_REVISION</dfn>			PERF_PROP_ROOT(0x2)</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* dperf FAB properties */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_FREEZE" data-ref="_M/FME_DPERF_PROP_FAB_FREEZE">FME_DPERF_PROP_FAB_FREEZE</dfn>		PERF_PROP_FAB_ROOT(0x1) /* RW */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PCIE0_READ" data-ref="_M/FME_DPERF_PROP_FAB_PCIE0_READ">FME_DPERF_PROP_FAB_PCIE0_READ</dfn>		PERF_PROP_FAB_ROOT(0x2)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PORT_PCIE0_READ" data-ref="_M/FME_DPERF_PROP_FAB_PORT_PCIE0_READ">FME_DPERF_PROP_FAB_PORT_PCIE0_READ</dfn>(n)	PERF_PROP_FAB(n, 0x2)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PCIE0_WRITE" data-ref="_M/FME_DPERF_PROP_FAB_PCIE0_WRITE">FME_DPERF_PROP_FAB_PCIE0_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x3)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PORT_PCIE0_WRITE" data-ref="_M/FME_DPERF_PROP_FAB_PORT_PCIE0_WRITE">FME_DPERF_PROP_FAB_PORT_PCIE0_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x3)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_MMIO_READ" data-ref="_M/FME_DPERF_PROP_FAB_MMIO_READ">FME_DPERF_PROP_FAB_MMIO_READ</dfn>		PERF_PROP_FAB_ROOT(0x4)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PORT_MMIO_READ" data-ref="_M/FME_DPERF_PROP_FAB_PORT_MMIO_READ">FME_DPERF_PROP_FAB_PORT_MMIO_READ</dfn>(n)	PERF_PROP_FAB(n, 0x4)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_MMIO_WRITE" data-ref="_M/FME_DPERF_PROP_FAB_MMIO_WRITE">FME_DPERF_PROP_FAB_MMIO_WRITE</dfn>		PERF_PROP_FAB_ROOT(0x5)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PORT_MMIO_WRITE" data-ref="_M/FME_DPERF_PROP_FAB_PORT_MMIO_WRITE">FME_DPERF_PROP_FAB_PORT_MMIO_WRITE</dfn>(n)	PERF_PROP_FAB(n, 0x5)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_ENABLE" data-ref="_M/FME_DPERF_PROP_FAB_ENABLE">FME_DPERF_PROP_FAB_ENABLE</dfn>		PERF_PROP_FAB_ROOT(0x6) /* RW */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/FME_DPERF_PROP_FAB_PORT_ENABLE" data-ref="_M/FME_DPERF_PROP_FAB_PORT_ENABLE">FME_DPERF_PROP_FAB_PORT_ENABLE</dfn>(n)	PERF_PROP_FAB(n, 0x6)   /* RW */</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/*PORT hdr feature's properties*/</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_REVISION" data-ref="_M/PORT_HDR_PROP_REVISION">PORT_HDR_PROP_REVISION</dfn>			0x1	/* RDONLY */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_PORTIDX" data-ref="_M/PORT_HDR_PROP_PORTIDX">PORT_HDR_PROP_PORTIDX</dfn>			0x2	/* RDONLY */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_LATENCY_TOLERANCE" data-ref="_M/PORT_HDR_PROP_LATENCY_TOLERANCE">PORT_HDR_PROP_LATENCY_TOLERANCE</dfn>		0x3	/* RDONLY */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_AP1_EVENT" data-ref="_M/PORT_HDR_PROP_AP1_EVENT">PORT_HDR_PROP_AP1_EVENT</dfn>			0x4	/* RW */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_AP2_EVENT" data-ref="_M/PORT_HDR_PROP_AP2_EVENT">PORT_HDR_PROP_AP2_EVENT</dfn>			0x5	/* RW */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_POWER_STATE" data-ref="_M/PORT_HDR_PROP_POWER_STATE">PORT_HDR_PROP_POWER_STATE</dfn>		0x6	/* RDONLY */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_USERCLK_FREQCMD" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCMD">PORT_HDR_PROP_USERCLK_FREQCMD</dfn>		0x7	/* RW */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_USERCLK_FREQCNTRCMD" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQCNTRCMD">PORT_HDR_PROP_USERCLK_FREQCNTRCMD</dfn>	0x8	/* RW */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_USERCLK_FREQSTS" data-ref="_M/PORT_HDR_PROP_USERCLK_FREQSTS">PORT_HDR_PROP_USERCLK_FREQSTS</dfn>		0x9	/* RDONLY */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/PORT_HDR_PROP_USERCLK_CNTRSTS" data-ref="_M/PORT_HDR_PROP_USERCLK_CNTRSTS">PORT_HDR_PROP_USERCLK_CNTRSTS</dfn>		0xa	/* RDONLY */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*PORT error feature's properties*/</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_REVISION" data-ref="_M/PORT_ERR_PROP_REVISION">PORT_ERR_PROP_REVISION</dfn>			0x1	/* RDONLY */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_ERRORS" data-ref="_M/PORT_ERR_PROP_ERRORS">PORT_ERR_PROP_ERRORS</dfn>			0x2	/* RDONLY */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_FIRST_ERROR" data-ref="_M/PORT_ERR_PROP_FIRST_ERROR">PORT_ERR_PROP_FIRST_ERROR</dfn>		0x3	/* RDONLY */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_FIRST_MALFORMED_REQ_LSB" data-ref="_M/PORT_ERR_PROP_FIRST_MALFORMED_REQ_LSB">PORT_ERR_PROP_FIRST_MALFORMED_REQ_LSB</dfn>	0x4	/* RDONLY */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_FIRST_MALFORMED_REQ_MSB" data-ref="_M/PORT_ERR_PROP_FIRST_MALFORMED_REQ_MSB">PORT_ERR_PROP_FIRST_MALFORMED_REQ_MSB</dfn>	0x5	/* RDONLY */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/PORT_ERR_PROP_CLEAR" data-ref="_M/PORT_ERR_PROP_CLEAR">PORT_ERR_PROP_CLEAR</dfn>			0x6	/* WRONLY */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>int</em> <dfn class="decl fn" id="opae_manager_ifpga_get_prop" title='opae_manager_ifpga_get_prop' data-ref="opae_manager_ifpga_get_prop">opae_manager_ifpga_get_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col8 decl" id="88mgr" title='mgr' data-type='struct opae_manager *' data-ref="88mgr">mgr</dfn>,</td></tr>
<tr><th id="215">215</th><td>				<b>struct</b> <a class="type" href="#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col9 decl" id="89prop" title='prop' data-type='struct feature_prop *' data-ref="89prop">prop</dfn>);</td></tr>
<tr><th id="216">216</th><td><em>int</em> <dfn class="decl fn" id="opae_manager_ifpga_set_prop" title='opae_manager_ifpga_set_prop' data-ref="opae_manager_ifpga_set_prop">opae_manager_ifpga_set_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col0 decl" id="90mgr" title='mgr' data-type='struct opae_manager *' data-ref="90mgr">mgr</dfn>,</td></tr>
<tr><th id="217">217</th><td>				<b>struct</b> <a class="type" href="#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col1 decl" id="91prop" title='prop' data-type='struct feature_prop *' data-ref="91prop">prop</dfn>);</td></tr>
<tr><th id="218">218</th><td><em>int</em> <dfn class="decl fn" id="opae_bridge_ifpga_get_prop" title='opae_bridge_ifpga_get_prop' data-ref="opae_bridge_ifpga_get_prop">opae_bridge_ifpga_get_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col2 decl" id="92br" title='br' data-type='struct opae_bridge *' data-ref="92br">br</dfn>,</td></tr>
<tr><th id="219">219</th><td>			       <b>struct</b> <a class="type" href="#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col3 decl" id="93prop" title='prop' data-type='struct feature_prop *' data-ref="93prop">prop</dfn>);</td></tr>
<tr><th id="220">220</th><td><em>int</em> <dfn class="decl fn" id="opae_bridge_ifpga_set_prop" title='opae_bridge_ifpga_set_prop' data-ref="opae_bridge_ifpga_set_prop">opae_bridge_ifpga_set_prop</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col4 decl" id="94br" title='br' data-type='struct opae_bridge *' data-ref="94br">br</dfn>,</td></tr>
<tr><th id="221">221</th><td>			       <b>struct</b> <a class="type" href="#feature_prop" title='feature_prop' data-ref="feature_prop">feature_prop</a> *<dfn class="local col5 decl" id="95prop" title='prop' data-type='struct feature_prop *' data-ref="95prop">prop</dfn>);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*</i></td></tr>
<tr><th id="224">224</th><td><i> * Retrieve information about the fpga fme.</i></td></tr>
<tr><th id="225">225</th><td><i> * Driver fills the info in provided struct fpga_fme_info.</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td><b>struct</b> <dfn class="type def" id="fpga_fme_info" title='fpga_fme_info' data-ref="fpga_fme_info">fpga_fme_info</dfn> {</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fpga_fme_info::capability" title='fpga_fme_info::capability' data-ref="fpga_fme_info::capability">capability</dfn>;		<i>/* The capability of FME device */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/FPGA_FME_CAP_ERR_IRQ" data-ref="_M/FPGA_FME_CAP_ERR_IRQ">FPGA_FME_CAP_ERR_IRQ</dfn>	(1 &lt;&lt; 0) /* Support fme error interrupt */</u></td></tr>
<tr><th id="230">230</th><td>};</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><em>int</em> <dfn class="decl fn" id="opae_manager_ifpga_get_info" title='opae_manager_ifpga_get_info' data-ref="opae_manager_ifpga_get_info">opae_manager_ifpga_get_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col6 decl" id="96mgr" title='mgr' data-type='struct opae_manager *' data-ref="96mgr">mgr</dfn>,</td></tr>
<tr><th id="233">233</th><td>				<b>struct</b> <a class="type" href="#fpga_fme_info" title='fpga_fme_info' data-ref="fpga_fme_info">fpga_fme_info</a> *<dfn class="local col7 decl" id="97fme_info" title='fme_info' data-type='struct fpga_fme_info *' data-ref="97fme_info">fme_info</dfn>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* Set eventfd information for ifpga FME error interrupt */</i></td></tr>
<tr><th id="236">236</th><td><b>struct</b> <dfn class="type def" id="fpga_fme_err_irq_set" title='fpga_fme_err_irq_set' data-ref="fpga_fme_err_irq_set">fpga_fme_err_irq_set</dfn> {</td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="opae_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl field" id="fpga_fme_err_irq_set::evtfd" title='fpga_fme_err_irq_set::evtfd' data-ref="fpga_fme_err_irq_set::evtfd">evtfd</dfn>;		<i>/* Eventfd handler */</i></td></tr>
<tr><th id="238">238</th><td>};</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>int</em> <dfn class="decl fn" id="opae_manager_ifpga_set_err_irq" title='opae_manager_ifpga_set_err_irq' data-ref="opae_manager_ifpga_set_err_irq">opae_manager_ifpga_set_err_irq</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_manager" title='opae_manager' data-ref="opae_manager">opae_manager</a> *<dfn class="local col8 decl" id="98mgr" title='mgr' data-type='struct opae_manager *' data-ref="98mgr">mgr</dfn>,</td></tr>
<tr><th id="241">241</th><td>				   <b>struct</b> <a class="type" href="#fpga_fme_err_irq_set" title='fpga_fme_err_irq_set' data-ref="fpga_fme_err_irq_set">fpga_fme_err_irq_set</a> *<dfn class="local col9 decl" id="99err_irq_set" title='err_irq_set' data-type='struct fpga_fme_err_irq_set *' data-ref="99err_irq_set">err_irq_set</dfn>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/*</i></td></tr>
<tr><th id="244">244</th><td><i> * Retrieve information about the fpga port.</i></td></tr>
<tr><th id="245">245</th><td><i> * Driver fills the info in provided struct fpga_port_info.</i></td></tr>
<tr><th id="246">246</th><td><i> */</i></td></tr>
<tr><th id="247">247</th><td><b>struct</b> <dfn class="type def" id="fpga_port_info" title='fpga_port_info' data-ref="fpga_port_info">fpga_port_info</dfn> {</td></tr>
<tr><th id="248">248</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fpga_port_info::capability" title='fpga_port_info::capability' data-ref="fpga_port_info::capability">capability</dfn>;	<i>/* The capability of port device */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/FPGA_PORT_CAP_ERR_IRQ" data-ref="_M/FPGA_PORT_CAP_ERR_IRQ">FPGA_PORT_CAP_ERR_IRQ</dfn>	(1 &lt;&lt; 0) /* Support port error interrupt */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/FPGA_PORT_CAP_UAFU_IRQ" data-ref="_M/FPGA_PORT_CAP_UAFU_IRQ">FPGA_PORT_CAP_UAFU_IRQ</dfn>	(1 &lt;&lt; 1) /* Support uafu error interrupt */</u></td></tr>
<tr><th id="251">251</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fpga_port_info::num_umsgs" title='fpga_port_info::num_umsgs' data-ref="fpga_port_info::num_umsgs">num_umsgs</dfn>;	<i>/* The number of allocated umsgs */</i></td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fpga_port_info::num_uafu_irqs" title='fpga_port_info::num_uafu_irqs' data-ref="fpga_port_info::num_uafu_irqs">num_uafu_irqs</dfn>;	<i>/* The number of uafu interrupts */</i></td></tr>
<tr><th id="253">253</th><td>};</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>int</em> <dfn class="decl fn" id="opae_bridge_ifpga_get_info" title='opae_bridge_ifpga_get_info' data-ref="opae_bridge_ifpga_get_info">opae_bridge_ifpga_get_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col0 decl" id="100br" title='br' data-type='struct opae_bridge *' data-ref="100br">br</dfn>,</td></tr>
<tr><th id="256">256</th><td>			       <b>struct</b> <a class="type" href="#fpga_port_info" title='fpga_port_info' data-ref="fpga_port_info">fpga_port_info</a> *<dfn class="local col1 decl" id="101port_info" title='port_info' data-type='struct fpga_port_info *' data-ref="101port_info">port_info</dfn>);</td></tr>
<tr><th id="257">257</th><td><i>/*</i></td></tr>
<tr><th id="258">258</th><td><i> * Retrieve region information about the fpga port.</i></td></tr>
<tr><th id="259">259</th><td><i> * Driver needs to fill the index of struct fpga_port_region_info.</i></td></tr>
<tr><th id="260">260</th><td><i> */</i></td></tr>
<tr><th id="261">261</th><td><b>struct</b> <dfn class="type def" id="fpga_port_region_info" title='fpga_port_region_info' data-ref="fpga_port_region_info">fpga_port_region_info</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="opae_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="fpga_port_region_info::index" title='fpga_port_region_info::index' data-ref="fpga_port_region_info::index">index</dfn>;</td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PORT_REGION_INDEX_STP" data-ref="_M/PORT_REGION_INDEX_STP">PORT_REGION_INDEX_STP</dfn>	(1 &lt;&lt; 1)	/* Signal Tap Region */</u></td></tr>
<tr><th id="264">264</th><td>	<a class="typedef" href="opae_osdep.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64">u64</a> <dfn class="decl field" id="fpga_port_region_info::size" title='fpga_port_region_info::size' data-ref="fpga_port_region_info::size">size</dfn>;	<i>/* Region Size */</i></td></tr>
<tr><th id="265">265</th><td>	<a class="typedef" href="opae_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="decl field" id="fpga_port_region_info::addr" title='fpga_port_region_info::addr' data-ref="fpga_port_region_info::addr">addr</dfn>;	<i>/* Base address of the region */</i></td></tr>
<tr><th id="266">266</th><td>};</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><em>int</em> <dfn class="decl fn" id="opae_bridge_ifpga_get_region_info" title='opae_bridge_ifpga_get_region_info' data-ref="opae_bridge_ifpga_get_region_info">opae_bridge_ifpga_get_region_info</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col2 decl" id="102br" title='br' data-type='struct opae_bridge *' data-ref="102br">br</dfn>,</td></tr>
<tr><th id="269">269</th><td>				      <b>struct</b> <a class="type" href="#fpga_port_region_info" title='fpga_port_region_info' data-ref="fpga_port_region_info">fpga_port_region_info</a> *<dfn class="local col3 decl" id="103info" title='info' data-type='struct fpga_port_region_info *' data-ref="103info">info</dfn>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* Set eventfd information for ifpga port error interrupt */</i></td></tr>
<tr><th id="272">272</th><td><b>struct</b> <dfn class="type def" id="fpga_port_err_irq_set" title='fpga_port_err_irq_set' data-ref="fpga_port_err_irq_set">fpga_port_err_irq_set</dfn> {</td></tr>
<tr><th id="273">273</th><td>	<a class="typedef" href="opae_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl field" id="fpga_port_err_irq_set::evtfd" title='fpga_port_err_irq_set::evtfd' data-ref="fpga_port_err_irq_set::evtfd">evtfd</dfn>;		<i>/* Eventfd handler */</i></td></tr>
<tr><th id="274">274</th><td>};</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><em>int</em> <dfn class="decl fn" id="opae_bridge_ifpga_set_err_irq" title='opae_bridge_ifpga_set_err_irq' data-ref="opae_bridge_ifpga_set_err_irq">opae_bridge_ifpga_set_err_irq</dfn>(<b>struct</b> <a class="type" href="opae_hw_api.h.html#opae_bridge" title='opae_bridge' data-ref="opae_bridge">opae_bridge</a> *<dfn class="local col4 decl" id="104br" title='br' data-type='struct opae_bridge *' data-ref="104br">br</dfn>,</td></tr>
<tr><th id="277">277</th><td>				  <b>struct</b> <a class="type" href="#fpga_port_err_irq_set" title='fpga_port_err_irq_set' data-ref="fpga_port_err_irq_set">fpga_port_err_irq_set</a> *<dfn class="local col5 decl" id="105err_irq_set" title='err_irq_set' data-type='struct fpga_port_err_irq_set *' data-ref="105err_irq_set">err_irq_set</dfn>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="5">endif</span> /* _OPAE_IFPGA_HW_API_H_ */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ifpga_api.c.html'>dpdk/drivers/raw/ifpga_rawdev/base/ifpga_api.c</a><br/>Generated on <em>2018-Jul-21</em> from project dpdk revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
