{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 12:30:29 2019 " "Info: Processing started: Thu May 23 12:30:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Info: Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Info: Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isR controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isMPFC controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isMPFC\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isLW controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isLW\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSW controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isSW\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isBranch controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isBranch\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isReadDigit controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isReadDigit\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isPrintDigit controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isPrintDigit\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isJumpD controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isJumpD\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isJR controller.vhd(19) " "Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable \"isJR\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJR controller.vhd(19) " "Info (10041): Inferred latch for \"isJR\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJumpD controller.vhd(19) " "Info (10041): Inferred latch for \"isJumpD\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isPrintDigit controller.vhd(19) " "Info (10041): Inferred latch for \"isPrintDigit\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isReadDigit controller.vhd(19) " "Info (10041): Inferred latch for \"isReadDigit\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isBranch controller.vhd(19) " "Info (10041): Inferred latch for \"isBranch\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSW controller.vhd(19) " "Info (10041): Inferred latch for \"isSW\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isLW controller.vhd(19) " "Info (10041): Inferred latch for \"isLW\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isMPFC controller.vhd(19) " "Info (10041): Inferred latch for \"isMPFC\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isR controller.vhd(19) " "Info (10041): Inferred latch for \"isR\" at controller.vhd(19)" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isMPFC\$latch " "Warning: Latch isMPFC\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isJumpD\$latch " "Warning: Latch isJumpD\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isReadDigit\$latch " "Warning: Latch isReadDigit\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isPrintDigit\$latch " "Warning: Latch isPrintDigit\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isR\$latch " "Warning: Latch isR\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isLW\$latch " "Warning: Latch isLW\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isSW\$latch " "Warning: Latch isSW\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isBranch\$latch " "Warning: Latch isBranch\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "isJR\$latch " "Warning: Latch isJR\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flush " "Warning: Ports D and ENA on the latch are fed by the same signal flush" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4432 " "Info: Allocated 4432 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 12:30:46 2019 " "Info: Processing ended: Thu May 23 12:30:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
