Analysis & Synthesis report for clp_simples
Sun Jan 29 19:25:02 2017
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |clp_simples|LCD_FPGA:LCD|fsd_est
 10. State Machine - |clp_simples|controlador_escravo:CTRL_S|est
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for single_port_ram:RAM1|altsyncram:ram_rtl_0|altsyncram_1um1:auto_generated
 17. Parameter Settings for User Entity Instance: LCD_FPGA:LCD
 18. Parameter Settings for Inferred Entity Instance: single_port_ram:RAM1|altsyncram:ram_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "LCD_FPGA:LCD"
 21. Port Connectivity Checks: "chip_seletor:CS1"
 22. Port Connectivity Checks: "ULA:ULA1"
 23. Port Connectivity Checks: "controlador_escravo:CTRL_S"
 24. Port Connectivity Checks: "registrador_enderecamento:MAR1"
 25. Port Connectivity Checks: "display_7seg:DP_7"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 29 19:25:02 2017         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; clp_simples                                   ;
; Top-level Entity Name              ; clp_simples                                   ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 353                                           ;
;     Total combinational functions  ; 259                                           ;
;     Dedicated logic registers      ; 188                                           ;
; Total registers                    ; 188                                           ;
; Total pins                         ; 54                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 4,096                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; clp_simples        ; clp_simples        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                              ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; clp_simples.vhd                                      ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd                                      ;
; contador_programa.vhd                                ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/contador_programa.vhd                                ;
; registrador_enderecamento.vhd                        ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_enderecamento.vhd                        ;
; registrador_instrucao.vhd                            ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_instrucao.vhd                            ;
; ram_256_16.vhd                                       ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/ram_256_16.vhd                                       ;
; controlador_escravo.vhd                              ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd                              ;
; display_7seg.vhd                                     ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd                                     ;
; escrita_LCD.vhd                                      ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd                                      ;
; registrador_temporario.vhd                           ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_temporario.vhd                           ;
; registrador_a.vhd                                    ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_a.vhd                                    ;
; ULA.vhd                                              ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/ULA.vhd                                              ;
; conversor_ascii.vhd                                  ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd                                  ;
; chip_seletor1.vhd                                    ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor1.vhd                                    ;
; chip_seletor2.vhd                                    ; yes             ; User VHDL File                                        ; /home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor2.vhd                                    ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;
; aglobal110.inc                                       ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc                                 ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                                     ;
; altram.inc                                           ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                                     ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; /home/edson/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                                   ;
; db/altsyncram_1um1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/edson/Documents/Eletronica_Digital/CLP_simples/db/altsyncram_1um1.tdf                               ;
; db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/edson/Documents/Eletronica_Digital/CLP_simples/db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 353           ;
;                                             ;               ;
; Total combinational functions               ; 259           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 148           ;
;     -- 3 input functions                    ; 35            ;
;     -- <=2 input functions                  ; 76            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 213           ;
;     -- arithmetic mode                      ; 46            ;
;                                             ;               ;
; Total registers                             ; 188           ;
;     -- Dedicated logic registers            ; 188           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 54            ;
; Total memory bits                           ; 4096          ;
; Maximum fan-out node                        ; mclk_in~input ;
; Maximum fan-out                             ; 162           ;
; Total fan-out                               ; 1619          ;
; Average fan-out                             ; 2.84          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |clp_simples                              ; 259 (1)           ; 188 (0)      ; 4096        ; 0            ; 0       ; 0         ; 54   ; 0            ; |clp_simples                                                                          ;              ;
;    |LCD_FPGA:LCD|                         ; 100 (100)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|LCD_FPGA:LCD                                                             ;              ;
;    |chip_seletor2:CS2|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|chip_seletor2:CS2                                                        ;              ;
;    |contador_programa:PC1|                ; 34 (34)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|contador_programa:PC1                                                    ;              ;
;    |controlador_escravo:CTRL_S|           ; 15 (15)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|controlador_escravo:CTRL_S                                               ;              ;
;    |conversor_ascii:CONV|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|conversor_ascii:CONV                                                     ;              ;
;    |display_7seg:DP_7|                    ; 46 (46)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|display_7seg:DP_7                                                        ;              ;
;    |registrador_A:REG_A1|                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|registrador_A:REG_A1                                                     ;              ;
;    |registrador_enderecamento:MAR1|       ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|registrador_enderecamento:MAR1                                           ;              ;
;    |registrador_instrucao:IR1|            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|registrador_instrucao:IR1                                                ;              ;
;    |registrador_temporario:REG_T1|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|registrador_temporario:REG_T1                                            ;              ;
;    |single_port_ram:RAM1|                 ; 24 (24)           ; 49 (49)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|single_port_ram:RAM1                                                     ;              ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|single_port_ram:RAM1|altsyncram:ram_rtl_0                                ;              ;
;          |altsyncram_1um1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |clp_simples|single_port_ram:RAM1|altsyncram:ram_rtl_0|altsyncram_1um1:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+
; single_port_ram:RAM1|altsyncram:ram_rtl_0|altsyncram_1um1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clp_simples|LCD_FPGA:LCD|fsd_est                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                    ; fsd_est.returnHome ; fsd_est.P31 ; fsd_est.P30 ; fsd_est.P29 ; fsd_est.P28 ; fsd_est.P27 ; fsd_est.P26 ; fsd_est.P25 ; fsd_est.P24 ; fsd_est.P23 ; fsd_est.P22 ; fsd_est.P21 ; fsd_est.P20 ; fsd_est.P19 ; fsd_est.P18 ; fsd_est.P17 ; fsd_est.P16 ; fsd_est.posicionaAbaixo ; fsd_est.P15 ; fsd_est.P14 ; fsd_est.P13 ; fsd_est.P12 ; fsd_est.P11 ; fsd_est.P10 ; fsd_est.P9 ; fsd_est.P8 ; fsd_est.P7 ; fsd_est.P6 ; fsd_est.P5 ; fsd_est.P4 ; fsd_est.P3 ; fsd_est.P2 ; fsd_est.P1 ; fsd_est.P0 ; fsd_est.entryMode ; fsd_est.displayControl ; fsd_est.clearDisplay ; fsd_est.functionSet4 ; fsd_est.functionSet3 ; fsd_est.functionSet2 ; fsd_est.functionSet1 ;
+-------------------------+--------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; fsd_est.functionSet1    ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; fsd_est.functionSet2    ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; fsd_est.functionSet3    ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; fsd_est.functionSet4    ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.clearDisplay    ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.displayControl  ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 1                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.entryMode       ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P0              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P1              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P2              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P3              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P4              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P5              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P6              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P7              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P8              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P9              ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P10             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P11             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P12             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P13             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P14             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P15             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.posicionaAbaixo ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P16             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P17             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P18             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P19             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P20             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P21             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P22             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P23             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P24             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P25             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P26             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P27             ; 0                  ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P28             ; 0                  ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P29             ; 0                  ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P30             ; 0                  ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.P31             ; 0                  ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; fsd_est.returnHome      ; 1                  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                       ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0                      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+-------------------------+--------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |clp_simples|controlador_escravo:CTRL_S|est                             ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; est.e8 ; est.e7 ; est.e6 ; est.e5 ; est.e4 ; est.e3 ; est.e2 ; est.e1 ; est.e0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; est.e0 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; est.e1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; est.e2 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; est.e3 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; est.e4 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; est.e5 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; est.e6 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; est.e7 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; est.e8 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+----------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                          ; Reason for Removal                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------+
; chip_seletor:CS1|out_array[1..15]                                                      ; Merged with chip_seletor:CS1|out_array[0]    ;
; registrador_A:REG_A1|q                                                                 ; Merged with registrador_A:REG_A1|c           ;
; controlador_escravo:CTRL_S|C[5]                                                        ; Merged with controlador_escravo:CTRL_S|C[4]  ;
; controlador_escravo:CTRL_S|C[7]                                                        ; Merged with controlador_escravo:CTRL_S|C[10] ;
; chip_seletor:CS1|out_array[0]                                                          ; Stuck at GND due to stuck port data_in       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47] ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 35                                                 ;                                              ;
+----------------------------------------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; single_port_ram:RAM1|ram_rtl_0_bypass[18] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[24] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[22] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[20] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[40] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[38] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[36] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[34] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[32] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[30] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[28] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[26] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[48] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[46] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[44] ; 1       ;
; single_port_ram:RAM1|ram_rtl_0_bypass[42] ; 1       ;
; Total number of inverted registers = 16   ;         ;
+-------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                 ;
+-------------------------------------------+--------------------------------+
; Register Name                             ; RAM Name                       ;
+-------------------------------------------+--------------------------------+
; single_port_ram:RAM1|ram_rtl_0_bypass[0]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[1]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[2]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[3]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[4]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[5]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[6]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[7]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[8]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[9]  ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[10] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[11] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[12] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[13] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[14] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[15] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[16] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[17] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[18] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[19] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[20] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[21] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[22] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[23] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[24] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[25] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[26] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[27] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[28] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[29] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[30] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[31] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[32] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[33] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[34] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[35] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[36] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[37] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[38] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[39] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[40] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[41] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[42] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[43] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[44] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[45] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[46] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[47] ; single_port_ram:RAM1|ram_rtl_0 ;
; single_port_ram:RAM1|ram_rtl_0_bypass[48] ; single_port_ram:RAM1|ram_rtl_0 ;
+-------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |clp_simples|contador_programa:PC1|p[2]           ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |clp_simples|contador_programa:PC1|p[0]           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |clp_simples|registrador_enderecamento:MAR1|Mux7  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |clp_simples|controlador_escravo:CTRL_S|Selector7 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for single_port_ram:RAM1|altsyncram:ram_rtl_0|altsyncram_1um1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_FPGA:LCD ;
+-----------------+-------+---------------------------------+
; Parameter Name  ; Value ; Type                            ;
+-----------------+-------+---------------------------------+
; fsd_Clk_divider ; 40000 ; Signed Integer                  ;
+-----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: single_port_ram:RAM1|altsyncram:ram_rtl_0                 ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                            ; Untyped        ;
; WIDTH_A                            ; 16                                                   ; Untyped        ;
; WIDTHAD_A                          ; 8                                                    ; Untyped        ;
; NUMWORDS_A                         ; 256                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 16                                                   ; Untyped        ;
; WIDTHAD_B                          ; 8                                                    ; Untyped        ;
; NUMWORDS_B                         ; 256                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1um1                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; single_port_ram:RAM1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 16                                        ;
;     -- NUMWORDS_B                         ; 256                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "LCD_FPGA:LCD"               ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; fsd_reset            ; Input ; Info     ; Stuck at VCC ;
; fsd_selecionachar    ; Input ; Info     ; Stuck at GND ;
; fsd_ativaescrita     ; Input ; Info     ; Stuck at GND ;
; fsd_enderecoescritax ; Input ; Info     ; Stuck at GND ;
; fsd_enderecoescritay ; Input ; Info     ; Stuck at GND ;
; fsd_dadosembinario   ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "chip_seletor:CS1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; es   ; Input ; Info     ; Stuck at GND       ;
; r_es ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+-----------------------------------------+
; Port Connectivity Checks: "ULA:ULA1"    ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reg_a ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlador_escravo:CTRL_S"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "registrador_enderecamento:MAR1" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; z_mar ; Input ; Info     ; Stuck at GND                    ;
; i_mar ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_7seg:DP_7"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 29 19:24:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clp_simples -c clp_simples
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file clp_simples.vhd
    Info: Found design unit 1: clp_simples-clp
    Info: Found entity 1: clp_simples
Info: Found 2 design units, including 1 entities, in source file contador_programa.vhd
    Info: Found design unit 1: contador_programa-pc
    Info: Found entity 1: contador_programa
Info: Found 2 design units, including 1 entities, in source file registrador_enderecamento.vhd
    Info: Found design unit 1: registrador_enderecamento-mar
    Info: Found entity 1: registrador_enderecamento
Info: Found 2 design units, including 1 entities, in source file registrador_instrucao.vhd
    Info: Found design unit 1: registrador_instrucao-ri
    Info: Found entity 1: registrador_instrucao
Info: Found 2 design units, including 1 entities, in source file ram_256_16.vhd
    Info: Found design unit 1: single_port_ram-rtl
    Info: Found entity 1: single_port_ram
Info: Found 2 design units, including 1 entities, in source file controlador_escravo.vhd
    Info: Found design unit 1: controlador_escravo-slave_ctrl
    Info: Found entity 1: controlador_escravo
Info: Found 2 design units, including 1 entities, in source file divisor_freq_1hz.vhd
    Info: Found design unit 1: divisor_freq_1hz-div_freq
    Info: Found entity 1: divisor_freq_1hz
Info: Found 2 design units, including 1 entities, in source file debounce.vhd
    Info: Found design unit 1: Debounce-Behavioral
    Info: Found entity 1: Debounce
Info: Found 2 design units, including 1 entities, in source file display_7seg.vhd
    Info: Found design unit 1: display_7seg-rtl
    Info: Found entity 1: display_7seg
Info: Found 2 design units, including 1 entities, in source file escrita_LCD.vhd
    Info: Found design unit 1: LCD_FPGA-LCD_ME
    Info: Found entity 1: LCD_FPGA
Info: Found 2 design units, including 1 entities, in source file registrador_temporario.vhd
    Info: Found design unit 1: registrador_temporario-reg_t
    Info: Found entity 1: registrador_temporario
Info: Found 2 design units, including 1 entities, in source file registrador_a.vhd
    Info: Found design unit 1: registrador_A-reg_temp
    Info: Found entity 1: registrador_A
Info: Found 2 design units, including 1 entities, in source file ULA.vhd
    Info: Found design unit 1: ULA-logic
    Info: Found entity 1: ULA
Info: Found 2 design units, including 1 entities, in source file conversor_ascii.vhd
    Info: Found design unit 1: conversor_ascii-conversor
    Info: Found entity 1: conversor_ascii
Info: Found 2 design units, including 1 entities, in source file chip_seletor1.vhd
    Info: Found design unit 1: chip_seletor-selec
    Info: Found entity 1: chip_seletor
Info: Found 2 design units, including 1 entities, in source file chip_seletor2.vhd
    Info: Found design unit 1: chip_seletor2-selec
    Info: Found entity 1: chip_seletor2
Info: Found 2 design units, including 1 entities, in source file controlador_mestre.vhd
    Info: Found design unit 1: controlador_mestre-master_ctrl
    Info: Found entity 1: controlador_mestre
Info: Found 2 design units, including 1 entities, in source file porta_es.vhd
    Info: Found design unit 1: porta_es-es
    Info: Found entity 1: porta_es
Info: Found 2 design units, including 1 entities, in source file scan_delay.vhd
    Info: Found design unit 1: scan_delay-delay
    Info: Found entity 1: scan_delay
Info: Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info: Found design unit 1: D_FF-Behavioral
    Info: Found entity 1: D_FF
Info: Elaborating entity "clp_simples" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(278): object "display_enabled" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(284): used explicit default value for signal "ES_BUS" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(286): object "M_Z_PC" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(286): used explicit default value for signal "M_Z_MAR" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(286): used explicit default value for signal "M_I_MAR" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(287): object "M_Z_A" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(288): used explicit default value for signal "M_R_ES" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(295): used explicit default value for signal "M_REG_A_RFEED" because signal was never assigned a value
Warning (10034): Output port "m_IR" at clp_simples.vhd(16) has no driver
Info: Elaborating entity "display_7seg" for hierarchy "display_7seg:DP_7"
Warning (10492): VHDL Process Statement warning at display_7seg.vhd(48): signal "contador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "contador_programa" for hierarchy "contador_programa:PC1"
Info: Elaborating entity "registrador_enderecamento" for hierarchy "registrador_enderecamento:MAR1"
Info: Elaborating entity "registrador_instrucao" for hierarchy "registrador_instrucao:IR1"
Info: Elaborating entity "single_port_ram" for hierarchy "single_port_ram:RAM1"
Info: Elaborating entity "controlador_escravo" for hierarchy "controlador_escravo:CTRL_S"
Warning (10541): VHDL Signal Declaration warning at controlador_escravo.vhd(9): used implicit default value for signal "Z_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "ULA" for hierarchy "ULA:ULA1"
Info: Elaborating entity "registrador_A" for hierarchy "registrador_A:REG_A1"
Info: Elaborating entity "registrador_temporario" for hierarchy "registrador_temporario:REG_T1"
Info: Elaborating entity "chip_seletor" for hierarchy "chip_seletor:CS1"
Info: Elaborating entity "chip_seletor2" for hierarchy "chip_seletor2:CS2"
Info: Elaborating entity "LCD_FPGA" for hierarchy "LCD_FPGA:LCD"
Warning (10036): Verilog HDL or VHDL warning at escrita_LCD.vhd(49): object "fsd_RAM" assigned a value but never read
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(54): signal "fsd_EnderecoEscritaY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(55): signal "fsd_EnderecoEscritaX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(56): signal "fsd_Reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(130): signal "data_pc_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(134): signal "data_pc_out_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(150): signal "data_mar_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(154): signal "data_mar_out_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(170): signal "data_ir_out_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(174): signal "data_ir_out_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(178): signal "data_ir_out_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(182): signal "data_ir_out_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(198): signal "data_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(214): signal "data_t_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(230): signal "data_a_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "conversor_ascii" for hierarchy "conversor_ascii:CONV"
Info (10041): Inferred latch for "data_a_out[0]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[1]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[2]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[3]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[4]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[5]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[6]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_a_out[7]" at conversor_ascii.vhd(194)
Info (10041): Inferred latch for "data_t_out[0]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[1]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[2]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[3]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[4]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[5]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[6]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_t_out[7]" at conversor_ascii.vhd(191)
Info (10041): Inferred latch for "data_d_out[0]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[1]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[2]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[3]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[4]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[5]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[6]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_d_out[7]" at conversor_ascii.vhd(188)
Info (10041): Inferred latch for "data_mar_out_2[0]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[1]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[2]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[3]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[4]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[5]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[6]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_2[7]" at conversor_ascii.vhd(170)
Info (10041): Inferred latch for "data_mar_out_1[0]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[1]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[2]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[3]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[4]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[5]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[6]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_mar_out_1[7]" at conversor_ascii.vhd(152)
Info (10041): Inferred latch for "data_pc_out_2[0]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[1]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[2]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[3]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[4]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[5]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[6]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_2[7]" at conversor_ascii.vhd(134)
Info (10041): Inferred latch for "data_pc_out_1[0]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[1]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[2]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[3]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[4]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[5]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[6]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_pc_out_1[7]" at conversor_ascii.vhd(116)
Info (10041): Inferred latch for "data_ir_out_4[0]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[1]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[2]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[3]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[4]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[5]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[6]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_4[7]" at conversor_ascii.vhd(98)
Info (10041): Inferred latch for "data_ir_out_3[0]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[1]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[2]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[3]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[4]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[5]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[6]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_3[7]" at conversor_ascii.vhd(81)
Info (10041): Inferred latch for "data_ir_out_2[0]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[1]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[2]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[3]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[4]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[5]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[6]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_2[7]" at conversor_ascii.vhd(64)
Info (10041): Inferred latch for "data_ir_out_1[0]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[1]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[2]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[3]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[4]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[5]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[6]" at conversor_ascii.vhd(46)
Info (10041): Inferred latch for "data_ir_out_1[7]" at conversor_ascii.vhd(46)
Warning: Inferred RAM node "single_port_ram:RAM1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "single_port_ram:RAM1|ram_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "single_port_ram:RAM1|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "single_port_ram:RAM1|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/clp_simples.ram0_single_port_ram_7cbe84f1.hdl.mif"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1um1.tdf
    Info: Found entity 1: altsyncram_1um1
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "m_IR[0]" is stuck at GND
    Warning (13410): Pin "m_IR[1]" is stuck at GND
    Warning (13410): Pin "m_IR[2]" is stuck at GND
    Warning (13410): Pin "m_IR[3]" is stuck at GND
    Warning (13410): Pin "m_IR[4]" is stuck at GND
    Warning (13410): Pin "m_IR[5]" is stuck at GND
    Warning (13410): Pin "m_IR[6]" is stuck at GND
    Warning (13410): Pin "m_IR[7]" is stuck at GND
    Warning (13410): Pin "m_IR[8]" is stuck at GND
    Warning (13410): Pin "m_IR[9]" is stuck at GND
    Warning (13410): Pin "m_IR[10]" is stuck at GND
    Warning (13410): Pin "m_IR[11]" is stuck at GND
    Warning (13410): Pin "m_IR[12]" is stuck at GND
    Warning (13410): Pin "m_IR[13]" is stuck at GND
    Warning (13410): Pin "m_IR[14]" is stuck at GND
    Warning (13410): Pin "m_IR[15]" is stuck at GND
    Warning (13410): Pin "display_in[5]" is stuck at VCC
    Warning (13410): Pin "RW" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "m_Continue_btn"
    Warning (15610): No output dependent on input pin "temp_keys[0]"
    Warning (15610): No output dependent on input pin "temp_keys[1]"
    Warning (15610): No output dependent on input pin "temp_keys[2]"
    Warning (15610): No output dependent on input pin "temp_keys[3]"
Info: Implemented 444 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 45 output pins
    Info: Implemented 374 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 292 megabytes
    Info: Processing ended: Sun Jan 29 19:25:02 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


