Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 01:01:04 2023
| Host         : Andew-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fourCounter_timing_summary_routed.rpt -pb fourCounter_timing_summary_routed.pb -rpx fourCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : fourCounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cd/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.961        0.000                      0                   56        0.104        0.000                      0                   56        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             6.961        0.000                      0                   56        0.104        0.000                      0                   56        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        myClock                     
(none)                      myClock       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        6.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 downn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.940ns (31.234%)  route 2.070ns (68.766%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  downn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  downn_reg[3]/Q
                         net (fo=9, routed)           1.221     6.831    c3/downn[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I2_O)        0.152     6.983 r  c3/outt[2]_i_2/O
                         net (fo=1, routed)           0.849     7.832    c3/outt[2]_i_2_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.164 r  c3/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.164    c3/outt[2]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    c3/clock_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.031    15.125    c3/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.934ns (31.543%)  route 2.027ns (68.457%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.153    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.839     6.448    c2/a[2][2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.152     6.600 r  c2/outt[2]_i_3__1/O
                         net (fo=7, routed)           1.189     7.788    c2/outt[2]_i_3__1_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  c2/downn[3]_i_1/O
                         net (fo=1, routed)           0.000     8.114    c2_n_2
    SLICE_X62Y36         FDRE                                         r  downn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  downn_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    15.111    downn_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.934ns (34.206%)  route 1.797ns (65.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.153    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.839     6.448    c2/a[2][2]
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.152     6.600 r  c2/outt[2]_i_3__1/O
                         net (fo=7, routed)           0.958     7.558    c2/outt[2]_i_3__1_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.884 r  c2/downn[2]_i_1/O
                         net (fo=1, routed)           0.000     7.884    c2_n_7
    SLICE_X62Y36         FDRE                                         r  downn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  downn_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)        0.031    15.111    downn_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 downn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.937ns (35.254%)  route 1.721ns (64.746%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  downn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  downn_reg[2]/Q
                         net (fo=9, routed)           1.047     6.657    c2/downn[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I2_O)        0.154     6.811 r  c2/outt[2]_i_2/O
                         net (fo=1, routed)           0.674     7.485    c2/outt[2]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.327     7.812 r  c2/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.812    c2/outt[2]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.854    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.032    15.111    c2/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.002ns (37.779%)  route 1.650ns (62.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.155    clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  upp_reg[0]/Q
                         net (fo=6, routed)           0.838     6.512    c0/upp[0]
    SLICE_X65Y36         LUT4 (Prop_lut4_I2_O)        0.152     6.664 r  c0/outt[1]_i_2/O
                         net (fo=1, routed)           0.812     7.476    c0/outt[1]_i_2_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332     7.808 r  c0/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.808    c0/outt[1]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)        0.031    15.125    c0/outt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.937ns (35.469%)  route 1.705ns (64.531%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.155    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  c1/outt_reg[1]/Q
                         net (fo=8, routed)           0.852     6.464    c1/a[1][1]
    SLICE_X61Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.618 r  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.852     7.470    c1/outt[2]_i_3__0_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.327     7.797 r  c1/downn[1]_i_1/O
                         net (fo=1, routed)           0.000     7.797    c1_n_9
    SLICE_X63Y37         FDRE                                         r  downn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  downn_reg[1]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.031    15.129    downn_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.937ns (35.482%)  route 1.704ns (64.518%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.155    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  c1/outt_reg[1]/Q
                         net (fo=8, routed)           0.852     6.464    c1/a[1][1]
    SLICE_X61Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.618 f  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.851     7.469    c1/outt[2]_i_3__0_n_0
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.796 r  c1/boutt_i_1/O
                         net (fo=1, routed)           0.000     7.796    c1/boutt_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  c1/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    c1/clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  c1/boutt_reg/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.031    15.129    c1/boutt_reg
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.965ns (36.159%)  route 1.704ns (63.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.155    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  c1/outt_reg[1]/Q
                         net (fo=8, routed)           0.852     6.464    c1/a[1][1]
    SLICE_X61Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.618 r  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.851     7.469    c1/outt[2]_i_3__0_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.355     7.824 r  c1/coutt_i_1/O
                         net (fo=1, routed)           0.000     7.824    c1/coutt_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  c1/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    c1/clock_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  c1/coutt_reg/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y37         FDRE (Setup_fdre_C_D)        0.075    15.173    c1/coutt_reg
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 c0/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.704ns (27.862%)  route 1.823ns (72.138%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  c0/outt_reg[1]/Q
                         net (fo=9, routed)           0.989     6.599    c0/a[0][1]
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.723 r  c0/upp[1]_i_2/O
                         net (fo=3, routed)           0.834     7.557    c1/upp_reg[2]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.681 r  c1/upp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.681    c1_n_2
    SLICE_X62Y35         FDRE                                         r  upp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    clock_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  upp_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    15.125    upp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 c0/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.704ns (28.130%)  route 1.799ns (71.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  c0/outt_reg[1]/Q
                         net (fo=9, routed)           0.989     6.599    c0/a[0][1]
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.723 r  c0/upp[1]_i_2/O
                         net (fo=3, routed)           0.810     7.533    c1/upp_reg[2]
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  c1/upp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.657    c1_n_4
    SLICE_X62Y37         FDRE                                         r  upp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.856    clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  upp_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y37         FDRE (Setup_fdre_C_D)        0.032    15.127    upp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s5/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s5/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.475    s5/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  s5/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  s5/state_reg/Q
                         net (fo=1, routed)           0.052     1.668    s5/state
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  s5/outt_i_1__4/O
                         net (fo=1, routed)           0.000     1.713    s5/outt
    SLICE_X64Y37         FDRE                                         r  s5/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    s5/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  s5/outt_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.609    s5/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 s7/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s7/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    s7/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s7/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  s7/state_reg/Q
                         net (fo=1, routed)           0.080     1.697    s7/state
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  s7/outt_i_1__6/O
                         net (fo=1, routed)           0.000     1.742    s7/outt
    SLICE_X64Y38         FDRE                                         r  s7/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s7/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s7/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.121     1.610    s7/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 s1/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    s1/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s1/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  s1/state_reg/Q
                         net (fo=1, routed)           0.087     1.704    s1/state
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  s1/outt_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    s1/outt
    SLICE_X64Y38         FDRE                                         r  s1/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s1/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s1/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.120     1.609    s1/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.663%)  route 0.097ns (34.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  upp_reg[3]/Q
                         net (fo=7, routed)           0.097     1.712    c3/upp[0]
    SLICE_X63Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  c3/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    c3/outt[2]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    c3/clock_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.092     1.579    c3/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 s3/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    s3/clock_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  s3/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.148     1.622 f  s3/state_reg/Q
                         net (fo=1, routed)           0.059     1.681    s3/state
    SLICE_X64Y35         LUT2 (Prop_lut2_I1_O)        0.098     1.779 r  s3/outt_i_1__2/O
                         net (fo=1, routed)           0.000     1.779    s3/outt
    SLICE_X64Y35         FDRE                                         r  s3/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    s3/clock_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  s3/outt_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.120     1.594    s3/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 s4/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    s4/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s4/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.148     1.624 f  s4/state_reg/Q
                         net (fo=1, routed)           0.059     1.683    s4/state
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.098     1.781 r  s4/outt_i_1__3/O
                         net (fo=1, routed)           0.000     1.781    s4/outt
    SLICE_X64Y39         FDRE                                         r  s4/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s4/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s4/outt_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.120     1.596    s4/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 s6/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s6/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    s6/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s6/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  s6/state_reg/Q
                         net (fo=1, routed)           0.138     1.755    s6/state
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  s6/outt_i_1__5/O
                         net (fo=1, routed)           0.000     1.800    s6/outt
    SLICE_X64Y38         FDRE                                         r  s6/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s6/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s6/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.121     1.610    s6/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 s2/state_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    s2/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s2/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  s2/state_reg/Q
                         net (fo=1, routed)           0.139     1.756    s2/state
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  s2/outt_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    s2/outt
    SLICE_X64Y38         FDRE                                         r  s2/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s2/clock_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  s2/outt_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.121     1.610    s2/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 c0/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.178%)  route 0.151ns (44.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c0/outt_reg[1]/Q
                         net (fo=9, routed)           0.151     1.766    c0/a[0][1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  c0/upp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    c0_n_0
    SLICE_X64Y37         FDRE                                         r  upp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  upp_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.121     1.611    upp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 c0/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.853%)  route 0.153ns (45.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c0/outt_reg[1]/Q
                         net (fo=9, routed)           0.153     1.768    c0/a[0][1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  c0/downn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    c0_n_3
    SLICE_X64Y37         FDRE                                         r  downn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  downn_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.120     1.610    downn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   downn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   downn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   downn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   downn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   upp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   upp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   upp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   upp_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y36   c0/outt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   downn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   downn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   downn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   upp_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 4.388ns (57.992%)  route 3.179ns (42.008%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  num_reg[3]/Q
                         net (fo=7, routed)           1.022     1.540    e/Q[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.146     1.686 r  e/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.157     3.843    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724     7.566 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.566    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.429ns (58.687%)  route 3.118ns (41.313%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           1.014     1.532    e/Q[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.152     1.684 r  e/out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.104     3.788    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759     7.547 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.547    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.460ns  (logic 4.146ns (55.581%)  route 3.314ns (44.419%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           1.022     1.540    e/Q[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.664 r  e/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.292     3.956    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.460 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.460    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 4.173ns (56.219%)  route 3.250ns (43.781%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.861     1.379    e/Q[1]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.503 r  e/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.389     3.892    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.424 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.424    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 4.178ns (57.256%)  route 3.119ns (42.744%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           1.014     1.532    e/Q[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.656 r  e/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.105     3.761    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.296 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.296    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 4.389ns (60.806%)  route 2.829ns (39.194%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[2]/Q
                         net (fo=7, routed)           0.878     1.396    e/Q[2]
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.153     1.549 r  e/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.950     3.500    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.218 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.218    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.171ns (58.338%)  route 2.979ns (41.662%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[2]/Q
                         net (fo=7, routed)           0.878     1.396    e/Q[2]
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.124     1.520 r  e/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.100     3.621    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.150 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.150    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 4.114ns (67.149%)  route 2.013ns (32.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  anode_reg[2]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anode_reg[2]/Q
                         net (fo=1, routed)           2.013     2.432    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.695     6.127 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.127    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.966ns (67.392%)  route 1.919ns (32.608%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  anode_reg[3]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[3]/Q
                         net (fo=1, routed)           1.919     2.375    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.885 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.885    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.955ns (67.881%)  route 1.871ns (32.119%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  anode_reg[1]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.871     2.327    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.827 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.827    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.226ns (63.637%)  route 0.129ns (36.363%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.129     0.257    clkcou[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I1_O)        0.098     0.355 r  anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    anode[0]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.458%)  route 0.130ns (36.542%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.130     0.258    clkcou[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I1_O)        0.098     0.356 r  anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    anode[1]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.230ns (63.864%)  route 0.130ns (36.136%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.130     0.258    clkcou[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.102     0.360 r  anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.360    anode[2]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.227ns (56.028%)  route 0.178ns (43.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.178     0.306    c0/Q[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.099     0.405 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.227ns (55.091%)  route 0.185ns (44.909%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.185     0.313    clkcou[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.099     0.412 r  anode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.412    anode[3]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.227ns (55.091%)  route 0.185ns (44.909%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.185     0.313    clkcou[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I1_O)        0.099     0.412 r  clkcou[1]_i_1/O
                         net (fo=1, routed)           0.000     0.412    clkcou[1]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  clkcou_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.227ns (48.179%)  route 0.244ns (51.821%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.244     0.372    c0/Q[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.099     0.471 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.471    c0_n_9
    SLICE_X64Y36         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.227ns (46.597%)  route 0.260ns (53.403%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.260     0.388    c0/Q[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.099     0.487 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.487    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.226ns (43.605%)  route 0.292ns (56.395%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.292     0.420    c0/Q[1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I3_O)        0.098     0.518 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.518    c0_n_7
    SLICE_X64Y36         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.226ns (36.086%)  route 0.400ns (63.914%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.400     0.528    clkcou[0]
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.098     0.626 r  clkcou[0]_i_1/O
                         net (fo=1, routed)           0.000     0.626    clkcou[0]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  clkcou_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  myClock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.817ns  (logic 0.580ns (31.920%)  route 1.237ns (68.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.155    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  c1/outt_reg[1]/Q
                         net (fo=8, routed)           1.237     6.848    c0/a[1][1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.972 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.972    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.640ns  (logic 0.642ns (39.156%)  route 0.998ns (60.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.153    c2/clock_IBUF_BUFG
    SLICE_X60Y36         FDSE                                         r  c2/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDSE (Prop_fdse_C_Q)         0.518     5.671 r  c2/outt_reg[0]/Q
                         net (fo=7, routed)           0.998     6.669    c0/a[2][0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.793 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.793    c0_n_9
    SLICE_X64Y36         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.580ns (36.133%)  route 1.025ns (63.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.154    c1/clock_IBUF_BUFG
    SLICE_X61Y37         FDSE                                         r  c1/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  c1/outt_reg[3]/Q
                         net (fo=12, routed)          1.025     6.635    c0/a[1][3]
    SLICE_X64Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     6.759    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.418ns  (logic 0.580ns (40.913%)  route 0.838ns (59.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.153    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.838     6.447    c0/a[2][2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.571 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.571    c0_n_7
    SLICE_X64Y36         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c0/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c0/outt_reg[2]/Q
                         net (fo=8, routed)           0.115     1.731    c0/a[0][2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    c0_n_7
    SLICE_X64Y36         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.091%)  route 0.152ns (44.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    c0/clock_IBUF_BUFG
    SLICE_X63Y36         FDSE                                         r  c0/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  c0/outt_reg[0]/Q
                         net (fo=10, routed)          0.152     1.767    c0/a[0][0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    c0_n_9
    SLICE_X64Y36         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.577%)  route 0.175ns (48.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    c3/clock_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c3/outt_reg[1]/Q
                         net (fo=7, routed)           0.175     1.790    c0/a[3][1]
    SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    c0_n_8
    SLICE_X64Y36         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.907%)  route 0.202ns (52.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    c3/clock_IBUF_BUFG
    SLICE_X61Y35         FDSE                                         r  c3/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  c3/outt_reg[3]/Q
                         net (fo=10, routed)          0.202     1.816    c0/a[3][3]
    SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    c0_n_6
    SLICE_X64Y36         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  myClock

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.689ns (23.142%)  route 5.610ns (76.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.194     7.176    c1/outt_reg[2]_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.300 r  c1/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.300    c1/outt[1]_i_1_n_0
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515     4.856    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c0/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.273ns  (logic 1.689ns (23.228%)  route 5.583ns (76.772%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.167     7.149    c0/outt_reg[2]_1
    SLICE_X65Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.273 r  c0/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.273    c0/outt[1]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514     4.855    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c2/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.198ns  (logic 1.717ns (23.858%)  route 5.481ns (76.142%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.064     7.046    c2/outt_reg[2]_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I3_O)        0.152     7.198 r  c2/coutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.198    c2/coutt_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  c2/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513     4.854    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/coutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c2/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.172ns  (logic 1.689ns (23.554%)  route 5.483ns (76.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.066     7.048    c2/outt_reg[2]_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.172 r  c2/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.172    c2/outt[1]_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513     4.854    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c2/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.689ns (23.561%)  route 5.481ns (76.439%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.064     7.046    c2/outt_reg[2]_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.170 r  c2/boutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.170    c2/boutt_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  c2/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513     4.854    c2/clock_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  c2/boutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.141ns  (logic 1.689ns (23.656%)  route 5.452ns (76.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.035     7.017    c1/outt_reg[2]_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  c1/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.141    c1/outt[2]_i_1_n_0
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515     4.856    c1/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  c1/outt_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c3/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.689ns (24.345%)  route 5.250ns (75.655%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.833     6.815    c3/btnu
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.939 r  c3/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.939    c3/outt[2]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514     4.855    c3/clock_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c3/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 1.689ns (24.380%)  route 5.240ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.823     6.805    c3/btnu
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  c3/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.929    c3/outt[1]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514     4.855    c3/clock_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  c3/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c0/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.689ns (24.408%)  route 5.232ns (75.592%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.815     6.797    c0/outt_reg[2]_1
    SLICE_X65Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  c0/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.921    c0/outt[2]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514     4.855    c0/clock_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  c0/outt_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c3/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.796ns  (logic 1.714ns (25.227%)  route 5.081ns (74.773%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.416     5.858    c3/btnc_IBUF
    SLICE_X60Y35         LUT2 (Prop_lut2_I1_O)        0.124     5.982 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.665     6.647    c3/btnu
    SLICE_X62Y36         LUT5 (Prop_lut5_I3_O)        0.149     6.796 r  c3/coutt_i_1__1/O
                         net (fo=1, routed)           0.000     6.796    c3/coutt_i_1__1_n_0
    SLICE_X62Y36         FDRE                                         r  c3/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514     4.855    c3/clock_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  c3/coutt_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            s1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.237ns (40.775%)  route 0.344ns (59.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.344     0.580    s1/sw_IBUF[0]
    SLICE_X65Y38         FDRE                                         r  s1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s1/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s1/state_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            s3/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.223ns (36.951%)  route 0.380ns (63.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.380     0.602    s3/sw_IBUF[0]
    SLICE_X64Y35         FDRE                                         r  s3/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    s3/clock_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  s3/state_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            s5/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.221ns (33.655%)  route 0.436ns (66.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.436     0.657    s5/sw_IBUF[0]
    SLICE_X65Y37         FDRE                                         r  s5/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    s5/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  s5/state_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            s7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.220ns (32.367%)  route 0.460ns (67.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.460     0.681    s7/sw_IBUF[0]
    SLICE_X65Y38         FDRE                                         r  s7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s7/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s7/state_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            s0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.223ns (31.084%)  route 0.495ns (68.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.495     0.718    s0/sw_IBUF[0]
    SLICE_X65Y37         FDRE                                         r  s0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    s0/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  s0/state_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            s6/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.232ns (31.401%)  route 0.506ns (68.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.506     0.738    s6/sw_IBUF[0]
    SLICE_X65Y38         FDRE                                         r  s6/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s6/clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  s6/state_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            s4/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.224ns (29.890%)  route 0.526ns (70.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.526     0.750    s4/sw_IBUF[0]
    SLICE_X64Y39         FDRE                                         r  s4/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s4/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s4/state_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            s3/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.268ns (35.471%)  route 0.487ns (64.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.487     0.709    s3/sw_IBUF[0]
    SLICE_X64Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.754 r  s3/outt_i_1__2/O
                         net (fo=1, routed)           0.000     0.754    s3/outt
    SLICE_X64Y35         FDRE                                         r  s3/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    s3/clock_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  s3/outt_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            s4/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.269ns (35.151%)  route 0.497ns (64.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.497     0.721    s4/sw_IBUF[0]
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.766 r  s4/outt_i_1__3/O
                         net (fo=1, routed)           0.000     0.766    s4/outt
    SLICE_X64Y39         FDRE                                         r  s4/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    s4/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  s4/outt_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            s5/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.266ns (34.650%)  route 0.502ns (65.350%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.502     0.723    s5/sw_IBUF[0]
    SLICE_X64Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  s5/outt_i_1__4/O
                         net (fo=1, routed)           0.000     0.768    s5/outt
    SLICE_X64Y37         FDRE                                         r  s5/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.989    s5/clock_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  s5/outt_reg/C





