<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>systolic_array</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.674</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_35_2>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_126_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_126_1>
                <VITIS_LOOP_35_2.2>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_143_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_143_2>
                    <VITIS_LOOP_153_4>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_153_4>
                </VITIS_LOOP_35_2.2>
                <VITIS_LOOP_93_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_98_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_98_2>
                </VITIS_LOOP_93_1>
                <VITIS_LOOP_178_5>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_214_6>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_214_6>
                </VITIS_LOOP_178_5>
                <VITIS_LOOP_226_7>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_226_7>
                <VITIS_LOOP_56_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_60_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </VITIS_LOOP_56_1>
                <VITIS_LOOP_71_3>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_75_4>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_75_4>
                </VITIS_LOOP_71_3>
                <VITIS_LOOP_178_5>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_214_6>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_214_6>
                </VITIS_LOOP_178_5>
                <VITIS_LOOP_226_7>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_226_7>
                <VITIS_LOOP_56_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_60_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </VITIS_LOOP_56_1>
                <VITIS_LOOP_71_3>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_75_4>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_75_4>
                </VITIS_LOOP_71_3>
                <VITIS_LOOP_126_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_126_1>
                <VITIS_LOOP_35_2.13>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_143_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_143_2>
                    <VITIS_LOOP_153_4>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_153_4>
                </VITIS_LOOP_35_2.13>
                <VITIS_LOOP_93_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_98_2>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_98_2>
                </VITIS_LOOP_93_1>
            </VITIS_LOOP_35_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>final_systolic_array_hls/systolic_array.cpp:3</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_35_2>
                    <Name>VITIS_LOOP_35_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>final_systolic_array_hls/systolic_array.cpp:35</SourceLocation>
                    <VITIS_LOOP_126_1>
                        <Name>VITIS_LOOP_126_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                    </VITIS_LOOP_126_1>
                    <VITIS_LOOP_35_2.2>
                        <Name>VITIS_LOOP_35_2.2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_143_2>
                            <Name>VITIS_LOOP_143_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_143_2>
                        <VITIS_LOOP_153_4>
                            <Name>VITIS_LOOP_153_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_153_4>
                    </VITIS_LOOP_35_2.2>
                    <VITIS_LOOP_93_1>
                        <Name>VITIS_LOOP_93_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_98_2>
                            <Name>VITIS_LOOP_98_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:94~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_98_2>
                    </VITIS_LOOP_93_1>
                    <VITIS_LOOP_178_5>
                        <Name>VITIS_LOOP_178_5</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_214_6>
                            <Name>VITIS_LOOP_214_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:179~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_214_6>
                    </VITIS_LOOP_178_5>
                    <VITIS_LOOP_226_7>
                        <Name>VITIS_LOOP_226_7</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                    </VITIS_LOOP_226_7>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_60_2>
                            <Name>VITIS_LOOP_60_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:57~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_60_2>
                    </VITIS_LOOP_56_1>
                    <VITIS_LOOP_71_3>
                        <Name>VITIS_LOOP_71_3</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_75_4>
                            <Name>VITIS_LOOP_75_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:72~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_75_4>
                    </VITIS_LOOP_71_3>
                    <VITIS_LOOP_178_5>
                        <Name>VITIS_LOOP_178_5</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_214_6>
                            <Name>VITIS_LOOP_214_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:215~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_214_6>
                    </VITIS_LOOP_178_5>
                    <VITIS_LOOP_226_7>
                        <Name>VITIS_LOOP_226_7</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                    </VITIS_LOOP_226_7>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_60_2>
                            <Name>VITIS_LOOP_60_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:61~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_60_2>
                    </VITIS_LOOP_56_1>
                    <VITIS_LOOP_71_3>
                        <Name>VITIS_LOOP_71_3</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_75_4>
                            <Name>VITIS_LOOP_75_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:76~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_75_4>
                    </VITIS_LOOP_71_3>
                    <VITIS_LOOP_126_1>
                        <Name>VITIS_LOOP_126_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                    </VITIS_LOOP_126_1>
                    <VITIS_LOOP_35_2.13>
                        <Name>VITIS_LOOP_35_2.13</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_143_2>
                            <Name>VITIS_LOOP_143_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_143_2>
                        <VITIS_LOOP_153_4>
                            <Name>VITIS_LOOP_153_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:154~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_153_4>
                    </VITIS_LOOP_35_2.13>
                    <VITIS_LOOP_93_1>
                        <Name>VITIS_LOOP_93_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        <VITIS_LOOP_98_2>
                            <Name>VITIS_LOOP_98_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/pe_cycle.h:99~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                        </VITIS_LOOP_98_2>
                    </VITIS_LOOP_93_1>
                </VITIS_LOOP_35_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>27</BRAM_18K>
            <DSP>10</DSP>
            <FF>6891</FF>
            <LUT>9516</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inputStream_TDATA</name>
            <Object>inputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>160</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputStream_TVALID</name>
            <Object>inputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputStream_TREADY</name>
            <Object>inputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputStream_TDATA</name>
            <Object>outputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>160</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputStream_TVALID</name>
            <Object>outputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputStream_TREADY</name>
            <Object>outputStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>systolic_array</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_23_1_fu_3707</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_23_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3707</ID>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_52_4_fu_3715</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_52_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3715</ID>
                </Instance>
            </InstancesList>
            <BindInstances>produced_isWeight_U produced_isRealPart_U produced_needsMultiply_U produced_destPE_U produced_real_U produced_imag_U produced_startOfFrame_U add_ln35_fu_3905_p2 itemsIngested_1_fu_3998_p2 add_ln136_fu_4035_p2 add_ln137_fu_4052_p2 grp_fu_3759_p2 add_ln145_fu_4117_p2 sub_i_fu_4126_p2 add_ln154_fu_4158_p2 add_ln156_fu_4171_p2 grp_fu_3771_p2 add_ln99_fu_4240_p2 add_ln101_fu_4253_p2 grp_fu_3777_p2 grp_fu_3777_p2 grp_fu_3759_p2 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 producedCount_1_fu_4275_p2 producedCount_2_fu_4302_p2 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 grp_fu_3771_p2 add_ln215_fu_4339_p2 add_ln217_fu_4352_p2 i_3_fu_4369_p2 grp_fu_3759_p2 add_ln226_fu_4385_p2 add_ln228_fu_4412_p2 grp_fu_3771_p2 grp_fu_3771_p2 add_ln61_fu_4482_p2 add_ln63_fu_4495_p2 i_7_fu_4522_p2 grp_fu_3759_p2 i_13_fu_4533_p2 grp_fu_3771_p2 add_ln76_fu_4589_p2 add_ln78_fu_4602_p2 grp_fu_3759_p2 itemsIngested_3_fu_4712_p2 add_ln136_1_fu_4749_p2 add_ln137_1_fu_4766_p2 grp_fu_3799_p2 add_ln145_1_fu_4831_p2 sub_i_1_fu_4840_p2 add_ln154_1_fu_4872_p2 add_ln156_1_fu_4885_p2 grp_fu_3811_p2 add_ln99_1_fu_4954_p2 grp_fu_3877_p2 grp_fu_3817_p2 grp_fu_3817_p2 grp_fu_3799_p2 fmul_32ns_32ns_32_2_max_dsp_1_U7 fmul_32ns_32ns_32_2_max_dsp_1_U8 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 producedCount_6_fu_4984_p2 producedCount_7_fu_5012_p2 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 faddfsub_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 grp_fu_3811_p2 add_ln215_1_fu_5049_p2 add_ln217_1_fu_5062_p2 i_18_fu_5079_p2 grp_fu_3799_p2 add_ln226_1_fu_5095_p2 add_ln228_1_fu_5122_p2 grp_fu_3811_p2 grp_fu_3811_p2 add_ln61_1_fu_5192_p2 add_ln63_1_fu_5205_p2 i_22_fu_5232_p2 grp_fu_3799_p2 i_28_fu_5243_p2 grp_fu_3811_p2 add_ln76_1_fu_5299_p2 grp_fu_3877_p2 grp_fu_3799_p2 systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_3_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_9_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_7_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_5_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_fifo_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1_fifo_U systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2_fifo_U control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_23_1</Name>
            <Loops>
                <VITIS_LOOP_23_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1>
                        <Name>VITIS_LOOP_23_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>final_systolic_array_hls/systolic_array.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_23_1>
                            <Name>VITIS_LOOP_23_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/systolic_array.cpp:23</SourceLocation>
                        </VITIS_LOOP_23_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>44</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_52_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>final_systolic_array_hls/systolic_array.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_4>
                            <Name>VITIS_LOOP_52_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/systolic_array.cpp:52</SourceLocation>
                        </VITIS_LOOP_52_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>systolic_array</Name>
            <Loops>
                <VITIS_LOOP_35_2>
                    <VITIS_LOOP_126_1/>
                    <VITIS_LOOP_35_2.2>
                        <VITIS_LOOP_143_2/>
                        <VITIS_LOOP_153_4/>
                    </VITIS_LOOP_35_2.2>
                    <VITIS_LOOP_93_1>
                        <VITIS_LOOP_98_2/>
                    </VITIS_LOOP_93_1>
                    <VITIS_LOOP_178_5>
                        <VITIS_LOOP_214_6/>
                    </VITIS_LOOP_178_5>
                    <VITIS_LOOP_226_7/>
                    <VITIS_LOOP_56_1>
                        <VITIS_LOOP_60_2/>
                    </VITIS_LOOP_56_1>
                    <VITIS_LOOP_71_3>
                        <VITIS_LOOP_75_4/>
                    </VITIS_LOOP_71_3>
                    <VITIS_LOOP_178_5>
                        <VITIS_LOOP_214_6/>
                    </VITIS_LOOP_178_5>
                    <VITIS_LOOP_226_7/>
                    <VITIS_LOOP_56_1>
                        <VITIS_LOOP_60_2/>
                    </VITIS_LOOP_56_1>
                    <VITIS_LOOP_71_3>
                        <VITIS_LOOP_75_4/>
                    </VITIS_LOOP_71_3>
                    <VITIS_LOOP_126_1/>
                    <VITIS_LOOP_35_2.13>
                        <VITIS_LOOP_143_2/>
                        <VITIS_LOOP_153_4/>
                    </VITIS_LOOP_35_2.13>
                    <VITIS_LOOP_93_1>
                        <VITIS_LOOP_98_2/>
                    </VITIS_LOOP_93_1>
                </VITIS_LOOP_35_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.674</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_2>
                        <Name>VITIS_LOOP_35_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_126_1>
                            <Name>VITIS_LOOP_126_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_126_1>
                        <VITIS_LOOP_35_2.2>
                            <Name>VITIS_LOOP_35_2.2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_143_2>
                                <Name>VITIS_LOOP_143_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_143_2>
                            <VITIS_LOOP_153_4>
                                <Name>VITIS_LOOP_153_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_153_4>
                        </VITIS_LOOP_35_2.2>
                        <VITIS_LOOP_93_1>
                            <Name>VITIS_LOOP_93_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_98_2>
                                <Name>VITIS_LOOP_98_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_98_2>
                        </VITIS_LOOP_93_1>
                        <VITIS_LOOP_178_5>
                            <Name>VITIS_LOOP_178_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_214_6>
                                <Name>VITIS_LOOP_214_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_214_6>
                        </VITIS_LOOP_178_5>
                        <VITIS_LOOP_226_7>
                            <Name>VITIS_LOOP_226_7</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_226_7>
                        <VITIS_LOOP_56_1>
                            <Name>VITIS_LOOP_56_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_60_2>
                                <Name>VITIS_LOOP_60_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_60_2>
                        </VITIS_LOOP_56_1>
                        <VITIS_LOOP_71_3>
                            <Name>VITIS_LOOP_71_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_75_4>
                                <Name>VITIS_LOOP_75_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_75_4>
                        </VITIS_LOOP_71_3>
                        <VITIS_LOOP_178_5>
                            <Name>VITIS_LOOP_178_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_214_6>
                                <Name>VITIS_LOOP_214_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_214_6>
                        </VITIS_LOOP_178_5>
                        <VITIS_LOOP_226_7>
                            <Name>VITIS_LOOP_226_7</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_226_7>
                        <VITIS_LOOP_56_1>
                            <Name>VITIS_LOOP_56_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_60_2>
                                <Name>VITIS_LOOP_60_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_60_2>
                        </VITIS_LOOP_56_1>
                        <VITIS_LOOP_71_3>
                            <Name>VITIS_LOOP_71_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_75_4>
                                <Name>VITIS_LOOP_75_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_75_4>
                        </VITIS_LOOP_71_3>
                        <VITIS_LOOP_126_1>
                            <Name>VITIS_LOOP_126_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_126_1>
                        <VITIS_LOOP_35_2.13>
                            <Name>VITIS_LOOP_35_2.13</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_143_2>
                                <Name>VITIS_LOOP_143_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_143_2>
                            <VITIS_LOOP_153_4>
                                <Name>VITIS_LOOP_153_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_153_4>
                        </VITIS_LOOP_35_2.13>
                        <VITIS_LOOP_93_1>
                            <Name>VITIS_LOOP_93_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_98_2>
                                <Name>VITIS_LOOP_98_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_98_2>
                        </VITIS_LOOP_93_1>
                    </VITIS_LOOP_35_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>final_systolic_array_hls/systolic_array.cpp:3</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_35_2>
                            <Name>VITIS_LOOP_35_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>final_systolic_array_hls/systolic_array.cpp:35</SourceLocation>
                            <VITIS_LOOP_126_1>
                                <Name>VITIS_LOOP_126_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                            </VITIS_LOOP_126_1>
                            <VITIS_LOOP_35_2.2>
                                <Name>VITIS_LOOP_35_2.2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_143_2>
                                    <Name>VITIS_LOOP_143_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_143_2>
                                <VITIS_LOOP_153_4>
                                    <Name>VITIS_LOOP_153_4</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_153_4>
                            </VITIS_LOOP_35_2.2>
                            <VITIS_LOOP_93_1>
                                <Name>VITIS_LOOP_93_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_98_2>
                                    <Name>VITIS_LOOP_98_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:94~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_98_2>
                            </VITIS_LOOP_93_1>
                            <VITIS_LOOP_178_5>
                                <Name>VITIS_LOOP_178_5</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_214_6>
                                    <Name>VITIS_LOOP_214_6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:179~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_214_6>
                            </VITIS_LOOP_178_5>
                            <VITIS_LOOP_226_7>
                                <Name>VITIS_LOOP_226_7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                            </VITIS_LOOP_226_7>
                            <VITIS_LOOP_56_1>
                                <Name>VITIS_LOOP_56_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_60_2>
                                    <Name>VITIS_LOOP_60_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:57~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_60_2>
                            </VITIS_LOOP_56_1>
                            <VITIS_LOOP_71_3>
                                <Name>VITIS_LOOP_71_3</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_75_4>
                                    <Name>VITIS_LOOP_75_4</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:72~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_75_4>
                            </VITIS_LOOP_71_3>
                            <VITIS_LOOP_178_5>
                                <Name>VITIS_LOOP_178_5</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:178~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_214_6>
                                    <Name>VITIS_LOOP_214_6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:215~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_214_6>
                            </VITIS_LOOP_178_5>
                            <VITIS_LOOP_226_7>
                                <Name>VITIS_LOOP_226_7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:226~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                            </VITIS_LOOP_226_7>
                            <VITIS_LOOP_56_1>
                                <Name>VITIS_LOOP_56_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:56~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_60_2>
                                    <Name>VITIS_LOOP_60_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:61~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_60_2>
                            </VITIS_LOOP_56_1>
                            <VITIS_LOOP_71_3>
                                <Name>VITIS_LOOP_71_3</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:71~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_75_4>
                                    <Name>VITIS_LOOP_75_4</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:76~final_systolic_array_hls/pe_cycle.h:236~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_75_4>
                            </VITIS_LOOP_71_3>
                            <VITIS_LOOP_126_1>
                                <Name>VITIS_LOOP_126_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:137~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                            </VITIS_LOOP_126_1>
                            <VITIS_LOOP_35_2.13>
                                <Name>VITIS_LOOP_35_2.13</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_143_2>
                                    <Name>VITIS_LOOP_143_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:145~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_143_2>
                                <VITIS_LOOP_153_4>
                                    <Name>VITIS_LOOP_153_4</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:154~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_153_4>
                            </VITIS_LOOP_35_2.13>
                            <VITIS_LOOP_93_1>
                                <Name>VITIS_LOOP_93_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>final_systolic_array_hls/pe_cycle.h:93~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                <VITIS_LOOP_98_2>
                                    <Name>VITIS_LOOP_98_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>final_systolic_array_hls/pe_cycle.h:99~final_systolic_array_hls/pe_cycle.h:165~final_systolic_array_hls/systolic_array.cpp:39</SourceLocation>
                                </VITIS_LOOP_98_2>
                            </VITIS_LOOP_93_1>
                        </VITIS_LOOP_35_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>27</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6891</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9516</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_isWeight_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_isWeight"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_isRealPart_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_isRealPart"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_needsMultiply_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_needsMultiply"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_destPE_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="2 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_destPE"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_real_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_real"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_imag_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_imag"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="produced_startOfFrame_U" SOURCE="final_systolic_array_hls/pe_cycle.h:171" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="produced_startOfFrame"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_3905_p2" SOURCE="final_systolic_array_hls/systolic_array.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="itemsIngested_1_fu_3998_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="itemsIngested_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_4035_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_4052_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3759_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_4117_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.2" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_4126_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_4158_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_4171_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3771_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i34_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_4240_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_4253_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3777_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3777_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3759_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_35_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="outR"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_35_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="outI"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="producedCount_1_fu_4275_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:199" STORAGESUBTYPE="" URAM="0" VARIABLE="producedCount_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="producedCount_2_fu_4302_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="producedCount_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="accumR"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="accumI"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:187" STORAGESUBTYPE="" URAM="0" VARIABLE="accumR_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="accumI_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3771_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub114_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_4339_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_4352_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:217" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_4369_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:220" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3759_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_4385_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_4412_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3771_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3771_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_4482_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_4495_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_4522_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3759_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_4533_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:80" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3771_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub29_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_4589_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_4602_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3759_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="itemsIngested_3_fu_4712_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="itemsIngested_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_4749_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_4766_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.13" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3799_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add11_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_4831_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.13" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_1_fu_4840_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_4872_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2.13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_4885_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3811_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i34_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_98_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_4954_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3877_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3817_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3817_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3799_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_35_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U7" SOURCE="final_systolic_array_hls/pe_cycle.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="VITIS_LOOP_35_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U8" SOURCE="final_systolic_array_hls/pe_cycle.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_35_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="outR_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_35_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="outI_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="producedCount_6_fu_4984_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:210" STORAGESUBTYPE="" URAM="0" VARIABLE="producedCount_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="producedCount_7_fu_5012_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="producedCount_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="accumR_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="accumI_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="final_systolic_array_hls/pe_cycle.h:187" STORAGESUBTYPE="" URAM="0" VARIABLE="accumR_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="VITIS_LOOP_178_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="final_systolic_array_hls/pe_cycle.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="accumI_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3811_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub114_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_1_fu_5049_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_1_fu_5062_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:217" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_5079_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:220" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_5" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3799_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_1_fu_5095_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_1_fu_5122_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln228_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_226_7" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3811_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3811_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_5192_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_5205_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_5232_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3799_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_5243_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:80" STORAGESUBTYPE="" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3811_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub29_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_5299_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3877_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3799_p2" SOURCE="final_systolic_array_hls/pe_cycle.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_3_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_9_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_7_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_5_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15"/>
                <BindNode BINDTYPE="storage" BRAM="9" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_fifo_U" SOURCE="" STORAGESIZE="160 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams"/>
                <BindNode BINDTYPE="storage" BRAM="9" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1_fifo_U" SOURCE="" STORAGESIZE="160 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1"/>
                <BindNode BINDTYPE="storage" BRAM="9" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2_fifo_U" SOURCE="" STORAGESIZE="160 32 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inputStream" index="0" direction="in" srcType="stream&lt;MBItem, 0&gt;&amp;" srcSize="160">
            <hwRefs>
                <hwRef type="interface" interface="inputStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outputStream" index="1" direction="out" srcType="stream&lt;MBItem, 0&gt;&amp;" srcSize="160">
            <hwRefs>
                <hwRef type="interface" interface="outputStream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="accumulateMode" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="accumulateMode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="totalCycles" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="totalCycles" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="accumulateMode" access="W" description="Data signal of accumulateMode" range="32">
                    <fields>
                        <field offset="0" width="1" name="accumulateMode" access="W" description="Bit 0 to 0 of accumulateMode"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="totalCycles" access="W" description="Data signal of totalCycles" range="32">
                    <fields>
                        <field offset="0" width="32" name="totalCycles" access="W" description="Bit 31 to 0 of totalCycles"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="accumulateMode"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="totalCycles"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:inputStream:outputStream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inputStream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="160" portPrefix="inputStream_">
            <ports>
                <port>inputStream_TDATA</port>
                <port>inputStream_TREADY</port>
                <port>inputStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="inputStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputStream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="160" portPrefix="outputStream_">
            <ports>
                <port>outputStream_TDATA</port>
                <port>outputStream_TREADY</port>
                <port>outputStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="outputStream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">accumulateMode, 0x10, 32, W, Data signal of accumulateMode, </column>
                    <column name="s_axi_control">totalCycles, 0x18, 32, W, Data signal of totalCycles, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="inputStream">in, both, 160, 1, 1</column>
                    <column name="outputStream">out, both, 160, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inputStream">in, stream&lt;MBItem 0&gt;&amp;</column>
                    <column name="outputStream">out, stream&lt;MBItem 0&gt;&amp;</column>
                    <column name="accumulateMode">in, bool</column>
                    <column name="totalCycles">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="inputStream">inputStream, interface, </column>
                    <column name="outputStream">outputStream, interface, </column>
                    <column name="accumulateMode">s_axi_control, register, name=accumulateMode offset=0x10 range=32</column>
                    <column name="totalCycles">s_axi_control, register, name=totalCycles offset=0x18 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="final_systolic_array_hls/pe_cycle.h:16" status="valid" parentFunction="complexmul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="final_systolic_array_hls/pe_cycle.h:54" status="valid" parentFunction="passdownwithpriority" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="final_systolic_array_hls/pe_cycle.h:91" status="valid" parentFunction="passdown_loadphase" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="final_systolic_array_hls/pe_cycle.h:120" status="valid" parentFunction="pe_cycle" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="final_systolic_array_hls/systolic_array.cpp:9" status="valid" parentFunction="systolic_array" variable="inputStream" isDirective="0" options="axis port=inputStream"/>
        <Pragma type="interface" location="final_systolic_array_hls/systolic_array.cpp:10" status="valid" parentFunction="systolic_array" variable="outputStream" isDirective="0" options="axis port=outputStream"/>
        <Pragma type="interface" location="final_systolic_array_hls/systolic_array.cpp:11" status="valid" parentFunction="systolic_array" variable="accumulateMode" isDirective="0" options="s_axilite port=accumulateMode"/>
        <Pragma type="interface" location="final_systolic_array_hls/systolic_array.cpp:12" status="valid" parentFunction="systolic_array" variable="totalCycles" isDirective="0" options="s_axilite port=totalCycles"/>
        <Pragma type="interface" location="final_systolic_array_hls/systolic_array.cpp:13" status="valid" parentFunction="systolic_array" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="final_systolic_array_hls/systolic_array.cpp:16" status="valid" parentFunction="systolic_array" variable="peState" isDirective="0" options="variable=peState complete dim=1"/>
        <Pragma type="stream" location="final_systolic_array_hls/systolic_array.cpp:19" status="valid" parentFunction="systolic_array" variable="peStreams" isDirective="0" options="variable=peStreams depth=32"/>
        <Pragma type="array_partition" location="final_systolic_array_hls/systolic_array.cpp:20" status="valid" parentFunction="systolic_array" variable="peStreams" isDirective="0" options="variable=peStreams complete dim=1"/>
        <Pragma type="pipeline" location="final_systolic_array_hls/systolic_array.cpp:24" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="final_systolic_array_hls/systolic_array.cpp:36" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="final_systolic_array_hls/systolic_array.cpp:38" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="final_systolic_array_hls/systolic_array.cpp:53" status="valid" parentFunction="systolic_array" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

