
H745_STAMPR_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a34  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08103ccc  08103ccc  00013ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08103cdc  08103cdc  00013cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08103ce0  08103ce0  00013ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  08103ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000114  10000010  08103cf4  00020010  2**3
                  ALLOC
  7 ._user_heap_stack 00000604  10000124  08103cf4  00020124  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   000186af  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000028af  00000000  00000000  000386ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001308  00000000  00000000  0003afa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000011e0  00000000  00000000  0003c2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003b8e5  00000000  00000000  0003d488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001744f  00000000  00000000  00078d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018fed1  00000000  00000000  000901bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0022008d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000050c4  00000000  00000000  002200e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08103cb4 	.word	0x08103cb4

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08103cb4 	.word	0x08103cb4

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	; (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	; (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	; (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	; (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <DS3231_Read>:

#ifdef ExRTC_IS_DS3231

DS3231_RG_Strc ERTC_lg;

void DS3231_Read(I2C_HandleTypeDef *hi2c){
 8100308:	b580      	push	{r7, lr}
 810030a:	b086      	sub	sp, #24
 810030c:	af04      	add	r7, sp, #16
 810030e:	6078      	str	r0, [r7, #4]
	/* Check by use "ERTC_lg" in live expression
	 * ex. S3231_Read(&hi2c2);
	 * */
	if(hi2c->State == HAL_I2C_STATE_READY){
 8100310:	687b      	ldr	r3, [r7, #4]
 8100312:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8100316:	b2db      	uxtb	r3, r3
 8100318:	2b20      	cmp	r3, #32
 810031a:	d10b      	bne.n	8100334 <DS3231_Read+0x2c>
		HAL_I2C_Mem_Read(hi2c, DS_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT,
 810031c:	2364      	movs	r3, #100	; 0x64
 810031e:	9302      	str	r3, [sp, #8]
 8100320:	2313      	movs	r3, #19
 8100322:	9301      	str	r3, [sp, #4]
 8100324:	4b05      	ldr	r3, [pc, #20]	; (810033c <DS3231_Read+0x34>)
 8100326:	9300      	str	r3, [sp, #0]
 8100328:	2301      	movs	r3, #1
 810032a:	2200      	movs	r2, #0
 810032c:	21d0      	movs	r1, #208	; 0xd0
 810032e:	6878      	ldr	r0, [r7, #4]
 8100330:	f000 ffc2 	bl	81012b8 <HAL_I2C_Mem_Read>
				&ERTC_lg.D8[0], 19, 100);
	}

}
 8100334:	bf00      	nop
 8100336:	3708      	adds	r7, #8
 8100338:	46bd      	mov	sp, r7
 810033a:	bd80      	pop	{r7, pc}
 810033c:	1000002c 	.word	0x1000002c

08100340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100340:	b5b0      	push	{r4, r5, r7, lr}
 8100342:	b082      	sub	sp, #8
 8100344:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100346:	4b3b      	ldr	r3, [pc, #236]	; (8100434 <main+0xf4>)
 8100348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810034c:	4a39      	ldr	r2, [pc, #228]	; (8100434 <main+0xf4>)
 810034e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100352:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100356:	4b37      	ldr	r3, [pc, #220]	; (8100434 <main+0xf4>)
 8100358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810035c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100360:	607b      	str	r3, [r7, #4]
 8100362:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100364:	2001      	movs	r0, #1
 8100366:	f000 ff05 	bl	8101174 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810036a:	f001 fc23 	bl	8101bb4 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810036e:	2201      	movs	r2, #1
 8100370:	2102      	movs	r1, #2
 8100372:	2000      	movs	r0, #0
 8100374:	f001 fba4 	bl	8101ac0 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100378:	4b2f      	ldr	r3, [pc, #188]	; (8100438 <main+0xf8>)
 810037a:	681b      	ldr	r3, [r3, #0]
 810037c:	091b      	lsrs	r3, r3, #4
 810037e:	f003 030f 	and.w	r3, r3, #15
 8100382:	2b07      	cmp	r3, #7
 8100384:	d108      	bne.n	8100398 <main+0x58>
 8100386:	4b2d      	ldr	r3, [pc, #180]	; (810043c <main+0xfc>)
 8100388:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810038c:	4a2b      	ldr	r2, [pc, #172]	; (810043c <main+0xfc>)
 810038e:	f043 0301 	orr.w	r3, r3, #1
 8100392:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100396:	e007      	b.n	81003a8 <main+0x68>
 8100398:	4b28      	ldr	r3, [pc, #160]	; (810043c <main+0xfc>)
 810039a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810039e:	4a27      	ldr	r2, [pc, #156]	; (810043c <main+0xfc>)
 81003a0:	f043 0301 	orr.w	r3, r3, #1
 81003a4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81003a8:	f000 faf0 	bl	810098c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81003ac:	f000 f924 	bl	81005f8 <MX_GPIO_Init>
  MX_TIM17_Init();
 81003b0:	f000 f8fa 	bl	81005a8 <MX_TIM17_Init>
  MX_RTC_Init();
 81003b4:	f000 f892 	bl	81004dc <MX_RTC_Init>
  MX_I2C2_Init();
 81003b8:	f000 f850 	bl	810045c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim17);
 81003bc:	4820      	ldr	r0, [pc, #128]	; (8100440 <main+0x100>)
 81003be:	f003 f9dd 	bl	810377c <HAL_TIM_Base_Start>
	  //SRAM4->state1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
	  //chk2 = SRAM4->state1;
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GetTick() - timestamp_one >= 250){
 81003c2:	f000 fb8b 	bl	8100adc <HAL_GetTick>
 81003c6:	4602      	mov	r2, r0
 81003c8:	4b1e      	ldr	r3, [pc, #120]	; (8100444 <main+0x104>)
 81003ca:	681b      	ldr	r3, [r3, #0]
 81003cc:	1ad3      	subs	r3, r2, r3
 81003ce:	2bf9      	cmp	r3, #249	; 0xf9
 81003d0:	d9f7      	bls.n	81003c2 <main+0x82>
		  timestamp_one = HAL_GetTick();
 81003d2:	f000 fb83 	bl	8100adc <HAL_GetTick>
 81003d6:	4603      	mov	r3, r0
 81003d8:	4a1a      	ldr	r2, [pc, #104]	; (8100444 <main+0x104>)
 81003da:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 81003dc:	2102      	movs	r1, #2
 81003de:	481a      	ldr	r0, [pc, #104]	; (8100448 <main+0x108>)
 81003e0:	f000 fe75 	bl	81010ce <HAL_GPIO_TogglePin>

		  DS3231_Read(&hi2c2);
 81003e4:	4819      	ldr	r0, [pc, #100]	; (810044c <main+0x10c>)
 81003e6:	f7ff ff8f 	bl	8100308 <DS3231_Read>

		  if(HAL_HSEM_Take(1, 1) == HAL_OK){
 81003ea:	2101      	movs	r1, #1
 81003ec:	2001      	movs	r0, #1
 81003ee:	f000 fe89 	bl	8101104 <HAL_HSEM_Take>
 81003f2:	4603      	mov	r3, r0
 81003f4:	2b00      	cmp	r3, #0
 81003f6:	d1e4      	bne.n	81003c2 <main+0x82>
		  		//read RTC NEED TO READ BOTH IN OTHER
		  HAL_RTC_GetTime(&hrtc, &NowTime, RTC_FORMAT_BCD);
 81003f8:	2201      	movs	r2, #1
 81003fa:	4915      	ldr	r1, [pc, #84]	; (8100450 <main+0x110>)
 81003fc:	4815      	ldr	r0, [pc, #84]	; (8100454 <main+0x114>)
 81003fe:	f002 ff20 	bl	8103242 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &NowDate, RTC_FORMAT_BCD);
 8100402:	2201      	movs	r2, #1
 8100404:	4914      	ldr	r1, [pc, #80]	; (8100458 <main+0x118>)
 8100406:	4813      	ldr	r0, [pc, #76]	; (8100454 <main+0x114>)
 8100408:	f002 fffe 	bl	8103408 <HAL_RTC_GetDate>
		  SRAM4->NowTimes = NowTime;
 810040c:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8100410:	4a0f      	ldr	r2, [pc, #60]	; (8100450 <main+0x110>)
 8100412:	1d1c      	adds	r4, r3, #4
 8100414:	4615      	mov	r5, r2
 8100416:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8100418:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810041a:	682b      	ldr	r3, [r5, #0]
 810041c:	6023      	str	r3, [r4, #0]
		  SRAM4->NowDates = NowDate;
 810041e:	f04f 5260 	mov.w	r2, #939524096	; 0x38000000
 8100422:	4b0d      	ldr	r3, [pc, #52]	; (8100458 <main+0x118>)
 8100424:	681b      	ldr	r3, [r3, #0]
 8100426:	6193      	str	r3, [r2, #24]

		  HAL_HSEM_Release(1, 1);
 8100428:	2101      	movs	r1, #1
 810042a:	2001      	movs	r0, #1
 810042c:	f000 fe8e 	bl	810114c <HAL_HSEM_Release>
	  if(HAL_GetTick() - timestamp_one >= 250){
 8100430:	e7c7      	b.n	81003c2 <main+0x82>
 8100432:	bf00      	nop
 8100434:	58024400 	.word	0x58024400
 8100438:	e000ed00 	.word	0xe000ed00
 810043c:	58026400 	.word	0x58026400
 8100440:	100000b0 	.word	0x100000b0
 8100444:	100000fc 	.word	0x100000fc
 8100448:	58021000 	.word	0x58021000
 810044c:	10000040 	.word	0x10000040
 8100450:	10000100 	.word	0x10000100
 8100454:	1000008c 	.word	0x1000008c
 8100458:	10000114 	.word	0x10000114

0810045c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 810045c:	b580      	push	{r7, lr}
 810045e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8100460:	4b1b      	ldr	r3, [pc, #108]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100462:	4a1c      	ldr	r2, [pc, #112]	; (81004d4 <MX_I2C2_Init+0x78>)
 8100464:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00B03FDB;
 8100466:	4b1a      	ldr	r3, [pc, #104]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100468:	4a1b      	ldr	r2, [pc, #108]	; (81004d8 <MX_I2C2_Init+0x7c>)
 810046a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 810046c:	4b18      	ldr	r3, [pc, #96]	; (81004d0 <MX_I2C2_Init+0x74>)
 810046e:	2200      	movs	r2, #0
 8100470:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8100472:	4b17      	ldr	r3, [pc, #92]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100474:	2201      	movs	r2, #1
 8100476:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8100478:	4b15      	ldr	r3, [pc, #84]	; (81004d0 <MX_I2C2_Init+0x74>)
 810047a:	2200      	movs	r2, #0
 810047c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 810047e:	4b14      	ldr	r3, [pc, #80]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100480:	2200      	movs	r2, #0
 8100482:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8100484:	4b12      	ldr	r3, [pc, #72]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100486:	2200      	movs	r2, #0
 8100488:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810048a:	4b11      	ldr	r3, [pc, #68]	; (81004d0 <MX_I2C2_Init+0x74>)
 810048c:	2200      	movs	r2, #0
 810048e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8100490:	4b0f      	ldr	r3, [pc, #60]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100492:	2200      	movs	r2, #0
 8100494:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8100496:	480e      	ldr	r0, [pc, #56]	; (81004d0 <MX_I2C2_Init+0x74>)
 8100498:	f000 fe7e 	bl	8101198 <HAL_I2C_Init>
 810049c:	4603      	mov	r3, r0
 810049e:	2b00      	cmp	r3, #0
 81004a0:	d001      	beq.n	81004a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 81004a2:	f000 f909 	bl	81006b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81004a6:	2100      	movs	r1, #0
 81004a8:	4809      	ldr	r0, [pc, #36]	; (81004d0 <MX_I2C2_Init+0x74>)
 81004aa:	f001 fa71 	bl	8101990 <HAL_I2CEx_ConfigAnalogFilter>
 81004ae:	4603      	mov	r3, r0
 81004b0:	2b00      	cmp	r3, #0
 81004b2:	d001      	beq.n	81004b8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 81004b4:	f000 f900 	bl	81006b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 81004b8:	2100      	movs	r1, #0
 81004ba:	4805      	ldr	r0, [pc, #20]	; (81004d0 <MX_I2C2_Init+0x74>)
 81004bc:	f001 fab3 	bl	8101a26 <HAL_I2CEx_ConfigDigitalFilter>
 81004c0:	4603      	mov	r3, r0
 81004c2:	2b00      	cmp	r3, #0
 81004c4:	d001      	beq.n	81004ca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81004c6:	f000 f8f7 	bl	81006b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 81004ca:	bf00      	nop
 81004cc:	bd80      	pop	{r7, pc}
 81004ce:	bf00      	nop
 81004d0:	10000040 	.word	0x10000040
 81004d4:	40005800 	.word	0x40005800
 81004d8:	00b03fdb 	.word	0x00b03fdb

081004dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 81004dc:	b580      	push	{r7, lr}
 81004de:	b086      	sub	sp, #24
 81004e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 81004e2:	1d3b      	adds	r3, r7, #4
 81004e4:	2200      	movs	r2, #0
 81004e6:	601a      	str	r2, [r3, #0]
 81004e8:	605a      	str	r2, [r3, #4]
 81004ea:	609a      	str	r2, [r3, #8]
 81004ec:	60da      	str	r2, [r3, #12]
 81004ee:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 81004f0:	2300      	movs	r3, #0
 81004f2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 81004f4:	4b2a      	ldr	r3, [pc, #168]	; (81005a0 <MX_RTC_Init+0xc4>)
 81004f6:	4a2b      	ldr	r2, [pc, #172]	; (81005a4 <MX_RTC_Init+0xc8>)
 81004f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 81004fa:	4b29      	ldr	r3, [pc, #164]	; (81005a0 <MX_RTC_Init+0xc4>)
 81004fc:	2200      	movs	r2, #0
 81004fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8100500:	4b27      	ldr	r3, [pc, #156]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100502:	227f      	movs	r2, #127	; 0x7f
 8100504:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8100506:	4b26      	ldr	r3, [pc, #152]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100508:	22ff      	movs	r2, #255	; 0xff
 810050a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 810050c:	4b24      	ldr	r3, [pc, #144]	; (81005a0 <MX_RTC_Init+0xc4>)
 810050e:	2200      	movs	r2, #0
 8100510:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8100512:	4b23      	ldr	r3, [pc, #140]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100514:	2200      	movs	r2, #0
 8100516:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8100518:	4b21      	ldr	r3, [pc, #132]	; (81005a0 <MX_RTC_Init+0xc4>)
 810051a:	2200      	movs	r2, #0
 810051c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 810051e:	4b20      	ldr	r3, [pc, #128]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100520:	2200      	movs	r2, #0
 8100522:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8100524:	481e      	ldr	r0, [pc, #120]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100526:	f002 fd77 	bl	8103018 <HAL_RTC_Init>
 810052a:	4603      	mov	r3, r0
 810052c:	2b00      	cmp	r3, #0
 810052e:	d001      	beq.n	8100534 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8100530:	f000 f8c2 	bl	81006b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8100534:	2300      	movs	r3, #0
 8100536:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x30;
 8100538:	2330      	movs	r3, #48	; 0x30
 810053a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 810053c:	2300      	movs	r3, #0
 810053e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8100540:	2300      	movs	r3, #0
 8100542:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 8100544:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8100548:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 810054a:	1d3b      	adds	r3, r7, #4
 810054c:	2201      	movs	r2, #1
 810054e:	4619      	mov	r1, r3
 8100550:	4813      	ldr	r0, [pc, #76]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100552:	f002 fdd9 	bl	8103108 <HAL_RTC_SetTime>
 8100556:	4603      	mov	r3, r0
 8100558:	2b00      	cmp	r3, #0
 810055a:	d001      	beq.n	8100560 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 810055c:	f000 f8ac 	bl	81006b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8100560:	2306      	movs	r3, #6
 8100562:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 8100564:	2311      	movs	r3, #17
 8100566:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8100568:	2312      	movs	r3, #18
 810056a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 810056c:	2322      	movs	r3, #34	; 0x22
 810056e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8100570:	463b      	mov	r3, r7
 8100572:	2201      	movs	r2, #1
 8100574:	4619      	mov	r1, r3
 8100576:	480a      	ldr	r0, [pc, #40]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100578:	f002 febf 	bl	81032fa <HAL_RTC_SetDate>
 810057c:	4603      	mov	r3, r0
 810057e:	2b00      	cmp	r3, #0
 8100580:	d001      	beq.n	8100586 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 8100582:	f000 f899 	bl	81006b8 <Error_Handler>
  }

  /** Enable the reference Clock input
  */
  if (HAL_RTCEx_SetRefClock(&hrtc) != HAL_OK)
 8100586:	4806      	ldr	r0, [pc, #24]	; (81005a0 <MX_RTC_Init+0xc4>)
 8100588:	f003 f85c 	bl	8103644 <HAL_RTCEx_SetRefClock>
 810058c:	4603      	mov	r3, r0
 810058e:	2b00      	cmp	r3, #0
 8100590:	d001      	beq.n	8100596 <MX_RTC_Init+0xba>
  {
    Error_Handler();
 8100592:	f000 f891 	bl	81006b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8100596:	bf00      	nop
 8100598:	3718      	adds	r7, #24
 810059a:	46bd      	mov	sp, r7
 810059c:	bd80      	pop	{r7, pc}
 810059e:	bf00      	nop
 81005a0:	1000008c 	.word	0x1000008c
 81005a4:	58004000 	.word	0x58004000

081005a8 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 81005a8:	b580      	push	{r7, lr}
 81005aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 81005ac:	4b10      	ldr	r3, [pc, #64]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005ae:	4a11      	ldr	r2, [pc, #68]	; (81005f4 <MX_TIM17_Init+0x4c>)
 81005b0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 479;
 81005b2:	4b0f      	ldr	r3, [pc, #60]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005b4:	f240 12df 	movw	r2, #479	; 0x1df
 81005b8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 81005ba:	4b0d      	ldr	r3, [pc, #52]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005bc:	2200      	movs	r2, #0
 81005be:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 81005c0:	4b0b      	ldr	r3, [pc, #44]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81005c6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81005c8:	4b09      	ldr	r3, [pc, #36]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005ca:	2200      	movs	r2, #0
 81005cc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 81005ce:	4b08      	ldr	r3, [pc, #32]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005d0:	2200      	movs	r2, #0
 81005d2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81005d4:	4b06      	ldr	r3, [pc, #24]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005d6:	2200      	movs	r2, #0
 81005d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 81005da:	4805      	ldr	r0, [pc, #20]	; (81005f0 <MX_TIM17_Init+0x48>)
 81005dc:	f003 f876 	bl	81036cc <HAL_TIM_Base_Init>
 81005e0:	4603      	mov	r3, r0
 81005e2:	2b00      	cmp	r3, #0
 81005e4:	d001      	beq.n	81005ea <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 81005e6:	f000 f867 	bl	81006b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 81005ea:	bf00      	nop
 81005ec:	bd80      	pop	{r7, pc}
 81005ee:	bf00      	nop
 81005f0:	100000b0 	.word	0x100000b0
 81005f4:	40014800 	.word	0x40014800

081005f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81005f8:	b580      	push	{r7, lr}
 81005fa:	b088      	sub	sp, #32
 81005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81005fe:	f107 030c 	add.w	r3, r7, #12
 8100602:	2200      	movs	r2, #0
 8100604:	601a      	str	r2, [r3, #0]
 8100606:	605a      	str	r2, [r3, #4]
 8100608:	609a      	str	r2, [r3, #8]
 810060a:	60da      	str	r2, [r3, #12]
 810060c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810060e:	4b1a      	ldr	r3, [pc, #104]	; (8100678 <MX_GPIO_Init+0x80>)
 8100610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100614:	4a18      	ldr	r2, [pc, #96]	; (8100678 <MX_GPIO_Init+0x80>)
 8100616:	f043 0302 	orr.w	r3, r3, #2
 810061a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810061e:	4b16      	ldr	r3, [pc, #88]	; (8100678 <MX_GPIO_Init+0x80>)
 8100620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100624:	f003 0302 	and.w	r3, r3, #2
 8100628:	60bb      	str	r3, [r7, #8]
 810062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 810062c:	4b12      	ldr	r3, [pc, #72]	; (8100678 <MX_GPIO_Init+0x80>)
 810062e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100632:	4a11      	ldr	r2, [pc, #68]	; (8100678 <MX_GPIO_Init+0x80>)
 8100634:	f043 0310 	orr.w	r3, r3, #16
 8100638:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810063c:	4b0e      	ldr	r3, [pc, #56]	; (8100678 <MX_GPIO_Init+0x80>)
 810063e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100642:	f003 0310 	and.w	r3, r3, #16
 8100646:	607b      	str	r3, [r7, #4]
 8100648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 810064a:	2200      	movs	r2, #0
 810064c:	2102      	movs	r1, #2
 810064e:	480b      	ldr	r0, [pc, #44]	; (810067c <MX_GPIO_Init+0x84>)
 8100650:	f000 fd24 	bl	810109c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8100654:	2302      	movs	r3, #2
 8100656:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100658:	2301      	movs	r3, #1
 810065a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810065c:	2300      	movs	r3, #0
 810065e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100660:	2300      	movs	r3, #0
 8100662:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8100664:	f107 030c 	add.w	r3, r7, #12
 8100668:	4619      	mov	r1, r3
 810066a:	4804      	ldr	r0, [pc, #16]	; (810067c <MX_GPIO_Init+0x84>)
 810066c:	f000 fb66 	bl	8100d3c <HAL_GPIO_Init>

}
 8100670:	bf00      	nop
 8100672:	3720      	adds	r7, #32
 8100674:	46bd      	mov	sp, r7
 8100676:	bd80      	pop	{r7, pc}
 8100678:	58024400 	.word	0x58024400
 810067c:	58021000 	.word	0x58021000

08100680 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
uint64_t micros()
{return _micros + htim17.Instance->CNT;}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8100680:	b4b0      	push	{r4, r5, r7}
 8100682:	b083      	sub	sp, #12
 8100684:	af00      	add	r7, sp, #0
 8100686:	6078      	str	r0, [r7, #4]
 if(htim == &htim17)
 8100688:	687b      	ldr	r3, [r7, #4]
 810068a:	4a09      	ldr	r2, [pc, #36]	; (81006b0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 810068c:	4293      	cmp	r3, r2
 810068e:	d10a      	bne.n	81006a6 <HAL_TIM_PeriodElapsedCallback+0x26>
 {_micros += 65535;}
 8100690:	4b08      	ldr	r3, [pc, #32]	; (81006b4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8100692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100696:	f64f 71ff 	movw	r1, #65535	; 0xffff
 810069a:	1854      	adds	r4, r2, r1
 810069c:	f143 0500 	adc.w	r5, r3, #0
 81006a0:	4b04      	ldr	r3, [pc, #16]	; (81006b4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 81006a2:	e9c3 4500 	strd	r4, r5, [r3]
}
 81006a6:	bf00      	nop
 81006a8:	370c      	adds	r7, #12
 81006aa:	46bd      	mov	sp, r7
 81006ac:	bcb0      	pop	{r4, r5, r7}
 81006ae:	4770      	bx	lr
 81006b0:	100000b0 	.word	0x100000b0
 81006b4:	10000118 	.word	0x10000118

081006b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81006b8:	b480      	push	{r7}
 81006ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81006bc:	b672      	cpsid	i
}
 81006be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81006c0:	e7fe      	b.n	81006c0 <Error_Handler+0x8>
	...

081006c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81006c4:	b480      	push	{r7}
 81006c6:	b083      	sub	sp, #12
 81006c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81006ca:	4b0a      	ldr	r3, [pc, #40]	; (81006f4 <HAL_MspInit+0x30>)
 81006cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81006d0:	4a08      	ldr	r2, [pc, #32]	; (81006f4 <HAL_MspInit+0x30>)
 81006d2:	f043 0302 	orr.w	r3, r3, #2
 81006d6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81006da:	4b06      	ldr	r3, [pc, #24]	; (81006f4 <HAL_MspInit+0x30>)
 81006dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81006e0:	f003 0302 	and.w	r3, r3, #2
 81006e4:	607b      	str	r3, [r7, #4]
 81006e6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81006e8:	bf00      	nop
 81006ea:	370c      	adds	r7, #12
 81006ec:	46bd      	mov	sp, r7
 81006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006f2:	4770      	bx	lr
 81006f4:	58024400 	.word	0x58024400

081006f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 81006f8:	b580      	push	{r7, lr}
 81006fa:	b0b8      	sub	sp, #224	; 0xe0
 81006fc:	af00      	add	r7, sp, #0
 81006fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100700:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100704:	2200      	movs	r2, #0
 8100706:	601a      	str	r2, [r3, #0]
 8100708:	605a      	str	r2, [r3, #4]
 810070a:	609a      	str	r2, [r3, #8]
 810070c:	60da      	str	r2, [r3, #12]
 810070e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100710:	f107 0310 	add.w	r3, r7, #16
 8100714:	22bc      	movs	r2, #188	; 0xbc
 8100716:	2100      	movs	r1, #0
 8100718:	4618      	mov	r0, r3
 810071a:	f003 fac3 	bl	8103ca4 <memset>
  if(hi2c->Instance==I2C2)
 810071e:	687b      	ldr	r3, [r7, #4]
 8100720:	681b      	ldr	r3, [r3, #0]
 8100722:	4a25      	ldr	r2, [pc, #148]	; (81007b8 <HAL_I2C_MspInit+0xc0>)
 8100724:	4293      	cmp	r3, r2
 8100726:	d142      	bne.n	81007ae <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8100728:	2308      	movs	r3, #8
 810072a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 810072c:	2300      	movs	r3, #0
 810072e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100732:	f107 0310 	add.w	r3, r7, #16
 8100736:	4618      	mov	r0, r3
 8100738:	f001 fbc4 	bl	8101ec4 <HAL_RCCEx_PeriphCLKConfig>
 810073c:	4603      	mov	r3, r0
 810073e:	2b00      	cmp	r3, #0
 8100740:	d001      	beq.n	8100746 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8100742:	f7ff ffb9 	bl	81006b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100746:	4b1d      	ldr	r3, [pc, #116]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 8100748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810074c:	4a1b      	ldr	r2, [pc, #108]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 810074e:	f043 0302 	orr.w	r3, r3, #2
 8100752:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100756:	4b19      	ldr	r3, [pc, #100]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 8100758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810075c:	f003 0302 	and.w	r3, r3, #2
 8100760:	60fb      	str	r3, [r7, #12]
 8100762:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8100764:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8100768:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810076c:	2312      	movs	r3, #18
 810076e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100772:	2300      	movs	r3, #0
 8100774:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100778:	2300      	movs	r3, #0
 810077a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 810077e:	2304      	movs	r3, #4
 8100780:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100784:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100788:	4619      	mov	r1, r3
 810078a:	480d      	ldr	r0, [pc, #52]	; (81007c0 <HAL_I2C_MspInit+0xc8>)
 810078c:	f000 fad6 	bl	8100d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8100790:	4b0a      	ldr	r3, [pc, #40]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 8100792:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100796:	4a09      	ldr	r2, [pc, #36]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 8100798:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810079c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81007a0:	4b06      	ldr	r3, [pc, #24]	; (81007bc <HAL_I2C_MspInit+0xc4>)
 81007a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81007a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81007aa:	60bb      	str	r3, [r7, #8]
 81007ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 81007ae:	bf00      	nop
 81007b0:	37e0      	adds	r7, #224	; 0xe0
 81007b2:	46bd      	mov	sp, r7
 81007b4:	bd80      	pop	{r7, pc}
 81007b6:	bf00      	nop
 81007b8:	40005800 	.word	0x40005800
 81007bc:	58024400 	.word	0x58024400
 81007c0:	58020400 	.word	0x58020400

081007c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 81007c4:	b580      	push	{r7, lr}
 81007c6:	b0b8      	sub	sp, #224	; 0xe0
 81007c8:	af00      	add	r7, sp, #0
 81007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81007cc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81007d0:	2200      	movs	r2, #0
 81007d2:	601a      	str	r2, [r3, #0]
 81007d4:	605a      	str	r2, [r3, #4]
 81007d6:	609a      	str	r2, [r3, #8]
 81007d8:	60da      	str	r2, [r3, #12]
 81007da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81007dc:	f107 0310 	add.w	r3, r7, #16
 81007e0:	22bc      	movs	r2, #188	; 0xbc
 81007e2:	2100      	movs	r1, #0
 81007e4:	4618      	mov	r0, r3
 81007e6:	f003 fa5d 	bl	8103ca4 <memset>
  if(hrtc->Instance==RTC)
 81007ea:	687b      	ldr	r3, [r7, #4]
 81007ec:	681b      	ldr	r3, [r3, #0]
 81007ee:	4a21      	ldr	r2, [pc, #132]	; (8100874 <HAL_RTC_MspInit+0xb0>)
 81007f0:	4293      	cmp	r3, r2
 81007f2:	d13b      	bne.n	810086c <HAL_RTC_MspInit+0xa8>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 81007f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 81007f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 81007fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 81007fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100802:	f107 0310 	add.w	r3, r7, #16
 8100806:	4618      	mov	r0, r3
 8100808:	f001 fb5c 	bl	8101ec4 <HAL_RCCEx_PeriphCLKConfig>
 810080c:	4603      	mov	r3, r0
 810080e:	2b00      	cmp	r3, #0
 8100810:	d001      	beq.n	8100816 <HAL_RTC_MspInit+0x52>
    {
      Error_Handler();
 8100812:	f7ff ff51 	bl	81006b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8100816:	4b18      	ldr	r3, [pc, #96]	; (8100878 <HAL_RTC_MspInit+0xb4>)
 8100818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810081a:	4a17      	ldr	r2, [pc, #92]	; (8100878 <HAL_RTC_MspInit+0xb4>)
 810081c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8100820:	6713      	str	r3, [r2, #112]	; 0x70

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100822:	4b15      	ldr	r3, [pc, #84]	; (8100878 <HAL_RTC_MspInit+0xb4>)
 8100824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100828:	4a13      	ldr	r2, [pc, #76]	; (8100878 <HAL_RTC_MspInit+0xb4>)
 810082a:	f043 0302 	orr.w	r3, r3, #2
 810082e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100832:	4b11      	ldr	r3, [pc, #68]	; (8100878 <HAL_RTC_MspInit+0xb4>)
 8100834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100838:	f003 0302 	and.w	r3, r3, #2
 810083c:	60fb      	str	r3, [r7, #12]
 810083e:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PB15     ------> RTC_REFIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8100840:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8100844:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100848:	2302      	movs	r3, #2
 810084a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810084e:	2300      	movs	r3, #0
 8100850:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100854:	2300      	movs	r3, #0
 8100856:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 810085a:	2300      	movs	r3, #0
 810085c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100860:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100864:	4619      	mov	r1, r3
 8100866:	4805      	ldr	r0, [pc, #20]	; (810087c <HAL_RTC_MspInit+0xb8>)
 8100868:	f000 fa68 	bl	8100d3c <HAL_GPIO_Init>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 810086c:	bf00      	nop
 810086e:	37e0      	adds	r7, #224	; 0xe0
 8100870:	46bd      	mov	sp, r7
 8100872:	bd80      	pop	{r7, pc}
 8100874:	58004000 	.word	0x58004000
 8100878:	58024400 	.word	0x58024400
 810087c:	58020400 	.word	0x58020400

08100880 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8100880:	b580      	push	{r7, lr}
 8100882:	b084      	sub	sp, #16
 8100884:	af00      	add	r7, sp, #0
 8100886:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8100888:	687b      	ldr	r3, [r7, #4]
 810088a:	681b      	ldr	r3, [r3, #0]
 810088c:	4a0e      	ldr	r2, [pc, #56]	; (81008c8 <HAL_TIM_Base_MspInit+0x48>)
 810088e:	4293      	cmp	r3, r2
 8100890:	d116      	bne.n	81008c0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8100892:	4b0e      	ldr	r3, [pc, #56]	; (81008cc <HAL_TIM_Base_MspInit+0x4c>)
 8100894:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100898:	4a0c      	ldr	r2, [pc, #48]	; (81008cc <HAL_TIM_Base_MspInit+0x4c>)
 810089a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 810089e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81008a2:	4b0a      	ldr	r3, [pc, #40]	; (81008cc <HAL_TIM_Base_MspInit+0x4c>)
 81008a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81008a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81008ac:	60fb      	str	r3, [r7, #12]
 81008ae:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 81008b0:	2200      	movs	r2, #0
 81008b2:	2100      	movs	r1, #0
 81008b4:	2076      	movs	r0, #118	; 0x76
 81008b6:	f000 f9f8 	bl	8100caa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 81008ba:	2076      	movs	r0, #118	; 0x76
 81008bc:	f000 fa0f 	bl	8100cde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 81008c0:	bf00      	nop
 81008c2:	3710      	adds	r7, #16
 81008c4:	46bd      	mov	sp, r7
 81008c6:	bd80      	pop	{r7, pc}
 81008c8:	40014800 	.word	0x40014800
 81008cc:	58024400 	.word	0x58024400

081008d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81008d0:	b480      	push	{r7}
 81008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81008d4:	e7fe      	b.n	81008d4 <NMI_Handler+0x4>

081008d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81008d6:	b480      	push	{r7}
 81008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81008da:	e7fe      	b.n	81008da <HardFault_Handler+0x4>

081008dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81008dc:	b480      	push	{r7}
 81008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81008e0:	e7fe      	b.n	81008e0 <MemManage_Handler+0x4>

081008e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81008e2:	b480      	push	{r7}
 81008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81008e6:	e7fe      	b.n	81008e6 <BusFault_Handler+0x4>

081008e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81008e8:	b480      	push	{r7}
 81008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81008ec:	e7fe      	b.n	81008ec <UsageFault_Handler+0x4>

081008ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81008ee:	b480      	push	{r7}
 81008f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81008f2:	bf00      	nop
 81008f4:	46bd      	mov	sp, r7
 81008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008fa:	4770      	bx	lr

081008fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81008fc:	b480      	push	{r7}
 81008fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100900:	bf00      	nop
 8100902:	46bd      	mov	sp, r7
 8100904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100908:	4770      	bx	lr

0810090a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810090a:	b480      	push	{r7}
 810090c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810090e:	bf00      	nop
 8100910:	46bd      	mov	sp, r7
 8100912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100916:	4770      	bx	lr

08100918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100918:	b580      	push	{r7, lr}
 810091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810091c:	f000 f8ca 	bl	8100ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100920:	bf00      	nop
 8100922:	bd80      	pop	{r7, pc}

08100924 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8100924:	b580      	push	{r7, lr}
 8100926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8100928:	4802      	ldr	r0, [pc, #8]	; (8100934 <TIM17_IRQHandler+0x10>)
 810092a:	f002 ff97 	bl	810385c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 810092e:	bf00      	nop
 8100930:	bd80      	pop	{r7, pc}
 8100932:	bf00      	nop
 8100934:	100000b0 	.word	0x100000b0

08100938 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100970 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810093c:	f7ff fccc 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100940:	480c      	ldr	r0, [pc, #48]	; (8100974 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100942:	490d      	ldr	r1, [pc, #52]	; (8100978 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100944:	4a0d      	ldr	r2, [pc, #52]	; (810097c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100948:	e002      	b.n	8100950 <LoopCopyDataInit>

0810094a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810094a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810094c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810094e:	3304      	adds	r3, #4

08100950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100954:	d3f9      	bcc.n	810094a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100956:	4a0a      	ldr	r2, [pc, #40]	; (8100980 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100958:	4c0a      	ldr	r4, [pc, #40]	; (8100984 <LoopFillZerobss+0x22>)
  movs r3, #0
 810095a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810095c:	e001      	b.n	8100962 <LoopFillZerobss>

0810095e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810095e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100960:	3204      	adds	r2, #4

08100962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100964:	d3fb      	bcc.n	810095e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100966:	f003 f979 	bl	8103c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810096a:	f7ff fce9 	bl	8100340 <main>
  bx  lr
 810096e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100970:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100974:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100978:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 810097c:	08103ce4 	.word	0x08103ce4
  ldr r2, =_sbss
 8100980:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100984:	10000124 	.word	0x10000124

08100988 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100988:	e7fe      	b.n	8100988 <ADC3_IRQHandler>
	...

0810098c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 810098c:	b580      	push	{r7, lr}
 810098e:	b082      	sub	sp, #8
 8100990:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100992:	4b28      	ldr	r3, [pc, #160]	; (8100a34 <HAL_Init+0xa8>)
 8100994:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100998:	4a26      	ldr	r2, [pc, #152]	; (8100a34 <HAL_Init+0xa8>)
 810099a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810099e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81009a2:	4b24      	ldr	r3, [pc, #144]	; (8100a34 <HAL_Init+0xa8>)
 81009a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81009a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81009ac:	603b      	str	r3, [r7, #0]
 81009ae:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81009b0:	4b21      	ldr	r3, [pc, #132]	; (8100a38 <HAL_Init+0xac>)
 81009b2:	681b      	ldr	r3, [r3, #0]
 81009b4:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81009b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81009bc:	4a1e      	ldr	r2, [pc, #120]	; (8100a38 <HAL_Init+0xac>)
 81009be:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81009c2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81009c4:	4b1c      	ldr	r3, [pc, #112]	; (8100a38 <HAL_Init+0xac>)
 81009c6:	681b      	ldr	r3, [r3, #0]
 81009c8:	4a1b      	ldr	r2, [pc, #108]	; (8100a38 <HAL_Init+0xac>)
 81009ca:	f043 0301 	orr.w	r3, r3, #1
 81009ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81009d0:	2003      	movs	r0, #3
 81009d2:	f000 f95f 	bl	8100c94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81009d6:	f001 f8fb 	bl	8101bd0 <HAL_RCC_GetSysClockFreq>
 81009da:	4602      	mov	r2, r0
 81009dc:	4b15      	ldr	r3, [pc, #84]	; (8100a34 <HAL_Init+0xa8>)
 81009de:	699b      	ldr	r3, [r3, #24]
 81009e0:	0a1b      	lsrs	r3, r3, #8
 81009e2:	f003 030f 	and.w	r3, r3, #15
 81009e6:	4915      	ldr	r1, [pc, #84]	; (8100a3c <HAL_Init+0xb0>)
 81009e8:	5ccb      	ldrb	r3, [r1, r3]
 81009ea:	f003 031f 	and.w	r3, r3, #31
 81009ee:	fa22 f303 	lsr.w	r3, r2, r3
 81009f2:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81009f4:	4b0f      	ldr	r3, [pc, #60]	; (8100a34 <HAL_Init+0xa8>)
 81009f6:	699b      	ldr	r3, [r3, #24]
 81009f8:	f003 030f 	and.w	r3, r3, #15
 81009fc:	4a0f      	ldr	r2, [pc, #60]	; (8100a3c <HAL_Init+0xb0>)
 81009fe:	5cd3      	ldrb	r3, [r2, r3]
 8100a00:	f003 031f 	and.w	r3, r3, #31
 8100a04:	687a      	ldr	r2, [r7, #4]
 8100a06:	fa22 f303 	lsr.w	r3, r2, r3
 8100a0a:	4a0d      	ldr	r2, [pc, #52]	; (8100a40 <HAL_Init+0xb4>)
 8100a0c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100a0e:	4b0c      	ldr	r3, [pc, #48]	; (8100a40 <HAL_Init+0xb4>)
 8100a10:	681b      	ldr	r3, [r3, #0]
 8100a12:	4a0c      	ldr	r2, [pc, #48]	; (8100a44 <HAL_Init+0xb8>)
 8100a14:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100a16:	2000      	movs	r0, #0
 8100a18:	f000 f816 	bl	8100a48 <HAL_InitTick>
 8100a1c:	4603      	mov	r3, r0
 8100a1e:	2b00      	cmp	r3, #0
 8100a20:	d001      	beq.n	8100a26 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100a22:	2301      	movs	r3, #1
 8100a24:	e002      	b.n	8100a2c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100a26:	f7ff fe4d 	bl	81006c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100a2a:	2300      	movs	r3, #0
}
 8100a2c:	4618      	mov	r0, r3
 8100a2e:	3708      	adds	r7, #8
 8100a30:	46bd      	mov	sp, r7
 8100a32:	bd80      	pop	{r7, pc}
 8100a34:	58024400 	.word	0x58024400
 8100a38:	40024400 	.word	0x40024400
 8100a3c:	08103ccc 	.word	0x08103ccc
 8100a40:	10000004 	.word	0x10000004
 8100a44:	10000000 	.word	0x10000000

08100a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100a48:	b580      	push	{r7, lr}
 8100a4a:	b082      	sub	sp, #8
 8100a4c:	af00      	add	r7, sp, #0
 8100a4e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100a50:	4b15      	ldr	r3, [pc, #84]	; (8100aa8 <HAL_InitTick+0x60>)
 8100a52:	781b      	ldrb	r3, [r3, #0]
 8100a54:	2b00      	cmp	r3, #0
 8100a56:	d101      	bne.n	8100a5c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100a58:	2301      	movs	r3, #1
 8100a5a:	e021      	b.n	8100aa0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100a5c:	4b13      	ldr	r3, [pc, #76]	; (8100aac <HAL_InitTick+0x64>)
 8100a5e:	681a      	ldr	r2, [r3, #0]
 8100a60:	4b11      	ldr	r3, [pc, #68]	; (8100aa8 <HAL_InitTick+0x60>)
 8100a62:	781b      	ldrb	r3, [r3, #0]
 8100a64:	4619      	mov	r1, r3
 8100a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8100a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8100a72:	4618      	mov	r0, r3
 8100a74:	f000 f941 	bl	8100cfa <HAL_SYSTICK_Config>
 8100a78:	4603      	mov	r3, r0
 8100a7a:	2b00      	cmp	r3, #0
 8100a7c:	d001      	beq.n	8100a82 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100a7e:	2301      	movs	r3, #1
 8100a80:	e00e      	b.n	8100aa0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100a82:	687b      	ldr	r3, [r7, #4]
 8100a84:	2b0f      	cmp	r3, #15
 8100a86:	d80a      	bhi.n	8100a9e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100a88:	2200      	movs	r2, #0
 8100a8a:	6879      	ldr	r1, [r7, #4]
 8100a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8100a90:	f000 f90b 	bl	8100caa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100a94:	4a06      	ldr	r2, [pc, #24]	; (8100ab0 <HAL_InitTick+0x68>)
 8100a96:	687b      	ldr	r3, [r7, #4]
 8100a98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100a9a:	2300      	movs	r3, #0
 8100a9c:	e000      	b.n	8100aa0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100a9e:	2301      	movs	r3, #1
}
 8100aa0:	4618      	mov	r0, r3
 8100aa2:	3708      	adds	r7, #8
 8100aa4:	46bd      	mov	sp, r7
 8100aa6:	bd80      	pop	{r7, pc}
 8100aa8:	1000000c 	.word	0x1000000c
 8100aac:	10000000 	.word	0x10000000
 8100ab0:	10000008 	.word	0x10000008

08100ab4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100ab4:	b480      	push	{r7}
 8100ab6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100ab8:	4b06      	ldr	r3, [pc, #24]	; (8100ad4 <HAL_IncTick+0x20>)
 8100aba:	781b      	ldrb	r3, [r3, #0]
 8100abc:	461a      	mov	r2, r3
 8100abe:	4b06      	ldr	r3, [pc, #24]	; (8100ad8 <HAL_IncTick+0x24>)
 8100ac0:	681b      	ldr	r3, [r3, #0]
 8100ac2:	4413      	add	r3, r2
 8100ac4:	4a04      	ldr	r2, [pc, #16]	; (8100ad8 <HAL_IncTick+0x24>)
 8100ac6:	6013      	str	r3, [r2, #0]
}
 8100ac8:	bf00      	nop
 8100aca:	46bd      	mov	sp, r7
 8100acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ad0:	4770      	bx	lr
 8100ad2:	bf00      	nop
 8100ad4:	1000000c 	.word	0x1000000c
 8100ad8:	10000120 	.word	0x10000120

08100adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100adc:	b480      	push	{r7}
 8100ade:	af00      	add	r7, sp, #0
  return uwTick;
 8100ae0:	4b03      	ldr	r3, [pc, #12]	; (8100af0 <HAL_GetTick+0x14>)
 8100ae2:	681b      	ldr	r3, [r3, #0]
}
 8100ae4:	4618      	mov	r0, r3
 8100ae6:	46bd      	mov	sp, r7
 8100ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100aec:	4770      	bx	lr
 8100aee:	bf00      	nop
 8100af0:	10000120 	.word	0x10000120

08100af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100af4:	b480      	push	{r7}
 8100af6:	b085      	sub	sp, #20
 8100af8:	af00      	add	r7, sp, #0
 8100afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100afc:	687b      	ldr	r3, [r7, #4]
 8100afe:	f003 0307 	and.w	r3, r3, #7
 8100b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100b04:	4b0c      	ldr	r3, [pc, #48]	; (8100b38 <__NVIC_SetPriorityGrouping+0x44>)
 8100b06:	68db      	ldr	r3, [r3, #12]
 8100b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100b0a:	68ba      	ldr	r2, [r7, #8]
 8100b0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100b10:	4013      	ands	r3, r2
 8100b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100b14:	68fb      	ldr	r3, [r7, #12]
 8100b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100b18:	68bb      	ldr	r3, [r7, #8]
 8100b1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100b1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100b26:	4a04      	ldr	r2, [pc, #16]	; (8100b38 <__NVIC_SetPriorityGrouping+0x44>)
 8100b28:	68bb      	ldr	r3, [r7, #8]
 8100b2a:	60d3      	str	r3, [r2, #12]
}
 8100b2c:	bf00      	nop
 8100b2e:	3714      	adds	r7, #20
 8100b30:	46bd      	mov	sp, r7
 8100b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b36:	4770      	bx	lr
 8100b38:	e000ed00 	.word	0xe000ed00

08100b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100b3c:	b480      	push	{r7}
 8100b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100b40:	4b04      	ldr	r3, [pc, #16]	; (8100b54 <__NVIC_GetPriorityGrouping+0x18>)
 8100b42:	68db      	ldr	r3, [r3, #12]
 8100b44:	0a1b      	lsrs	r3, r3, #8
 8100b46:	f003 0307 	and.w	r3, r3, #7
}
 8100b4a:	4618      	mov	r0, r3
 8100b4c:	46bd      	mov	sp, r7
 8100b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b52:	4770      	bx	lr
 8100b54:	e000ed00 	.word	0xe000ed00

08100b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100b58:	b480      	push	{r7}
 8100b5a:	b083      	sub	sp, #12
 8100b5c:	af00      	add	r7, sp, #0
 8100b5e:	4603      	mov	r3, r0
 8100b60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100b62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b66:	2b00      	cmp	r3, #0
 8100b68:	db0b      	blt.n	8100b82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100b6a:	88fb      	ldrh	r3, [r7, #6]
 8100b6c:	f003 021f 	and.w	r2, r3, #31
 8100b70:	4907      	ldr	r1, [pc, #28]	; (8100b90 <__NVIC_EnableIRQ+0x38>)
 8100b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100b76:	095b      	lsrs	r3, r3, #5
 8100b78:	2001      	movs	r0, #1
 8100b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8100b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8100b82:	bf00      	nop
 8100b84:	370c      	adds	r7, #12
 8100b86:	46bd      	mov	sp, r7
 8100b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b8c:	4770      	bx	lr
 8100b8e:	bf00      	nop
 8100b90:	e000e100 	.word	0xe000e100

08100b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100b94:	b480      	push	{r7}
 8100b96:	b083      	sub	sp, #12
 8100b98:	af00      	add	r7, sp, #0
 8100b9a:	4603      	mov	r3, r0
 8100b9c:	6039      	str	r1, [r7, #0]
 8100b9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100ba0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100ba4:	2b00      	cmp	r3, #0
 8100ba6:	db0a      	blt.n	8100bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100ba8:	683b      	ldr	r3, [r7, #0]
 8100baa:	b2da      	uxtb	r2, r3
 8100bac:	490c      	ldr	r1, [pc, #48]	; (8100be0 <__NVIC_SetPriority+0x4c>)
 8100bae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100bb2:	0112      	lsls	r2, r2, #4
 8100bb4:	b2d2      	uxtb	r2, r2
 8100bb6:	440b      	add	r3, r1
 8100bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100bbc:	e00a      	b.n	8100bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100bbe:	683b      	ldr	r3, [r7, #0]
 8100bc0:	b2da      	uxtb	r2, r3
 8100bc2:	4908      	ldr	r1, [pc, #32]	; (8100be4 <__NVIC_SetPriority+0x50>)
 8100bc4:	88fb      	ldrh	r3, [r7, #6]
 8100bc6:	f003 030f 	and.w	r3, r3, #15
 8100bca:	3b04      	subs	r3, #4
 8100bcc:	0112      	lsls	r2, r2, #4
 8100bce:	b2d2      	uxtb	r2, r2
 8100bd0:	440b      	add	r3, r1
 8100bd2:	761a      	strb	r2, [r3, #24]
}
 8100bd4:	bf00      	nop
 8100bd6:	370c      	adds	r7, #12
 8100bd8:	46bd      	mov	sp, r7
 8100bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100bde:	4770      	bx	lr
 8100be0:	e000e100 	.word	0xe000e100
 8100be4:	e000ed00 	.word	0xe000ed00

08100be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100be8:	b480      	push	{r7}
 8100bea:	b089      	sub	sp, #36	; 0x24
 8100bec:	af00      	add	r7, sp, #0
 8100bee:	60f8      	str	r0, [r7, #12]
 8100bf0:	60b9      	str	r1, [r7, #8]
 8100bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100bf4:	68fb      	ldr	r3, [r7, #12]
 8100bf6:	f003 0307 	and.w	r3, r3, #7
 8100bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100bfc:	69fb      	ldr	r3, [r7, #28]
 8100bfe:	f1c3 0307 	rsb	r3, r3, #7
 8100c02:	2b04      	cmp	r3, #4
 8100c04:	bf28      	it	cs
 8100c06:	2304      	movcs	r3, #4
 8100c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100c0a:	69fb      	ldr	r3, [r7, #28]
 8100c0c:	3304      	adds	r3, #4
 8100c0e:	2b06      	cmp	r3, #6
 8100c10:	d902      	bls.n	8100c18 <NVIC_EncodePriority+0x30>
 8100c12:	69fb      	ldr	r3, [r7, #28]
 8100c14:	3b03      	subs	r3, #3
 8100c16:	e000      	b.n	8100c1a <NVIC_EncodePriority+0x32>
 8100c18:	2300      	movs	r3, #0
 8100c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8100c20:	69bb      	ldr	r3, [r7, #24]
 8100c22:	fa02 f303 	lsl.w	r3, r2, r3
 8100c26:	43da      	mvns	r2, r3
 8100c28:	68bb      	ldr	r3, [r7, #8]
 8100c2a:	401a      	ands	r2, r3
 8100c2c:	697b      	ldr	r3, [r7, #20]
 8100c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100c30:	f04f 31ff 	mov.w	r1, #4294967295
 8100c34:	697b      	ldr	r3, [r7, #20]
 8100c36:	fa01 f303 	lsl.w	r3, r1, r3
 8100c3a:	43d9      	mvns	r1, r3
 8100c3c:	687b      	ldr	r3, [r7, #4]
 8100c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100c40:	4313      	orrs	r3, r2
         );
}
 8100c42:	4618      	mov	r0, r3
 8100c44:	3724      	adds	r7, #36	; 0x24
 8100c46:	46bd      	mov	sp, r7
 8100c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c4c:	4770      	bx	lr
	...

08100c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100c50:	b580      	push	{r7, lr}
 8100c52:	b082      	sub	sp, #8
 8100c54:	af00      	add	r7, sp, #0
 8100c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100c58:	687b      	ldr	r3, [r7, #4]
 8100c5a:	3b01      	subs	r3, #1
 8100c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8100c60:	d301      	bcc.n	8100c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100c62:	2301      	movs	r3, #1
 8100c64:	e00f      	b.n	8100c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100c66:	4a0a      	ldr	r2, [pc, #40]	; (8100c90 <SysTick_Config+0x40>)
 8100c68:	687b      	ldr	r3, [r7, #4]
 8100c6a:	3b01      	subs	r3, #1
 8100c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100c6e:	210f      	movs	r1, #15
 8100c70:	f04f 30ff 	mov.w	r0, #4294967295
 8100c74:	f7ff ff8e 	bl	8100b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100c78:	4b05      	ldr	r3, [pc, #20]	; (8100c90 <SysTick_Config+0x40>)
 8100c7a:	2200      	movs	r2, #0
 8100c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100c7e:	4b04      	ldr	r3, [pc, #16]	; (8100c90 <SysTick_Config+0x40>)
 8100c80:	2207      	movs	r2, #7
 8100c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100c84:	2300      	movs	r3, #0
}
 8100c86:	4618      	mov	r0, r3
 8100c88:	3708      	adds	r7, #8
 8100c8a:	46bd      	mov	sp, r7
 8100c8c:	bd80      	pop	{r7, pc}
 8100c8e:	bf00      	nop
 8100c90:	e000e010 	.word	0xe000e010

08100c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100c94:	b580      	push	{r7, lr}
 8100c96:	b082      	sub	sp, #8
 8100c98:	af00      	add	r7, sp, #0
 8100c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100c9c:	6878      	ldr	r0, [r7, #4]
 8100c9e:	f7ff ff29 	bl	8100af4 <__NVIC_SetPriorityGrouping>
}
 8100ca2:	bf00      	nop
 8100ca4:	3708      	adds	r7, #8
 8100ca6:	46bd      	mov	sp, r7
 8100ca8:	bd80      	pop	{r7, pc}

08100caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100caa:	b580      	push	{r7, lr}
 8100cac:	b086      	sub	sp, #24
 8100cae:	af00      	add	r7, sp, #0
 8100cb0:	4603      	mov	r3, r0
 8100cb2:	60b9      	str	r1, [r7, #8]
 8100cb4:	607a      	str	r2, [r7, #4]
 8100cb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100cb8:	f7ff ff40 	bl	8100b3c <__NVIC_GetPriorityGrouping>
 8100cbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100cbe:	687a      	ldr	r2, [r7, #4]
 8100cc0:	68b9      	ldr	r1, [r7, #8]
 8100cc2:	6978      	ldr	r0, [r7, #20]
 8100cc4:	f7ff ff90 	bl	8100be8 <NVIC_EncodePriority>
 8100cc8:	4602      	mov	r2, r0
 8100cca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100cce:	4611      	mov	r1, r2
 8100cd0:	4618      	mov	r0, r3
 8100cd2:	f7ff ff5f 	bl	8100b94 <__NVIC_SetPriority>
}
 8100cd6:	bf00      	nop
 8100cd8:	3718      	adds	r7, #24
 8100cda:	46bd      	mov	sp, r7
 8100cdc:	bd80      	pop	{r7, pc}

08100cde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100cde:	b580      	push	{r7, lr}
 8100ce0:	b082      	sub	sp, #8
 8100ce2:	af00      	add	r7, sp, #0
 8100ce4:	4603      	mov	r3, r0
 8100ce6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8100ce8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100cec:	4618      	mov	r0, r3
 8100cee:	f7ff ff33 	bl	8100b58 <__NVIC_EnableIRQ>
}
 8100cf2:	bf00      	nop
 8100cf4:	3708      	adds	r7, #8
 8100cf6:	46bd      	mov	sp, r7
 8100cf8:	bd80      	pop	{r7, pc}

08100cfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100cfa:	b580      	push	{r7, lr}
 8100cfc:	b082      	sub	sp, #8
 8100cfe:	af00      	add	r7, sp, #0
 8100d00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100d02:	6878      	ldr	r0, [r7, #4]
 8100d04:	f7ff ffa4 	bl	8100c50 <SysTick_Config>
 8100d08:	4603      	mov	r3, r0
}
 8100d0a:	4618      	mov	r0, r3
 8100d0c:	3708      	adds	r7, #8
 8100d0e:	46bd      	mov	sp, r7
 8100d10:	bd80      	pop	{r7, pc}
	...

08100d14 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100d14:	b480      	push	{r7}
 8100d16:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100d18:	4b07      	ldr	r3, [pc, #28]	; (8100d38 <HAL_GetCurrentCPUID+0x24>)
 8100d1a:	681b      	ldr	r3, [r3, #0]
 8100d1c:	091b      	lsrs	r3, r3, #4
 8100d1e:	f003 030f 	and.w	r3, r3, #15
 8100d22:	2b07      	cmp	r3, #7
 8100d24:	d101      	bne.n	8100d2a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8100d26:	2303      	movs	r3, #3
 8100d28:	e000      	b.n	8100d2c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8100d2a:	2301      	movs	r3, #1
  }
}
 8100d2c:	4618      	mov	r0, r3
 8100d2e:	46bd      	mov	sp, r7
 8100d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d34:	4770      	bx	lr
 8100d36:	bf00      	nop
 8100d38:	e000ed00 	.word	0xe000ed00

08100d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8100d3c:	b480      	push	{r7}
 8100d3e:	b089      	sub	sp, #36	; 0x24
 8100d40:	af00      	add	r7, sp, #0
 8100d42:	6078      	str	r0, [r7, #4]
 8100d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100d46:	2300      	movs	r3, #0
 8100d48:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100d4a:	4b89      	ldr	r3, [pc, #548]	; (8100f70 <HAL_GPIO_Init+0x234>)
 8100d4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100d4e:	e194      	b.n	810107a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100d50:	683b      	ldr	r3, [r7, #0]
 8100d52:	681a      	ldr	r2, [r3, #0]
 8100d54:	2101      	movs	r1, #1
 8100d56:	69fb      	ldr	r3, [r7, #28]
 8100d58:	fa01 f303 	lsl.w	r3, r1, r3
 8100d5c:	4013      	ands	r3, r2
 8100d5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100d60:	693b      	ldr	r3, [r7, #16]
 8100d62:	2b00      	cmp	r3, #0
 8100d64:	f000 8186 	beq.w	8101074 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100d68:	683b      	ldr	r3, [r7, #0]
 8100d6a:	685b      	ldr	r3, [r3, #4]
 8100d6c:	f003 0303 	and.w	r3, r3, #3
 8100d70:	2b01      	cmp	r3, #1
 8100d72:	d005      	beq.n	8100d80 <HAL_GPIO_Init+0x44>
 8100d74:	683b      	ldr	r3, [r7, #0]
 8100d76:	685b      	ldr	r3, [r3, #4]
 8100d78:	f003 0303 	and.w	r3, r3, #3
 8100d7c:	2b02      	cmp	r3, #2
 8100d7e:	d130      	bne.n	8100de2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100d80:	687b      	ldr	r3, [r7, #4]
 8100d82:	689b      	ldr	r3, [r3, #8]
 8100d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100d86:	69fb      	ldr	r3, [r7, #28]
 8100d88:	005b      	lsls	r3, r3, #1
 8100d8a:	2203      	movs	r2, #3
 8100d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8100d90:	43db      	mvns	r3, r3
 8100d92:	69ba      	ldr	r2, [r7, #24]
 8100d94:	4013      	ands	r3, r2
 8100d96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100d98:	683b      	ldr	r3, [r7, #0]
 8100d9a:	68da      	ldr	r2, [r3, #12]
 8100d9c:	69fb      	ldr	r3, [r7, #28]
 8100d9e:	005b      	lsls	r3, r3, #1
 8100da0:	fa02 f303 	lsl.w	r3, r2, r3
 8100da4:	69ba      	ldr	r2, [r7, #24]
 8100da6:	4313      	orrs	r3, r2
 8100da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100daa:	687b      	ldr	r3, [r7, #4]
 8100dac:	69ba      	ldr	r2, [r7, #24]
 8100dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100db0:	687b      	ldr	r3, [r7, #4]
 8100db2:	685b      	ldr	r3, [r3, #4]
 8100db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100db6:	2201      	movs	r2, #1
 8100db8:	69fb      	ldr	r3, [r7, #28]
 8100dba:	fa02 f303 	lsl.w	r3, r2, r3
 8100dbe:	43db      	mvns	r3, r3
 8100dc0:	69ba      	ldr	r2, [r7, #24]
 8100dc2:	4013      	ands	r3, r2
 8100dc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100dc6:	683b      	ldr	r3, [r7, #0]
 8100dc8:	685b      	ldr	r3, [r3, #4]
 8100dca:	091b      	lsrs	r3, r3, #4
 8100dcc:	f003 0201 	and.w	r2, r3, #1
 8100dd0:	69fb      	ldr	r3, [r7, #28]
 8100dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8100dd6:	69ba      	ldr	r2, [r7, #24]
 8100dd8:	4313      	orrs	r3, r2
 8100dda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100ddc:	687b      	ldr	r3, [r7, #4]
 8100dde:	69ba      	ldr	r2, [r7, #24]
 8100de0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100de2:	683b      	ldr	r3, [r7, #0]
 8100de4:	685b      	ldr	r3, [r3, #4]
 8100de6:	f003 0303 	and.w	r3, r3, #3
 8100dea:	2b03      	cmp	r3, #3
 8100dec:	d017      	beq.n	8100e1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100dee:	687b      	ldr	r3, [r7, #4]
 8100df0:	68db      	ldr	r3, [r3, #12]
 8100df2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100df4:	69fb      	ldr	r3, [r7, #28]
 8100df6:	005b      	lsls	r3, r3, #1
 8100df8:	2203      	movs	r2, #3
 8100dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8100dfe:	43db      	mvns	r3, r3
 8100e00:	69ba      	ldr	r2, [r7, #24]
 8100e02:	4013      	ands	r3, r2
 8100e04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100e06:	683b      	ldr	r3, [r7, #0]
 8100e08:	689a      	ldr	r2, [r3, #8]
 8100e0a:	69fb      	ldr	r3, [r7, #28]
 8100e0c:	005b      	lsls	r3, r3, #1
 8100e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8100e12:	69ba      	ldr	r2, [r7, #24]
 8100e14:	4313      	orrs	r3, r2
 8100e16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100e18:	687b      	ldr	r3, [r7, #4]
 8100e1a:	69ba      	ldr	r2, [r7, #24]
 8100e1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100e1e:	683b      	ldr	r3, [r7, #0]
 8100e20:	685b      	ldr	r3, [r3, #4]
 8100e22:	f003 0303 	and.w	r3, r3, #3
 8100e26:	2b02      	cmp	r3, #2
 8100e28:	d123      	bne.n	8100e72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100e2a:	69fb      	ldr	r3, [r7, #28]
 8100e2c:	08da      	lsrs	r2, r3, #3
 8100e2e:	687b      	ldr	r3, [r7, #4]
 8100e30:	3208      	adds	r2, #8
 8100e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100e38:	69fb      	ldr	r3, [r7, #28]
 8100e3a:	f003 0307 	and.w	r3, r3, #7
 8100e3e:	009b      	lsls	r3, r3, #2
 8100e40:	220f      	movs	r2, #15
 8100e42:	fa02 f303 	lsl.w	r3, r2, r3
 8100e46:	43db      	mvns	r3, r3
 8100e48:	69ba      	ldr	r2, [r7, #24]
 8100e4a:	4013      	ands	r3, r2
 8100e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100e4e:	683b      	ldr	r3, [r7, #0]
 8100e50:	691a      	ldr	r2, [r3, #16]
 8100e52:	69fb      	ldr	r3, [r7, #28]
 8100e54:	f003 0307 	and.w	r3, r3, #7
 8100e58:	009b      	lsls	r3, r3, #2
 8100e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8100e5e:	69ba      	ldr	r2, [r7, #24]
 8100e60:	4313      	orrs	r3, r2
 8100e62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100e64:	69fb      	ldr	r3, [r7, #28]
 8100e66:	08da      	lsrs	r2, r3, #3
 8100e68:	687b      	ldr	r3, [r7, #4]
 8100e6a:	3208      	adds	r2, #8
 8100e6c:	69b9      	ldr	r1, [r7, #24]
 8100e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100e72:	687b      	ldr	r3, [r7, #4]
 8100e74:	681b      	ldr	r3, [r3, #0]
 8100e76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100e78:	69fb      	ldr	r3, [r7, #28]
 8100e7a:	005b      	lsls	r3, r3, #1
 8100e7c:	2203      	movs	r2, #3
 8100e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8100e82:	43db      	mvns	r3, r3
 8100e84:	69ba      	ldr	r2, [r7, #24]
 8100e86:	4013      	ands	r3, r2
 8100e88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100e8a:	683b      	ldr	r3, [r7, #0]
 8100e8c:	685b      	ldr	r3, [r3, #4]
 8100e8e:	f003 0203 	and.w	r2, r3, #3
 8100e92:	69fb      	ldr	r3, [r7, #28]
 8100e94:	005b      	lsls	r3, r3, #1
 8100e96:	fa02 f303 	lsl.w	r3, r2, r3
 8100e9a:	69ba      	ldr	r2, [r7, #24]
 8100e9c:	4313      	orrs	r3, r2
 8100e9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100ea0:	687b      	ldr	r3, [r7, #4]
 8100ea2:	69ba      	ldr	r2, [r7, #24]
 8100ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100ea6:	683b      	ldr	r3, [r7, #0]
 8100ea8:	685b      	ldr	r3, [r3, #4]
 8100eaa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8100eae:	2b00      	cmp	r3, #0
 8100eb0:	f000 80e0 	beq.w	8101074 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100eb4:	4b2f      	ldr	r3, [pc, #188]	; (8100f74 <HAL_GPIO_Init+0x238>)
 8100eb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100eba:	4a2e      	ldr	r2, [pc, #184]	; (8100f74 <HAL_GPIO_Init+0x238>)
 8100ebc:	f043 0302 	orr.w	r3, r3, #2
 8100ec0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100ec4:	4b2b      	ldr	r3, [pc, #172]	; (8100f74 <HAL_GPIO_Init+0x238>)
 8100ec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100eca:	f003 0302 	and.w	r3, r3, #2
 8100ece:	60fb      	str	r3, [r7, #12]
 8100ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100ed2:	4a29      	ldr	r2, [pc, #164]	; (8100f78 <HAL_GPIO_Init+0x23c>)
 8100ed4:	69fb      	ldr	r3, [r7, #28]
 8100ed6:	089b      	lsrs	r3, r3, #2
 8100ed8:	3302      	adds	r3, #2
 8100eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100ee0:	69fb      	ldr	r3, [r7, #28]
 8100ee2:	f003 0303 	and.w	r3, r3, #3
 8100ee6:	009b      	lsls	r3, r3, #2
 8100ee8:	220f      	movs	r2, #15
 8100eea:	fa02 f303 	lsl.w	r3, r2, r3
 8100eee:	43db      	mvns	r3, r3
 8100ef0:	69ba      	ldr	r2, [r7, #24]
 8100ef2:	4013      	ands	r3, r2
 8100ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100ef6:	687b      	ldr	r3, [r7, #4]
 8100ef8:	4a20      	ldr	r2, [pc, #128]	; (8100f7c <HAL_GPIO_Init+0x240>)
 8100efa:	4293      	cmp	r3, r2
 8100efc:	d052      	beq.n	8100fa4 <HAL_GPIO_Init+0x268>
 8100efe:	687b      	ldr	r3, [r7, #4]
 8100f00:	4a1f      	ldr	r2, [pc, #124]	; (8100f80 <HAL_GPIO_Init+0x244>)
 8100f02:	4293      	cmp	r3, r2
 8100f04:	d031      	beq.n	8100f6a <HAL_GPIO_Init+0x22e>
 8100f06:	687b      	ldr	r3, [r7, #4]
 8100f08:	4a1e      	ldr	r2, [pc, #120]	; (8100f84 <HAL_GPIO_Init+0x248>)
 8100f0a:	4293      	cmp	r3, r2
 8100f0c:	d02b      	beq.n	8100f66 <HAL_GPIO_Init+0x22a>
 8100f0e:	687b      	ldr	r3, [r7, #4]
 8100f10:	4a1d      	ldr	r2, [pc, #116]	; (8100f88 <HAL_GPIO_Init+0x24c>)
 8100f12:	4293      	cmp	r3, r2
 8100f14:	d025      	beq.n	8100f62 <HAL_GPIO_Init+0x226>
 8100f16:	687b      	ldr	r3, [r7, #4]
 8100f18:	4a1c      	ldr	r2, [pc, #112]	; (8100f8c <HAL_GPIO_Init+0x250>)
 8100f1a:	4293      	cmp	r3, r2
 8100f1c:	d01f      	beq.n	8100f5e <HAL_GPIO_Init+0x222>
 8100f1e:	687b      	ldr	r3, [r7, #4]
 8100f20:	4a1b      	ldr	r2, [pc, #108]	; (8100f90 <HAL_GPIO_Init+0x254>)
 8100f22:	4293      	cmp	r3, r2
 8100f24:	d019      	beq.n	8100f5a <HAL_GPIO_Init+0x21e>
 8100f26:	687b      	ldr	r3, [r7, #4]
 8100f28:	4a1a      	ldr	r2, [pc, #104]	; (8100f94 <HAL_GPIO_Init+0x258>)
 8100f2a:	4293      	cmp	r3, r2
 8100f2c:	d013      	beq.n	8100f56 <HAL_GPIO_Init+0x21a>
 8100f2e:	687b      	ldr	r3, [r7, #4]
 8100f30:	4a19      	ldr	r2, [pc, #100]	; (8100f98 <HAL_GPIO_Init+0x25c>)
 8100f32:	4293      	cmp	r3, r2
 8100f34:	d00d      	beq.n	8100f52 <HAL_GPIO_Init+0x216>
 8100f36:	687b      	ldr	r3, [r7, #4]
 8100f38:	4a18      	ldr	r2, [pc, #96]	; (8100f9c <HAL_GPIO_Init+0x260>)
 8100f3a:	4293      	cmp	r3, r2
 8100f3c:	d007      	beq.n	8100f4e <HAL_GPIO_Init+0x212>
 8100f3e:	687b      	ldr	r3, [r7, #4]
 8100f40:	4a17      	ldr	r2, [pc, #92]	; (8100fa0 <HAL_GPIO_Init+0x264>)
 8100f42:	4293      	cmp	r3, r2
 8100f44:	d101      	bne.n	8100f4a <HAL_GPIO_Init+0x20e>
 8100f46:	2309      	movs	r3, #9
 8100f48:	e02d      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f4a:	230a      	movs	r3, #10
 8100f4c:	e02b      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f4e:	2308      	movs	r3, #8
 8100f50:	e029      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f52:	2307      	movs	r3, #7
 8100f54:	e027      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f56:	2306      	movs	r3, #6
 8100f58:	e025      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f5a:	2305      	movs	r3, #5
 8100f5c:	e023      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f5e:	2304      	movs	r3, #4
 8100f60:	e021      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f62:	2303      	movs	r3, #3
 8100f64:	e01f      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f66:	2302      	movs	r3, #2
 8100f68:	e01d      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f6a:	2301      	movs	r3, #1
 8100f6c:	e01b      	b.n	8100fa6 <HAL_GPIO_Init+0x26a>
 8100f6e:	bf00      	nop
 8100f70:	580000c0 	.word	0x580000c0
 8100f74:	58024400 	.word	0x58024400
 8100f78:	58000400 	.word	0x58000400
 8100f7c:	58020000 	.word	0x58020000
 8100f80:	58020400 	.word	0x58020400
 8100f84:	58020800 	.word	0x58020800
 8100f88:	58020c00 	.word	0x58020c00
 8100f8c:	58021000 	.word	0x58021000
 8100f90:	58021400 	.word	0x58021400
 8100f94:	58021800 	.word	0x58021800
 8100f98:	58021c00 	.word	0x58021c00
 8100f9c:	58022000 	.word	0x58022000
 8100fa0:	58022400 	.word	0x58022400
 8100fa4:	2300      	movs	r3, #0
 8100fa6:	69fa      	ldr	r2, [r7, #28]
 8100fa8:	f002 0203 	and.w	r2, r2, #3
 8100fac:	0092      	lsls	r2, r2, #2
 8100fae:	4093      	lsls	r3, r2
 8100fb0:	69ba      	ldr	r2, [r7, #24]
 8100fb2:	4313      	orrs	r3, r2
 8100fb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100fb6:	4938      	ldr	r1, [pc, #224]	; (8101098 <HAL_GPIO_Init+0x35c>)
 8100fb8:	69fb      	ldr	r3, [r7, #28]
 8100fba:	089b      	lsrs	r3, r3, #2
 8100fbc:	3302      	adds	r3, #2
 8100fbe:	69ba      	ldr	r2, [r7, #24]
 8100fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100fc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100fc8:	681b      	ldr	r3, [r3, #0]
 8100fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100fcc:	693b      	ldr	r3, [r7, #16]
 8100fce:	43db      	mvns	r3, r3
 8100fd0:	69ba      	ldr	r2, [r7, #24]
 8100fd2:	4013      	ands	r3, r2
 8100fd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8100fd6:	683b      	ldr	r3, [r7, #0]
 8100fd8:	685b      	ldr	r3, [r3, #4]
 8100fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8100fde:	2b00      	cmp	r3, #0
 8100fe0:	d003      	beq.n	8100fea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8100fe2:	69ba      	ldr	r2, [r7, #24]
 8100fe4:	693b      	ldr	r3, [r7, #16]
 8100fe6:	4313      	orrs	r3, r2
 8100fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100fea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100fee:	69bb      	ldr	r3, [r7, #24]
 8100ff0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100ff2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100ff6:	685b      	ldr	r3, [r3, #4]
 8100ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100ffa:	693b      	ldr	r3, [r7, #16]
 8100ffc:	43db      	mvns	r3, r3
 8100ffe:	69ba      	ldr	r2, [r7, #24]
 8101000:	4013      	ands	r3, r2
 8101002:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101004:	683b      	ldr	r3, [r7, #0]
 8101006:	685b      	ldr	r3, [r3, #4]
 8101008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810100c:	2b00      	cmp	r3, #0
 810100e:	d003      	beq.n	8101018 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101010:	69ba      	ldr	r2, [r7, #24]
 8101012:	693b      	ldr	r3, [r7, #16]
 8101014:	4313      	orrs	r3, r2
 8101016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101018:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810101c:	69bb      	ldr	r3, [r7, #24]
 810101e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101020:	697b      	ldr	r3, [r7, #20]
 8101022:	685b      	ldr	r3, [r3, #4]
 8101024:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101026:	693b      	ldr	r3, [r7, #16]
 8101028:	43db      	mvns	r3, r3
 810102a:	69ba      	ldr	r2, [r7, #24]
 810102c:	4013      	ands	r3, r2
 810102e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101030:	683b      	ldr	r3, [r7, #0]
 8101032:	685b      	ldr	r3, [r3, #4]
 8101034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101038:	2b00      	cmp	r3, #0
 810103a:	d003      	beq.n	8101044 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 810103c:	69ba      	ldr	r2, [r7, #24]
 810103e:	693b      	ldr	r3, [r7, #16]
 8101040:	4313      	orrs	r3, r2
 8101042:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101044:	697b      	ldr	r3, [r7, #20]
 8101046:	69ba      	ldr	r2, [r7, #24]
 8101048:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810104a:	697b      	ldr	r3, [r7, #20]
 810104c:	681b      	ldr	r3, [r3, #0]
 810104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101050:	693b      	ldr	r3, [r7, #16]
 8101052:	43db      	mvns	r3, r3
 8101054:	69ba      	ldr	r2, [r7, #24]
 8101056:	4013      	ands	r3, r2
 8101058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810105a:	683b      	ldr	r3, [r7, #0]
 810105c:	685b      	ldr	r3, [r3, #4]
 810105e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101062:	2b00      	cmp	r3, #0
 8101064:	d003      	beq.n	810106e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8101066:	69ba      	ldr	r2, [r7, #24]
 8101068:	693b      	ldr	r3, [r7, #16]
 810106a:	4313      	orrs	r3, r2
 810106c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810106e:	697b      	ldr	r3, [r7, #20]
 8101070:	69ba      	ldr	r2, [r7, #24]
 8101072:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101074:	69fb      	ldr	r3, [r7, #28]
 8101076:	3301      	adds	r3, #1
 8101078:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810107a:	683b      	ldr	r3, [r7, #0]
 810107c:	681a      	ldr	r2, [r3, #0]
 810107e:	69fb      	ldr	r3, [r7, #28]
 8101080:	fa22 f303 	lsr.w	r3, r2, r3
 8101084:	2b00      	cmp	r3, #0
 8101086:	f47f ae63 	bne.w	8100d50 <HAL_GPIO_Init+0x14>
  }
}
 810108a:	bf00      	nop
 810108c:	bf00      	nop
 810108e:	3724      	adds	r7, #36	; 0x24
 8101090:	46bd      	mov	sp, r7
 8101092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101096:	4770      	bx	lr
 8101098:	58000400 	.word	0x58000400

0810109c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 810109c:	b480      	push	{r7}
 810109e:	b083      	sub	sp, #12
 81010a0:	af00      	add	r7, sp, #0
 81010a2:	6078      	str	r0, [r7, #4]
 81010a4:	460b      	mov	r3, r1
 81010a6:	807b      	strh	r3, [r7, #2]
 81010a8:	4613      	mov	r3, r2
 81010aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81010ac:	787b      	ldrb	r3, [r7, #1]
 81010ae:	2b00      	cmp	r3, #0
 81010b0:	d003      	beq.n	81010ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81010b2:	887a      	ldrh	r2, [r7, #2]
 81010b4:	687b      	ldr	r3, [r7, #4]
 81010b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81010b8:	e003      	b.n	81010c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81010ba:	887b      	ldrh	r3, [r7, #2]
 81010bc:	041a      	lsls	r2, r3, #16
 81010be:	687b      	ldr	r3, [r7, #4]
 81010c0:	619a      	str	r2, [r3, #24]
}
 81010c2:	bf00      	nop
 81010c4:	370c      	adds	r7, #12
 81010c6:	46bd      	mov	sp, r7
 81010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010cc:	4770      	bx	lr

081010ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 81010ce:	b480      	push	{r7}
 81010d0:	b085      	sub	sp, #20
 81010d2:	af00      	add	r7, sp, #0
 81010d4:	6078      	str	r0, [r7, #4]
 81010d6:	460b      	mov	r3, r1
 81010d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 81010da:	687b      	ldr	r3, [r7, #4]
 81010dc:	695b      	ldr	r3, [r3, #20]
 81010de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 81010e0:	887a      	ldrh	r2, [r7, #2]
 81010e2:	68fb      	ldr	r3, [r7, #12]
 81010e4:	4013      	ands	r3, r2
 81010e6:	041a      	lsls	r2, r3, #16
 81010e8:	68fb      	ldr	r3, [r7, #12]
 81010ea:	43d9      	mvns	r1, r3
 81010ec:	887b      	ldrh	r3, [r7, #2]
 81010ee:	400b      	ands	r3, r1
 81010f0:	431a      	orrs	r2, r3
 81010f2:	687b      	ldr	r3, [r7, #4]
 81010f4:	619a      	str	r2, [r3, #24]
}
 81010f6:	bf00      	nop
 81010f8:	3714      	adds	r7, #20
 81010fa:	46bd      	mov	sp, r7
 81010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101100:	4770      	bx	lr
	...

08101104 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8101104:	b480      	push	{r7}
 8101106:	b083      	sub	sp, #12
 8101108:	af00      	add	r7, sp, #0
 810110a:	6078      	str	r0, [r7, #4]
 810110c:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 810110e:	490e      	ldr	r1, [pc, #56]	; (8101148 <HAL_HSEM_Take+0x44>)
 8101110:	683b      	ldr	r3, [r7, #0]
 8101112:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8101116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810111a:	687a      	ldr	r2, [r7, #4]
 810111c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8101120:	4a09      	ldr	r2, [pc, #36]	; (8101148 <HAL_HSEM_Take+0x44>)
 8101122:	687b      	ldr	r3, [r7, #4]
 8101124:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8101128:	683b      	ldr	r3, [r7, #0]
 810112a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 810112e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8101132:	429a      	cmp	r2, r3
 8101134:	d101      	bne.n	810113a <HAL_HSEM_Take+0x36>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8101136:	2300      	movs	r3, #0
 8101138:	e000      	b.n	810113c <HAL_HSEM_Take+0x38>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 810113a:	2301      	movs	r3, #1
}
 810113c:	4618      	mov	r0, r3
 810113e:	370c      	adds	r7, #12
 8101140:	46bd      	mov	sp, r7
 8101142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101146:	4770      	bx	lr
 8101148:	58026400 	.word	0x58026400

0810114c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 810114c:	b480      	push	{r7}
 810114e:	b083      	sub	sp, #12
 8101150:	af00      	add	r7, sp, #0
 8101152:	6078      	str	r0, [r7, #4]
 8101154:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8101156:	4906      	ldr	r1, [pc, #24]	; (8101170 <HAL_HSEM_Release+0x24>)
 8101158:	683b      	ldr	r3, [r7, #0]
 810115a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 810115e:	687b      	ldr	r3, [r7, #4]
 8101160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8101164:	bf00      	nop
 8101166:	370c      	adds	r7, #12
 8101168:	46bd      	mov	sp, r7
 810116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810116e:	4770      	bx	lr
 8101170:	58026400 	.word	0x58026400

08101174 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101174:	b480      	push	{r7}
 8101176:	b083      	sub	sp, #12
 8101178:	af00      	add	r7, sp, #0
 810117a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810117c:	4b05      	ldr	r3, [pc, #20]	; (8101194 <HAL_HSEM_ActivateNotification+0x20>)
 810117e:	681a      	ldr	r2, [r3, #0]
 8101180:	4904      	ldr	r1, [pc, #16]	; (8101194 <HAL_HSEM_ActivateNotification+0x20>)
 8101182:	687b      	ldr	r3, [r7, #4]
 8101184:	4313      	orrs	r3, r2
 8101186:	600b      	str	r3, [r1, #0]
#endif
}
 8101188:	bf00      	nop
 810118a:	370c      	adds	r7, #12
 810118c:	46bd      	mov	sp, r7
 810118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101192:	4770      	bx	lr
 8101194:	58026510 	.word	0x58026510

08101198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8101198:	b580      	push	{r7, lr}
 810119a:	b082      	sub	sp, #8
 810119c:	af00      	add	r7, sp, #0
 810119e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 81011a0:	687b      	ldr	r3, [r7, #4]
 81011a2:	2b00      	cmp	r3, #0
 81011a4:	d101      	bne.n	81011aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 81011a6:	2301      	movs	r3, #1
 81011a8:	e081      	b.n	81012ae <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 81011aa:	687b      	ldr	r3, [r7, #4]
 81011ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81011b0:	b2db      	uxtb	r3, r3
 81011b2:	2b00      	cmp	r3, #0
 81011b4:	d106      	bne.n	81011c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 81011b6:	687b      	ldr	r3, [r7, #4]
 81011b8:	2200      	movs	r2, #0
 81011ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 81011be:	6878      	ldr	r0, [r7, #4]
 81011c0:	f7ff fa9a 	bl	81006f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 81011c4:	687b      	ldr	r3, [r7, #4]
 81011c6:	2224      	movs	r2, #36	; 0x24
 81011c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 81011cc:	687b      	ldr	r3, [r7, #4]
 81011ce:	681b      	ldr	r3, [r3, #0]
 81011d0:	681a      	ldr	r2, [r3, #0]
 81011d2:	687b      	ldr	r3, [r7, #4]
 81011d4:	681b      	ldr	r3, [r3, #0]
 81011d6:	f022 0201 	bic.w	r2, r2, #1
 81011da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 81011dc:	687b      	ldr	r3, [r7, #4]
 81011de:	685a      	ldr	r2, [r3, #4]
 81011e0:	687b      	ldr	r3, [r7, #4]
 81011e2:	681b      	ldr	r3, [r3, #0]
 81011e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 81011e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 81011ea:	687b      	ldr	r3, [r7, #4]
 81011ec:	681b      	ldr	r3, [r3, #0]
 81011ee:	689a      	ldr	r2, [r3, #8]
 81011f0:	687b      	ldr	r3, [r7, #4]
 81011f2:	681b      	ldr	r3, [r3, #0]
 81011f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 81011f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 81011fa:	687b      	ldr	r3, [r7, #4]
 81011fc:	68db      	ldr	r3, [r3, #12]
 81011fe:	2b01      	cmp	r3, #1
 8101200:	d107      	bne.n	8101212 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8101202:	687b      	ldr	r3, [r7, #4]
 8101204:	689a      	ldr	r2, [r3, #8]
 8101206:	687b      	ldr	r3, [r7, #4]
 8101208:	681b      	ldr	r3, [r3, #0]
 810120a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 810120e:	609a      	str	r2, [r3, #8]
 8101210:	e006      	b.n	8101220 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8101212:	687b      	ldr	r3, [r7, #4]
 8101214:	689a      	ldr	r2, [r3, #8]
 8101216:	687b      	ldr	r3, [r7, #4]
 8101218:	681b      	ldr	r3, [r3, #0]
 810121a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 810121e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8101220:	687b      	ldr	r3, [r7, #4]
 8101222:	68db      	ldr	r3, [r3, #12]
 8101224:	2b02      	cmp	r3, #2
 8101226:	d104      	bne.n	8101232 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8101228:	687b      	ldr	r3, [r7, #4]
 810122a:	681b      	ldr	r3, [r3, #0]
 810122c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8101230:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8101232:	687b      	ldr	r3, [r7, #4]
 8101234:	681b      	ldr	r3, [r3, #0]
 8101236:	685b      	ldr	r3, [r3, #4]
 8101238:	687a      	ldr	r2, [r7, #4]
 810123a:	6812      	ldr	r2, [r2, #0]
 810123c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101240:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8101244:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8101246:	687b      	ldr	r3, [r7, #4]
 8101248:	681b      	ldr	r3, [r3, #0]
 810124a:	68da      	ldr	r2, [r3, #12]
 810124c:	687b      	ldr	r3, [r7, #4]
 810124e:	681b      	ldr	r3, [r3, #0]
 8101250:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8101254:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8101256:	687b      	ldr	r3, [r7, #4]
 8101258:	691a      	ldr	r2, [r3, #16]
 810125a:	687b      	ldr	r3, [r7, #4]
 810125c:	695b      	ldr	r3, [r3, #20]
 810125e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8101262:	687b      	ldr	r3, [r7, #4]
 8101264:	699b      	ldr	r3, [r3, #24]
 8101266:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8101268:	687b      	ldr	r3, [r7, #4]
 810126a:	681b      	ldr	r3, [r3, #0]
 810126c:	430a      	orrs	r2, r1
 810126e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8101270:	687b      	ldr	r3, [r7, #4]
 8101272:	69d9      	ldr	r1, [r3, #28]
 8101274:	687b      	ldr	r3, [r7, #4]
 8101276:	6a1a      	ldr	r2, [r3, #32]
 8101278:	687b      	ldr	r3, [r7, #4]
 810127a:	681b      	ldr	r3, [r3, #0]
 810127c:	430a      	orrs	r2, r1
 810127e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8101280:	687b      	ldr	r3, [r7, #4]
 8101282:	681b      	ldr	r3, [r3, #0]
 8101284:	681a      	ldr	r2, [r3, #0]
 8101286:	687b      	ldr	r3, [r7, #4]
 8101288:	681b      	ldr	r3, [r3, #0]
 810128a:	f042 0201 	orr.w	r2, r2, #1
 810128e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101290:	687b      	ldr	r3, [r7, #4]
 8101292:	2200      	movs	r2, #0
 8101294:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8101296:	687b      	ldr	r3, [r7, #4]
 8101298:	2220      	movs	r2, #32
 810129a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 810129e:	687b      	ldr	r3, [r7, #4]
 81012a0:	2200      	movs	r2, #0
 81012a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81012a4:	687b      	ldr	r3, [r7, #4]
 81012a6:	2200      	movs	r2, #0
 81012a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 81012ac:	2300      	movs	r3, #0
}
 81012ae:	4618      	mov	r0, r3
 81012b0:	3708      	adds	r7, #8
 81012b2:	46bd      	mov	sp, r7
 81012b4:	bd80      	pop	{r7, pc}
	...

081012b8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81012b8:	b580      	push	{r7, lr}
 81012ba:	b088      	sub	sp, #32
 81012bc:	af02      	add	r7, sp, #8
 81012be:	60f8      	str	r0, [r7, #12]
 81012c0:	4608      	mov	r0, r1
 81012c2:	4611      	mov	r1, r2
 81012c4:	461a      	mov	r2, r3
 81012c6:	4603      	mov	r3, r0
 81012c8:	817b      	strh	r3, [r7, #10]
 81012ca:	460b      	mov	r3, r1
 81012cc:	813b      	strh	r3, [r7, #8]
 81012ce:	4613      	mov	r3, r2
 81012d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81012d2:	68fb      	ldr	r3, [r7, #12]
 81012d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81012d8:	b2db      	uxtb	r3, r3
 81012da:	2b20      	cmp	r3, #32
 81012dc:	f040 80fd 	bne.w	81014da <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 81012e0:	6a3b      	ldr	r3, [r7, #32]
 81012e2:	2b00      	cmp	r3, #0
 81012e4:	d002      	beq.n	81012ec <HAL_I2C_Mem_Read+0x34>
 81012e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81012e8:	2b00      	cmp	r3, #0
 81012ea:	d105      	bne.n	81012f8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81012ec:	68fb      	ldr	r3, [r7, #12]
 81012ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 81012f2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81012f4:	2301      	movs	r3, #1
 81012f6:	e0f1      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81012f8:	68fb      	ldr	r3, [r7, #12]
 81012fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81012fe:	2b01      	cmp	r3, #1
 8101300:	d101      	bne.n	8101306 <HAL_I2C_Mem_Read+0x4e>
 8101302:	2302      	movs	r3, #2
 8101304:	e0ea      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
 8101306:	68fb      	ldr	r3, [r7, #12]
 8101308:	2201      	movs	r2, #1
 810130a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 810130e:	f7ff fbe5 	bl	8100adc <HAL_GetTick>
 8101312:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8101314:	697b      	ldr	r3, [r7, #20]
 8101316:	9300      	str	r3, [sp, #0]
 8101318:	2319      	movs	r3, #25
 810131a:	2201      	movs	r2, #1
 810131c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101320:	68f8      	ldr	r0, [r7, #12]
 8101322:	f000 f95b 	bl	81015dc <I2C_WaitOnFlagUntilTimeout>
 8101326:	4603      	mov	r3, r0
 8101328:	2b00      	cmp	r3, #0
 810132a:	d001      	beq.n	8101330 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 810132c:	2301      	movs	r3, #1
 810132e:	e0d5      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8101330:	68fb      	ldr	r3, [r7, #12]
 8101332:	2222      	movs	r2, #34	; 0x22
 8101334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8101338:	68fb      	ldr	r3, [r7, #12]
 810133a:	2240      	movs	r2, #64	; 0x40
 810133c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8101340:	68fb      	ldr	r3, [r7, #12]
 8101342:	2200      	movs	r2, #0
 8101344:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8101346:	68fb      	ldr	r3, [r7, #12]
 8101348:	6a3a      	ldr	r2, [r7, #32]
 810134a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810134c:	68fb      	ldr	r3, [r7, #12]
 810134e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8101350:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8101352:	68fb      	ldr	r3, [r7, #12]
 8101354:	2200      	movs	r2, #0
 8101356:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8101358:	88f8      	ldrh	r0, [r7, #6]
 810135a:	893a      	ldrh	r2, [r7, #8]
 810135c:	8979      	ldrh	r1, [r7, #10]
 810135e:	697b      	ldr	r3, [r7, #20]
 8101360:	9301      	str	r3, [sp, #4]
 8101362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101364:	9300      	str	r3, [sp, #0]
 8101366:	4603      	mov	r3, r0
 8101368:	68f8      	ldr	r0, [r7, #12]
 810136a:	f000 f8bf 	bl	81014ec <I2C_RequestMemoryRead>
 810136e:	4603      	mov	r3, r0
 8101370:	2b00      	cmp	r3, #0
 8101372:	d005      	beq.n	8101380 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8101374:	68fb      	ldr	r3, [r7, #12]
 8101376:	2200      	movs	r2, #0
 8101378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 810137c:	2301      	movs	r3, #1
 810137e:	e0ad      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101380:	68fb      	ldr	r3, [r7, #12]
 8101382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8101384:	b29b      	uxth	r3, r3
 8101386:	2bff      	cmp	r3, #255	; 0xff
 8101388:	d90e      	bls.n	81013a8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810138a:	68fb      	ldr	r3, [r7, #12]
 810138c:	22ff      	movs	r2, #255	; 0xff
 810138e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8101390:	68fb      	ldr	r3, [r7, #12]
 8101392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8101394:	b2da      	uxtb	r2, r3
 8101396:	8979      	ldrh	r1, [r7, #10]
 8101398:	4b52      	ldr	r3, [pc, #328]	; (81014e4 <HAL_I2C_Mem_Read+0x22c>)
 810139a:	9300      	str	r3, [sp, #0]
 810139c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81013a0:	68f8      	ldr	r0, [r7, #12]
 81013a2:	f000 fac3 	bl	810192c <I2C_TransferConfig>
 81013a6:	e00f      	b.n	81013c8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81013a8:	68fb      	ldr	r3, [r7, #12]
 81013aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81013ac:	b29a      	uxth	r2, r3
 81013ae:	68fb      	ldr	r3, [r7, #12]
 81013b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81013b2:	68fb      	ldr	r3, [r7, #12]
 81013b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81013b6:	b2da      	uxtb	r2, r3
 81013b8:	8979      	ldrh	r1, [r7, #10]
 81013ba:	4b4a      	ldr	r3, [pc, #296]	; (81014e4 <HAL_I2C_Mem_Read+0x22c>)
 81013bc:	9300      	str	r3, [sp, #0]
 81013be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81013c2:	68f8      	ldr	r0, [r7, #12]
 81013c4:	f000 fab2 	bl	810192c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 81013c8:	697b      	ldr	r3, [r7, #20]
 81013ca:	9300      	str	r3, [sp, #0]
 81013cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81013ce:	2200      	movs	r2, #0
 81013d0:	2104      	movs	r1, #4
 81013d2:	68f8      	ldr	r0, [r7, #12]
 81013d4:	f000 f902 	bl	81015dc <I2C_WaitOnFlagUntilTimeout>
 81013d8:	4603      	mov	r3, r0
 81013da:	2b00      	cmp	r3, #0
 81013dc:	d001      	beq.n	81013e2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 81013de:	2301      	movs	r3, #1
 81013e0:	e07c      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81013e2:	68fb      	ldr	r3, [r7, #12]
 81013e4:	681b      	ldr	r3, [r3, #0]
 81013e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81013e8:	68fb      	ldr	r3, [r7, #12]
 81013ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81013ec:	b2d2      	uxtb	r2, r2
 81013ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81013f0:	68fb      	ldr	r3, [r7, #12]
 81013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81013f4:	1c5a      	adds	r2, r3, #1
 81013f6:	68fb      	ldr	r3, [r7, #12]
 81013f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81013fa:	68fb      	ldr	r3, [r7, #12]
 81013fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81013fe:	3b01      	subs	r3, #1
 8101400:	b29a      	uxth	r2, r3
 8101402:	68fb      	ldr	r3, [r7, #12]
 8101404:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8101406:	68fb      	ldr	r3, [r7, #12]
 8101408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810140a:	b29b      	uxth	r3, r3
 810140c:	3b01      	subs	r3, #1
 810140e:	b29a      	uxth	r2, r3
 8101410:	68fb      	ldr	r3, [r7, #12]
 8101412:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8101414:	68fb      	ldr	r3, [r7, #12]
 8101416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8101418:	b29b      	uxth	r3, r3
 810141a:	2b00      	cmp	r3, #0
 810141c:	d034      	beq.n	8101488 <HAL_I2C_Mem_Read+0x1d0>
 810141e:	68fb      	ldr	r3, [r7, #12]
 8101420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8101422:	2b00      	cmp	r3, #0
 8101424:	d130      	bne.n	8101488 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8101426:	697b      	ldr	r3, [r7, #20]
 8101428:	9300      	str	r3, [sp, #0]
 810142a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810142c:	2200      	movs	r2, #0
 810142e:	2180      	movs	r1, #128	; 0x80
 8101430:	68f8      	ldr	r0, [r7, #12]
 8101432:	f000 f8d3 	bl	81015dc <I2C_WaitOnFlagUntilTimeout>
 8101436:	4603      	mov	r3, r0
 8101438:	2b00      	cmp	r3, #0
 810143a:	d001      	beq.n	8101440 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 810143c:	2301      	movs	r3, #1
 810143e:	e04d      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8101440:	68fb      	ldr	r3, [r7, #12]
 8101442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8101444:	b29b      	uxth	r3, r3
 8101446:	2bff      	cmp	r3, #255	; 0xff
 8101448:	d90e      	bls.n	8101468 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810144a:	68fb      	ldr	r3, [r7, #12]
 810144c:	22ff      	movs	r2, #255	; 0xff
 810144e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8101450:	68fb      	ldr	r3, [r7, #12]
 8101452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8101454:	b2da      	uxtb	r2, r3
 8101456:	8979      	ldrh	r1, [r7, #10]
 8101458:	2300      	movs	r3, #0
 810145a:	9300      	str	r3, [sp, #0]
 810145c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8101460:	68f8      	ldr	r0, [r7, #12]
 8101462:	f000 fa63 	bl	810192c <I2C_TransferConfig>
 8101466:	e00f      	b.n	8101488 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8101468:	68fb      	ldr	r3, [r7, #12]
 810146a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810146c:	b29a      	uxth	r2, r3
 810146e:	68fb      	ldr	r3, [r7, #12]
 8101470:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8101472:	68fb      	ldr	r3, [r7, #12]
 8101474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8101476:	b2da      	uxtb	r2, r3
 8101478:	8979      	ldrh	r1, [r7, #10]
 810147a:	2300      	movs	r3, #0
 810147c:	9300      	str	r3, [sp, #0]
 810147e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8101482:	68f8      	ldr	r0, [r7, #12]
 8101484:	f000 fa52 	bl	810192c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8101488:	68fb      	ldr	r3, [r7, #12]
 810148a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810148c:	b29b      	uxth	r3, r3
 810148e:	2b00      	cmp	r3, #0
 8101490:	d19a      	bne.n	81013c8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8101492:	697a      	ldr	r2, [r7, #20]
 8101494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8101496:	68f8      	ldr	r0, [r7, #12]
 8101498:	f000 f920 	bl	81016dc <I2C_WaitOnSTOPFlagUntilTimeout>
 810149c:	4603      	mov	r3, r0
 810149e:	2b00      	cmp	r3, #0
 81014a0:	d001      	beq.n	81014a6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 81014a2:	2301      	movs	r3, #1
 81014a4:	e01a      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81014a6:	68fb      	ldr	r3, [r7, #12]
 81014a8:	681b      	ldr	r3, [r3, #0]
 81014aa:	2220      	movs	r2, #32
 81014ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81014ae:	68fb      	ldr	r3, [r7, #12]
 81014b0:	681b      	ldr	r3, [r3, #0]
 81014b2:	6859      	ldr	r1, [r3, #4]
 81014b4:	68fb      	ldr	r3, [r7, #12]
 81014b6:	681a      	ldr	r2, [r3, #0]
 81014b8:	4b0b      	ldr	r3, [pc, #44]	; (81014e8 <HAL_I2C_Mem_Read+0x230>)
 81014ba:	400b      	ands	r3, r1
 81014bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81014be:	68fb      	ldr	r3, [r7, #12]
 81014c0:	2220      	movs	r2, #32
 81014c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81014c6:	68fb      	ldr	r3, [r7, #12]
 81014c8:	2200      	movs	r2, #0
 81014ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81014ce:	68fb      	ldr	r3, [r7, #12]
 81014d0:	2200      	movs	r2, #0
 81014d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81014d6:	2300      	movs	r3, #0
 81014d8:	e000      	b.n	81014dc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 81014da:	2302      	movs	r3, #2
  }
}
 81014dc:	4618      	mov	r0, r3
 81014de:	3718      	adds	r7, #24
 81014e0:	46bd      	mov	sp, r7
 81014e2:	bd80      	pop	{r7, pc}
 81014e4:	80002400 	.word	0x80002400
 81014e8:	fe00e800 	.word	0xfe00e800

081014ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 81014ec:	b580      	push	{r7, lr}
 81014ee:	b086      	sub	sp, #24
 81014f0:	af02      	add	r7, sp, #8
 81014f2:	60f8      	str	r0, [r7, #12]
 81014f4:	4608      	mov	r0, r1
 81014f6:	4611      	mov	r1, r2
 81014f8:	461a      	mov	r2, r3
 81014fa:	4603      	mov	r3, r0
 81014fc:	817b      	strh	r3, [r7, #10]
 81014fe:	460b      	mov	r3, r1
 8101500:	813b      	strh	r3, [r7, #8]
 8101502:	4613      	mov	r3, r2
 8101504:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8101506:	88fb      	ldrh	r3, [r7, #6]
 8101508:	b2da      	uxtb	r2, r3
 810150a:	8979      	ldrh	r1, [r7, #10]
 810150c:	4b20      	ldr	r3, [pc, #128]	; (8101590 <I2C_RequestMemoryRead+0xa4>)
 810150e:	9300      	str	r3, [sp, #0]
 8101510:	2300      	movs	r3, #0
 8101512:	68f8      	ldr	r0, [r7, #12]
 8101514:	f000 fa0a 	bl	810192c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8101518:	69fa      	ldr	r2, [r7, #28]
 810151a:	69b9      	ldr	r1, [r7, #24]
 810151c:	68f8      	ldr	r0, [r7, #12]
 810151e:	f000 f89d 	bl	810165c <I2C_WaitOnTXISFlagUntilTimeout>
 8101522:	4603      	mov	r3, r0
 8101524:	2b00      	cmp	r3, #0
 8101526:	d001      	beq.n	810152c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8101528:	2301      	movs	r3, #1
 810152a:	e02c      	b.n	8101586 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810152c:	88fb      	ldrh	r3, [r7, #6]
 810152e:	2b01      	cmp	r3, #1
 8101530:	d105      	bne.n	810153e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8101532:	893b      	ldrh	r3, [r7, #8]
 8101534:	b2da      	uxtb	r2, r3
 8101536:	68fb      	ldr	r3, [r7, #12]
 8101538:	681b      	ldr	r3, [r3, #0]
 810153a:	629a      	str	r2, [r3, #40]	; 0x28
 810153c:	e015      	b.n	810156a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810153e:	893b      	ldrh	r3, [r7, #8]
 8101540:	0a1b      	lsrs	r3, r3, #8
 8101542:	b29b      	uxth	r3, r3
 8101544:	b2da      	uxtb	r2, r3
 8101546:	68fb      	ldr	r3, [r7, #12]
 8101548:	681b      	ldr	r3, [r3, #0]
 810154a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810154c:	69fa      	ldr	r2, [r7, #28]
 810154e:	69b9      	ldr	r1, [r7, #24]
 8101550:	68f8      	ldr	r0, [r7, #12]
 8101552:	f000 f883 	bl	810165c <I2C_WaitOnTXISFlagUntilTimeout>
 8101556:	4603      	mov	r3, r0
 8101558:	2b00      	cmp	r3, #0
 810155a:	d001      	beq.n	8101560 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 810155c:	2301      	movs	r3, #1
 810155e:	e012      	b.n	8101586 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8101560:	893b      	ldrh	r3, [r7, #8]
 8101562:	b2da      	uxtb	r2, r3
 8101564:	68fb      	ldr	r3, [r7, #12]
 8101566:	681b      	ldr	r3, [r3, #0]
 8101568:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 810156a:	69fb      	ldr	r3, [r7, #28]
 810156c:	9300      	str	r3, [sp, #0]
 810156e:	69bb      	ldr	r3, [r7, #24]
 8101570:	2200      	movs	r2, #0
 8101572:	2140      	movs	r1, #64	; 0x40
 8101574:	68f8      	ldr	r0, [r7, #12]
 8101576:	f000 f831 	bl	81015dc <I2C_WaitOnFlagUntilTimeout>
 810157a:	4603      	mov	r3, r0
 810157c:	2b00      	cmp	r3, #0
 810157e:	d001      	beq.n	8101584 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8101580:	2301      	movs	r3, #1
 8101582:	e000      	b.n	8101586 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8101584:	2300      	movs	r3, #0
}
 8101586:	4618      	mov	r0, r3
 8101588:	3710      	adds	r7, #16
 810158a:	46bd      	mov	sp, r7
 810158c:	bd80      	pop	{r7, pc}
 810158e:	bf00      	nop
 8101590:	80002000 	.word	0x80002000

08101594 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8101594:	b480      	push	{r7}
 8101596:	b083      	sub	sp, #12
 8101598:	af00      	add	r7, sp, #0
 810159a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 810159c:	687b      	ldr	r3, [r7, #4]
 810159e:	681b      	ldr	r3, [r3, #0]
 81015a0:	699b      	ldr	r3, [r3, #24]
 81015a2:	f003 0302 	and.w	r3, r3, #2
 81015a6:	2b02      	cmp	r3, #2
 81015a8:	d103      	bne.n	81015b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 81015aa:	687b      	ldr	r3, [r7, #4]
 81015ac:	681b      	ldr	r3, [r3, #0]
 81015ae:	2200      	movs	r2, #0
 81015b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 81015b2:	687b      	ldr	r3, [r7, #4]
 81015b4:	681b      	ldr	r3, [r3, #0]
 81015b6:	699b      	ldr	r3, [r3, #24]
 81015b8:	f003 0301 	and.w	r3, r3, #1
 81015bc:	2b01      	cmp	r3, #1
 81015be:	d007      	beq.n	81015d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 81015c0:	687b      	ldr	r3, [r7, #4]
 81015c2:	681b      	ldr	r3, [r3, #0]
 81015c4:	699a      	ldr	r2, [r3, #24]
 81015c6:	687b      	ldr	r3, [r7, #4]
 81015c8:	681b      	ldr	r3, [r3, #0]
 81015ca:	f042 0201 	orr.w	r2, r2, #1
 81015ce:	619a      	str	r2, [r3, #24]
  }
}
 81015d0:	bf00      	nop
 81015d2:	370c      	adds	r7, #12
 81015d4:	46bd      	mov	sp, r7
 81015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015da:	4770      	bx	lr

081015dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81015dc:	b580      	push	{r7, lr}
 81015de:	b084      	sub	sp, #16
 81015e0:	af00      	add	r7, sp, #0
 81015e2:	60f8      	str	r0, [r7, #12]
 81015e4:	60b9      	str	r1, [r7, #8]
 81015e6:	603b      	str	r3, [r7, #0]
 81015e8:	4613      	mov	r3, r2
 81015ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 81015ec:	e022      	b.n	8101634 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81015ee:	683b      	ldr	r3, [r7, #0]
 81015f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81015f4:	d01e      	beq.n	8101634 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81015f6:	f7ff fa71 	bl	8100adc <HAL_GetTick>
 81015fa:	4602      	mov	r2, r0
 81015fc:	69bb      	ldr	r3, [r7, #24]
 81015fe:	1ad3      	subs	r3, r2, r3
 8101600:	683a      	ldr	r2, [r7, #0]
 8101602:	429a      	cmp	r2, r3
 8101604:	d302      	bcc.n	810160c <I2C_WaitOnFlagUntilTimeout+0x30>
 8101606:	683b      	ldr	r3, [r7, #0]
 8101608:	2b00      	cmp	r3, #0
 810160a:	d113      	bne.n	8101634 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810160c:	68fb      	ldr	r3, [r7, #12]
 810160e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8101610:	f043 0220 	orr.w	r2, r3, #32
 8101614:	68fb      	ldr	r3, [r7, #12]
 8101616:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8101618:	68fb      	ldr	r3, [r7, #12]
 810161a:	2220      	movs	r2, #32
 810161c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8101620:	68fb      	ldr	r3, [r7, #12]
 8101622:	2200      	movs	r2, #0
 8101624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8101628:	68fb      	ldr	r3, [r7, #12]
 810162a:	2200      	movs	r2, #0
 810162c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8101630:	2301      	movs	r3, #1
 8101632:	e00f      	b.n	8101654 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8101634:	68fb      	ldr	r3, [r7, #12]
 8101636:	681b      	ldr	r3, [r3, #0]
 8101638:	699a      	ldr	r2, [r3, #24]
 810163a:	68bb      	ldr	r3, [r7, #8]
 810163c:	4013      	ands	r3, r2
 810163e:	68ba      	ldr	r2, [r7, #8]
 8101640:	429a      	cmp	r2, r3
 8101642:	bf0c      	ite	eq
 8101644:	2301      	moveq	r3, #1
 8101646:	2300      	movne	r3, #0
 8101648:	b2db      	uxtb	r3, r3
 810164a:	461a      	mov	r2, r3
 810164c:	79fb      	ldrb	r3, [r7, #7]
 810164e:	429a      	cmp	r2, r3
 8101650:	d0cd      	beq.n	81015ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8101652:	2300      	movs	r3, #0
}
 8101654:	4618      	mov	r0, r3
 8101656:	3710      	adds	r7, #16
 8101658:	46bd      	mov	sp, r7
 810165a:	bd80      	pop	{r7, pc}

0810165c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 810165c:	b580      	push	{r7, lr}
 810165e:	b084      	sub	sp, #16
 8101660:	af00      	add	r7, sp, #0
 8101662:	60f8      	str	r0, [r7, #12]
 8101664:	60b9      	str	r1, [r7, #8]
 8101666:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8101668:	e02c      	b.n	81016c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810166a:	687a      	ldr	r2, [r7, #4]
 810166c:	68b9      	ldr	r1, [r7, #8]
 810166e:	68f8      	ldr	r0, [r7, #12]
 8101670:	f000 f870 	bl	8101754 <I2C_IsErrorOccurred>
 8101674:	4603      	mov	r3, r0
 8101676:	2b00      	cmp	r3, #0
 8101678:	d001      	beq.n	810167e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 810167a:	2301      	movs	r3, #1
 810167c:	e02a      	b.n	81016d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810167e:	68bb      	ldr	r3, [r7, #8]
 8101680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101684:	d01e      	beq.n	81016c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8101686:	f7ff fa29 	bl	8100adc <HAL_GetTick>
 810168a:	4602      	mov	r2, r0
 810168c:	687b      	ldr	r3, [r7, #4]
 810168e:	1ad3      	subs	r3, r2, r3
 8101690:	68ba      	ldr	r2, [r7, #8]
 8101692:	429a      	cmp	r2, r3
 8101694:	d302      	bcc.n	810169c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8101696:	68bb      	ldr	r3, [r7, #8]
 8101698:	2b00      	cmp	r3, #0
 810169a:	d113      	bne.n	81016c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810169c:	68fb      	ldr	r3, [r7, #12]
 810169e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81016a0:	f043 0220 	orr.w	r2, r3, #32
 81016a4:	68fb      	ldr	r3, [r7, #12]
 81016a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81016a8:	68fb      	ldr	r3, [r7, #12]
 81016aa:	2220      	movs	r2, #32
 81016ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81016b0:	68fb      	ldr	r3, [r7, #12]
 81016b2:	2200      	movs	r2, #0
 81016b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81016b8:	68fb      	ldr	r3, [r7, #12]
 81016ba:	2200      	movs	r2, #0
 81016bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81016c0:	2301      	movs	r3, #1
 81016c2:	e007      	b.n	81016d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81016c4:	68fb      	ldr	r3, [r7, #12]
 81016c6:	681b      	ldr	r3, [r3, #0]
 81016c8:	699b      	ldr	r3, [r3, #24]
 81016ca:	f003 0302 	and.w	r3, r3, #2
 81016ce:	2b02      	cmp	r3, #2
 81016d0:	d1cb      	bne.n	810166a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 81016d2:	2300      	movs	r3, #0
}
 81016d4:	4618      	mov	r0, r3
 81016d6:	3710      	adds	r7, #16
 81016d8:	46bd      	mov	sp, r7
 81016da:	bd80      	pop	{r7, pc}

081016dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81016dc:	b580      	push	{r7, lr}
 81016de:	b084      	sub	sp, #16
 81016e0:	af00      	add	r7, sp, #0
 81016e2:	60f8      	str	r0, [r7, #12]
 81016e4:	60b9      	str	r1, [r7, #8]
 81016e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81016e8:	e028      	b.n	810173c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81016ea:	687a      	ldr	r2, [r7, #4]
 81016ec:	68b9      	ldr	r1, [r7, #8]
 81016ee:	68f8      	ldr	r0, [r7, #12]
 81016f0:	f000 f830 	bl	8101754 <I2C_IsErrorOccurred>
 81016f4:	4603      	mov	r3, r0
 81016f6:	2b00      	cmp	r3, #0
 81016f8:	d001      	beq.n	81016fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81016fa:	2301      	movs	r3, #1
 81016fc:	e026      	b.n	810174c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81016fe:	f7ff f9ed 	bl	8100adc <HAL_GetTick>
 8101702:	4602      	mov	r2, r0
 8101704:	687b      	ldr	r3, [r7, #4]
 8101706:	1ad3      	subs	r3, r2, r3
 8101708:	68ba      	ldr	r2, [r7, #8]
 810170a:	429a      	cmp	r2, r3
 810170c:	d302      	bcc.n	8101714 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 810170e:	68bb      	ldr	r3, [r7, #8]
 8101710:	2b00      	cmp	r3, #0
 8101712:	d113      	bne.n	810173c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8101714:	68fb      	ldr	r3, [r7, #12]
 8101716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8101718:	f043 0220 	orr.w	r2, r3, #32
 810171c:	68fb      	ldr	r3, [r7, #12]
 810171e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8101720:	68fb      	ldr	r3, [r7, #12]
 8101722:	2220      	movs	r2, #32
 8101724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8101728:	68fb      	ldr	r3, [r7, #12]
 810172a:	2200      	movs	r2, #0
 810172c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8101730:	68fb      	ldr	r3, [r7, #12]
 8101732:	2200      	movs	r2, #0
 8101734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8101738:	2301      	movs	r3, #1
 810173a:	e007      	b.n	810174c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810173c:	68fb      	ldr	r3, [r7, #12]
 810173e:	681b      	ldr	r3, [r3, #0]
 8101740:	699b      	ldr	r3, [r3, #24]
 8101742:	f003 0320 	and.w	r3, r3, #32
 8101746:	2b20      	cmp	r3, #32
 8101748:	d1cf      	bne.n	81016ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 810174a:	2300      	movs	r3, #0
}
 810174c:	4618      	mov	r0, r3
 810174e:	3710      	adds	r7, #16
 8101750:	46bd      	mov	sp, r7
 8101752:	bd80      	pop	{r7, pc}

08101754 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8101754:	b580      	push	{r7, lr}
 8101756:	b08a      	sub	sp, #40	; 0x28
 8101758:	af00      	add	r7, sp, #0
 810175a:	60f8      	str	r0, [r7, #12]
 810175c:	60b9      	str	r1, [r7, #8]
 810175e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8101760:	2300      	movs	r3, #0
 8101762:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8101766:	68fb      	ldr	r3, [r7, #12]
 8101768:	681b      	ldr	r3, [r3, #0]
 810176a:	699b      	ldr	r3, [r3, #24]
 810176c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 810176e:	2300      	movs	r3, #0
 8101770:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8101776:	69bb      	ldr	r3, [r7, #24]
 8101778:	f003 0310 	and.w	r3, r3, #16
 810177c:	2b00      	cmp	r3, #0
 810177e:	d075      	beq.n	810186c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8101780:	68fb      	ldr	r3, [r7, #12]
 8101782:	681b      	ldr	r3, [r3, #0]
 8101784:	2210      	movs	r2, #16
 8101786:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8101788:	e056      	b.n	8101838 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 810178a:	68bb      	ldr	r3, [r7, #8]
 810178c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101790:	d052      	beq.n	8101838 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8101792:	f7ff f9a3 	bl	8100adc <HAL_GetTick>
 8101796:	4602      	mov	r2, r0
 8101798:	69fb      	ldr	r3, [r7, #28]
 810179a:	1ad3      	subs	r3, r2, r3
 810179c:	68ba      	ldr	r2, [r7, #8]
 810179e:	429a      	cmp	r2, r3
 81017a0:	d302      	bcc.n	81017a8 <I2C_IsErrorOccurred+0x54>
 81017a2:	68bb      	ldr	r3, [r7, #8]
 81017a4:	2b00      	cmp	r3, #0
 81017a6:	d147      	bne.n	8101838 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81017a8:	68fb      	ldr	r3, [r7, #12]
 81017aa:	681b      	ldr	r3, [r3, #0]
 81017ac:	685b      	ldr	r3, [r3, #4]
 81017ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81017b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81017b4:	68fb      	ldr	r3, [r7, #12]
 81017b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81017ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81017bc:	68fb      	ldr	r3, [r7, #12]
 81017be:	681b      	ldr	r3, [r3, #0]
 81017c0:	699b      	ldr	r3, [r3, #24]
 81017c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81017c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81017ca:	d12e      	bne.n	810182a <I2C_IsErrorOccurred+0xd6>
 81017cc:	697b      	ldr	r3, [r7, #20]
 81017ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81017d2:	d02a      	beq.n	810182a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 81017d4:	7cfb      	ldrb	r3, [r7, #19]
 81017d6:	2b20      	cmp	r3, #32
 81017d8:	d027      	beq.n	810182a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 81017da:	68fb      	ldr	r3, [r7, #12]
 81017dc:	681b      	ldr	r3, [r3, #0]
 81017de:	685a      	ldr	r2, [r3, #4]
 81017e0:	68fb      	ldr	r3, [r7, #12]
 81017e2:	681b      	ldr	r3, [r3, #0]
 81017e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81017e8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 81017ea:	f7ff f977 	bl	8100adc <HAL_GetTick>
 81017ee:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81017f0:	e01b      	b.n	810182a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 81017f2:	f7ff f973 	bl	8100adc <HAL_GetTick>
 81017f6:	4602      	mov	r2, r0
 81017f8:	69fb      	ldr	r3, [r7, #28]
 81017fa:	1ad3      	subs	r3, r2, r3
 81017fc:	2b19      	cmp	r3, #25
 81017fe:	d914      	bls.n	810182a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8101800:	68fb      	ldr	r3, [r7, #12]
 8101802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8101804:	f043 0220 	orr.w	r2, r3, #32
 8101808:	68fb      	ldr	r3, [r7, #12]
 810180a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 810180c:	68fb      	ldr	r3, [r7, #12]
 810180e:	2220      	movs	r2, #32
 8101810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8101814:	68fb      	ldr	r3, [r7, #12]
 8101816:	2200      	movs	r2, #0
 8101818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 810181c:	68fb      	ldr	r3, [r7, #12]
 810181e:	2200      	movs	r2, #0
 8101820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8101824:	2301      	movs	r3, #1
 8101826:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810182a:	68fb      	ldr	r3, [r7, #12]
 810182c:	681b      	ldr	r3, [r3, #0]
 810182e:	699b      	ldr	r3, [r3, #24]
 8101830:	f003 0320 	and.w	r3, r3, #32
 8101834:	2b20      	cmp	r3, #32
 8101836:	d1dc      	bne.n	81017f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8101838:	68fb      	ldr	r3, [r7, #12]
 810183a:	681b      	ldr	r3, [r3, #0]
 810183c:	699b      	ldr	r3, [r3, #24]
 810183e:	f003 0320 	and.w	r3, r3, #32
 8101842:	2b20      	cmp	r3, #32
 8101844:	d003      	beq.n	810184e <I2C_IsErrorOccurred+0xfa>
 8101846:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810184a:	2b00      	cmp	r3, #0
 810184c:	d09d      	beq.n	810178a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 810184e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8101852:	2b00      	cmp	r3, #0
 8101854:	d103      	bne.n	810185e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8101856:	68fb      	ldr	r3, [r7, #12]
 8101858:	681b      	ldr	r3, [r3, #0]
 810185a:	2220      	movs	r2, #32
 810185c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 810185e:	6a3b      	ldr	r3, [r7, #32]
 8101860:	f043 0304 	orr.w	r3, r3, #4
 8101864:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8101866:	2301      	movs	r3, #1
 8101868:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 810186c:	68fb      	ldr	r3, [r7, #12]
 810186e:	681b      	ldr	r3, [r3, #0]
 8101870:	699b      	ldr	r3, [r3, #24]
 8101872:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8101874:	69bb      	ldr	r3, [r7, #24]
 8101876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810187a:	2b00      	cmp	r3, #0
 810187c:	d00b      	beq.n	8101896 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 810187e:	6a3b      	ldr	r3, [r7, #32]
 8101880:	f043 0301 	orr.w	r3, r3, #1
 8101884:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8101886:	68fb      	ldr	r3, [r7, #12]
 8101888:	681b      	ldr	r3, [r3, #0]
 810188a:	f44f 7280 	mov.w	r2, #256	; 0x100
 810188e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8101890:	2301      	movs	r3, #1
 8101892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8101896:	69bb      	ldr	r3, [r7, #24]
 8101898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810189c:	2b00      	cmp	r3, #0
 810189e:	d00b      	beq.n	81018b8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81018a0:	6a3b      	ldr	r3, [r7, #32]
 81018a2:	f043 0308 	orr.w	r3, r3, #8
 81018a6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81018a8:	68fb      	ldr	r3, [r7, #12]
 81018aa:	681b      	ldr	r3, [r3, #0]
 81018ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81018b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81018b2:	2301      	movs	r3, #1
 81018b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81018b8:	69bb      	ldr	r3, [r7, #24]
 81018ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81018be:	2b00      	cmp	r3, #0
 81018c0:	d00b      	beq.n	81018da <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81018c2:	6a3b      	ldr	r3, [r7, #32]
 81018c4:	f043 0302 	orr.w	r3, r3, #2
 81018c8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81018ca:	68fb      	ldr	r3, [r7, #12]
 81018cc:	681b      	ldr	r3, [r3, #0]
 81018ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 81018d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81018d4:	2301      	movs	r3, #1
 81018d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 81018da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81018de:	2b00      	cmp	r3, #0
 81018e0:	d01c      	beq.n	810191c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81018e2:	68f8      	ldr	r0, [r7, #12]
 81018e4:	f7ff fe56 	bl	8101594 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81018e8:	68fb      	ldr	r3, [r7, #12]
 81018ea:	681b      	ldr	r3, [r3, #0]
 81018ec:	6859      	ldr	r1, [r3, #4]
 81018ee:	68fb      	ldr	r3, [r7, #12]
 81018f0:	681a      	ldr	r2, [r3, #0]
 81018f2:	4b0d      	ldr	r3, [pc, #52]	; (8101928 <I2C_IsErrorOccurred+0x1d4>)
 81018f4:	400b      	ands	r3, r1
 81018f6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 81018f8:	68fb      	ldr	r3, [r7, #12]
 81018fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81018fc:	6a3b      	ldr	r3, [r7, #32]
 81018fe:	431a      	orrs	r2, r3
 8101900:	68fb      	ldr	r3, [r7, #12]
 8101902:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8101904:	68fb      	ldr	r3, [r7, #12]
 8101906:	2220      	movs	r2, #32
 8101908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 810190c:	68fb      	ldr	r3, [r7, #12]
 810190e:	2200      	movs	r2, #0
 8101910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101914:	68fb      	ldr	r3, [r7, #12]
 8101916:	2200      	movs	r2, #0
 8101918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 810191c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8101920:	4618      	mov	r0, r3
 8101922:	3728      	adds	r7, #40	; 0x28
 8101924:	46bd      	mov	sp, r7
 8101926:	bd80      	pop	{r7, pc}
 8101928:	fe00e800 	.word	0xfe00e800

0810192c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 810192c:	b480      	push	{r7}
 810192e:	b087      	sub	sp, #28
 8101930:	af00      	add	r7, sp, #0
 8101932:	60f8      	str	r0, [r7, #12]
 8101934:	607b      	str	r3, [r7, #4]
 8101936:	460b      	mov	r3, r1
 8101938:	817b      	strh	r3, [r7, #10]
 810193a:	4613      	mov	r3, r2
 810193c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810193e:	897b      	ldrh	r3, [r7, #10]
 8101940:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8101944:	7a7b      	ldrb	r3, [r7, #9]
 8101946:	041b      	lsls	r3, r3, #16
 8101948:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810194c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 810194e:	687b      	ldr	r3, [r7, #4]
 8101950:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8101952:	6a3b      	ldr	r3, [r7, #32]
 8101954:	4313      	orrs	r3, r2
 8101956:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810195a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 810195c:	68fb      	ldr	r3, [r7, #12]
 810195e:	681b      	ldr	r3, [r3, #0]
 8101960:	685a      	ldr	r2, [r3, #4]
 8101962:	6a3b      	ldr	r3, [r7, #32]
 8101964:	0d5b      	lsrs	r3, r3, #21
 8101966:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 810196a:	4b08      	ldr	r3, [pc, #32]	; (810198c <I2C_TransferConfig+0x60>)
 810196c:	430b      	orrs	r3, r1
 810196e:	43db      	mvns	r3, r3
 8101970:	ea02 0103 	and.w	r1, r2, r3
 8101974:	68fb      	ldr	r3, [r7, #12]
 8101976:	681b      	ldr	r3, [r3, #0]
 8101978:	697a      	ldr	r2, [r7, #20]
 810197a:	430a      	orrs	r2, r1
 810197c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 810197e:	bf00      	nop
 8101980:	371c      	adds	r7, #28
 8101982:	46bd      	mov	sp, r7
 8101984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101988:	4770      	bx	lr
 810198a:	bf00      	nop
 810198c:	03ff63ff 	.word	0x03ff63ff

08101990 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8101990:	b480      	push	{r7}
 8101992:	b083      	sub	sp, #12
 8101994:	af00      	add	r7, sp, #0
 8101996:	6078      	str	r0, [r7, #4]
 8101998:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810199a:	687b      	ldr	r3, [r7, #4]
 810199c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81019a0:	b2db      	uxtb	r3, r3
 81019a2:	2b20      	cmp	r3, #32
 81019a4:	d138      	bne.n	8101a18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81019a6:	687b      	ldr	r3, [r7, #4]
 81019a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81019ac:	2b01      	cmp	r3, #1
 81019ae:	d101      	bne.n	81019b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 81019b0:	2302      	movs	r3, #2
 81019b2:	e032      	b.n	8101a1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81019b4:	687b      	ldr	r3, [r7, #4]
 81019b6:	2201      	movs	r2, #1
 81019b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81019bc:	687b      	ldr	r3, [r7, #4]
 81019be:	2224      	movs	r2, #36	; 0x24
 81019c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81019c4:	687b      	ldr	r3, [r7, #4]
 81019c6:	681b      	ldr	r3, [r3, #0]
 81019c8:	681a      	ldr	r2, [r3, #0]
 81019ca:	687b      	ldr	r3, [r7, #4]
 81019cc:	681b      	ldr	r3, [r3, #0]
 81019ce:	f022 0201 	bic.w	r2, r2, #1
 81019d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81019d4:	687b      	ldr	r3, [r7, #4]
 81019d6:	681b      	ldr	r3, [r3, #0]
 81019d8:	681a      	ldr	r2, [r3, #0]
 81019da:	687b      	ldr	r3, [r7, #4]
 81019dc:	681b      	ldr	r3, [r3, #0]
 81019de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 81019e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81019e4:	687b      	ldr	r3, [r7, #4]
 81019e6:	681b      	ldr	r3, [r3, #0]
 81019e8:	6819      	ldr	r1, [r3, #0]
 81019ea:	687b      	ldr	r3, [r7, #4]
 81019ec:	681b      	ldr	r3, [r3, #0]
 81019ee:	683a      	ldr	r2, [r7, #0]
 81019f0:	430a      	orrs	r2, r1
 81019f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81019f4:	687b      	ldr	r3, [r7, #4]
 81019f6:	681b      	ldr	r3, [r3, #0]
 81019f8:	681a      	ldr	r2, [r3, #0]
 81019fa:	687b      	ldr	r3, [r7, #4]
 81019fc:	681b      	ldr	r3, [r3, #0]
 81019fe:	f042 0201 	orr.w	r2, r2, #1
 8101a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8101a04:	687b      	ldr	r3, [r7, #4]
 8101a06:	2220      	movs	r2, #32
 8101a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101a0c:	687b      	ldr	r3, [r7, #4]
 8101a0e:	2200      	movs	r2, #0
 8101a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8101a14:	2300      	movs	r3, #0
 8101a16:	e000      	b.n	8101a1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8101a18:	2302      	movs	r3, #2
  }
}
 8101a1a:	4618      	mov	r0, r3
 8101a1c:	370c      	adds	r7, #12
 8101a1e:	46bd      	mov	sp, r7
 8101a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a24:	4770      	bx	lr

08101a26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8101a26:	b480      	push	{r7}
 8101a28:	b085      	sub	sp, #20
 8101a2a:	af00      	add	r7, sp, #0
 8101a2c:	6078      	str	r0, [r7, #4]
 8101a2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8101a30:	687b      	ldr	r3, [r7, #4]
 8101a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8101a36:	b2db      	uxtb	r3, r3
 8101a38:	2b20      	cmp	r3, #32
 8101a3a:	d139      	bne.n	8101ab0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8101a3c:	687b      	ldr	r3, [r7, #4]
 8101a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8101a42:	2b01      	cmp	r3, #1
 8101a44:	d101      	bne.n	8101a4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8101a46:	2302      	movs	r3, #2
 8101a48:	e033      	b.n	8101ab2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8101a4a:	687b      	ldr	r3, [r7, #4]
 8101a4c:	2201      	movs	r2, #1
 8101a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8101a52:	687b      	ldr	r3, [r7, #4]
 8101a54:	2224      	movs	r2, #36	; 0x24
 8101a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8101a5a:	687b      	ldr	r3, [r7, #4]
 8101a5c:	681b      	ldr	r3, [r3, #0]
 8101a5e:	681a      	ldr	r2, [r3, #0]
 8101a60:	687b      	ldr	r3, [r7, #4]
 8101a62:	681b      	ldr	r3, [r3, #0]
 8101a64:	f022 0201 	bic.w	r2, r2, #1
 8101a68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8101a6a:	687b      	ldr	r3, [r7, #4]
 8101a6c:	681b      	ldr	r3, [r3, #0]
 8101a6e:	681b      	ldr	r3, [r3, #0]
 8101a70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8101a72:	68fb      	ldr	r3, [r7, #12]
 8101a74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101a78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8101a7a:	683b      	ldr	r3, [r7, #0]
 8101a7c:	021b      	lsls	r3, r3, #8
 8101a7e:	68fa      	ldr	r2, [r7, #12]
 8101a80:	4313      	orrs	r3, r2
 8101a82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8101a84:	687b      	ldr	r3, [r7, #4]
 8101a86:	681b      	ldr	r3, [r3, #0]
 8101a88:	68fa      	ldr	r2, [r7, #12]
 8101a8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8101a8c:	687b      	ldr	r3, [r7, #4]
 8101a8e:	681b      	ldr	r3, [r3, #0]
 8101a90:	681a      	ldr	r2, [r3, #0]
 8101a92:	687b      	ldr	r3, [r7, #4]
 8101a94:	681b      	ldr	r3, [r3, #0]
 8101a96:	f042 0201 	orr.w	r2, r2, #1
 8101a9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8101a9c:	687b      	ldr	r3, [r7, #4]
 8101a9e:	2220      	movs	r2, #32
 8101aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8101aa4:	687b      	ldr	r3, [r7, #4]
 8101aa6:	2200      	movs	r2, #0
 8101aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8101aac:	2300      	movs	r3, #0
 8101aae:	e000      	b.n	8101ab2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8101ab0:	2302      	movs	r3, #2
  }
}
 8101ab2:	4618      	mov	r0, r3
 8101ab4:	3714      	adds	r7, #20
 8101ab6:	46bd      	mov	sp, r7
 8101ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101abc:	4770      	bx	lr
	...

08101ac0 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101ac0:	b580      	push	{r7, lr}
 8101ac2:	b084      	sub	sp, #16
 8101ac4:	af00      	add	r7, sp, #0
 8101ac6:	60f8      	str	r0, [r7, #12]
 8101ac8:	460b      	mov	r3, r1
 8101aca:	607a      	str	r2, [r7, #4]
 8101acc:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101ace:	4b37      	ldr	r3, [pc, #220]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101ad0:	681b      	ldr	r3, [r3, #0]
 8101ad2:	f023 0201 	bic.w	r2, r3, #1
 8101ad6:	4935      	ldr	r1, [pc, #212]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101ad8:	68fb      	ldr	r3, [r7, #12]
 8101ada:	4313      	orrs	r3, r2
 8101adc:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101ade:	687b      	ldr	r3, [r7, #4]
 8101ae0:	2b00      	cmp	r3, #0
 8101ae2:	d123      	bne.n	8101b2c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101ae4:	f7ff f916 	bl	8100d14 <HAL_GetCurrentCPUID>
 8101ae8:	4603      	mov	r3, r0
 8101aea:	2b03      	cmp	r3, #3
 8101aec:	d158      	bne.n	8101ba0 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101aee:	4b2f      	ldr	r3, [pc, #188]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101af0:	691b      	ldr	r3, [r3, #16]
 8101af2:	4a2e      	ldr	r2, [pc, #184]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101af4:	f023 0301 	bic.w	r3, r3, #1
 8101af8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101afa:	4b2d      	ldr	r3, [pc, #180]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101afc:	691b      	ldr	r3, [r3, #16]
 8101afe:	4a2c      	ldr	r2, [pc, #176]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b00:	f043 0304 	orr.w	r3, r3, #4
 8101b04:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101b06:	f3bf 8f4f 	dsb	sy
}
 8101b0a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101b0c:	f3bf 8f6f 	isb	sy
}
 8101b10:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101b12:	7afb      	ldrb	r3, [r7, #11]
 8101b14:	2b01      	cmp	r3, #1
 8101b16:	d101      	bne.n	8101b1c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101b18:	bf30      	wfi
 8101b1a:	e000      	b.n	8101b1e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101b1c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101b1e:	4b24      	ldr	r3, [pc, #144]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b20:	691b      	ldr	r3, [r3, #16]
 8101b22:	4a23      	ldr	r2, [pc, #140]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b24:	f023 0304 	bic.w	r3, r3, #4
 8101b28:	6113      	str	r3, [r2, #16]
 8101b2a:	e03c      	b.n	8101ba6 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101b2c:	687b      	ldr	r3, [r7, #4]
 8101b2e:	2b01      	cmp	r3, #1
 8101b30:	d123      	bne.n	8101b7a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101b32:	f7ff f8ef 	bl	8100d14 <HAL_GetCurrentCPUID>
 8101b36:	4603      	mov	r3, r0
 8101b38:	2b01      	cmp	r3, #1
 8101b3a:	d133      	bne.n	8101ba4 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101b3c:	4b1b      	ldr	r3, [pc, #108]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b3e:	695b      	ldr	r3, [r3, #20]
 8101b40:	4a1a      	ldr	r2, [pc, #104]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b42:	f023 0302 	bic.w	r3, r3, #2
 8101b46:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101b48:	4b19      	ldr	r3, [pc, #100]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b4a:	691b      	ldr	r3, [r3, #16]
 8101b4c:	4a18      	ldr	r2, [pc, #96]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b4e:	f043 0304 	orr.w	r3, r3, #4
 8101b52:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101b54:	f3bf 8f4f 	dsb	sy
}
 8101b58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101b5a:	f3bf 8f6f 	isb	sy
}
 8101b5e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101b60:	7afb      	ldrb	r3, [r7, #11]
 8101b62:	2b01      	cmp	r3, #1
 8101b64:	d101      	bne.n	8101b6a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101b66:	bf30      	wfi
 8101b68:	e000      	b.n	8101b6c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101b6a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101b6c:	4b10      	ldr	r3, [pc, #64]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b6e:	691b      	ldr	r3, [r3, #16]
 8101b70:	4a0f      	ldr	r2, [pc, #60]	; (8101bb0 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101b72:	f023 0304 	bic.w	r3, r3, #4
 8101b76:	6113      	str	r3, [r2, #16]
 8101b78:	e015      	b.n	8101ba6 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101b7a:	f7ff f8cb 	bl	8100d14 <HAL_GetCurrentCPUID>
 8101b7e:	4603      	mov	r3, r0
 8101b80:	2b03      	cmp	r3, #3
 8101b82:	d106      	bne.n	8101b92 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101b84:	4b09      	ldr	r3, [pc, #36]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b86:	691b      	ldr	r3, [r3, #16]
 8101b88:	4a08      	ldr	r2, [pc, #32]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b8a:	f023 0304 	bic.w	r3, r3, #4
 8101b8e:	6113      	str	r3, [r2, #16]
 8101b90:	e009      	b.n	8101ba6 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101b92:	4b06      	ldr	r3, [pc, #24]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b94:	695b      	ldr	r3, [r3, #20]
 8101b96:	4a05      	ldr	r2, [pc, #20]	; (8101bac <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b98:	f023 0304 	bic.w	r3, r3, #4
 8101b9c:	6153      	str	r3, [r2, #20]
 8101b9e:	e002      	b.n	8101ba6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101ba0:	bf00      	nop
 8101ba2:	e000      	b.n	8101ba6 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101ba4:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101ba6:	3710      	adds	r7, #16
 8101ba8:	46bd      	mov	sp, r7
 8101baa:	bd80      	pop	{r7, pc}
 8101bac:	58024800 	.word	0x58024800
 8101bb0:	e000ed00 	.word	0xe000ed00

08101bb4 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101bb4:	b580      	push	{r7, lr}
 8101bb6:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101bb8:	f7ff f8ac 	bl	8100d14 <HAL_GetCurrentCPUID>
 8101bbc:	4603      	mov	r3, r0
 8101bbe:	2b03      	cmp	r3, #3
 8101bc0:	d101      	bne.n	8101bc6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101bc2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101bc4:	e001      	b.n	8101bca <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101bc6:	bf40      	sev
    __WFE ();
 8101bc8:	bf20      	wfe
}
 8101bca:	bf00      	nop
 8101bcc:	bd80      	pop	{r7, pc}
	...

08101bd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101bd0:	b480      	push	{r7}
 8101bd2:	b089      	sub	sp, #36	; 0x24
 8101bd4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101bd6:	4bb3      	ldr	r3, [pc, #716]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bd8:	691b      	ldr	r3, [r3, #16]
 8101bda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8101bde:	2b18      	cmp	r3, #24
 8101be0:	f200 8155 	bhi.w	8101e8e <HAL_RCC_GetSysClockFreq+0x2be>
 8101be4:	a201      	add	r2, pc, #4	; (adr r2, 8101bec <HAL_RCC_GetSysClockFreq+0x1c>)
 8101be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101bea:	bf00      	nop
 8101bec:	08101c51 	.word	0x08101c51
 8101bf0:	08101e8f 	.word	0x08101e8f
 8101bf4:	08101e8f 	.word	0x08101e8f
 8101bf8:	08101e8f 	.word	0x08101e8f
 8101bfc:	08101e8f 	.word	0x08101e8f
 8101c00:	08101e8f 	.word	0x08101e8f
 8101c04:	08101e8f 	.word	0x08101e8f
 8101c08:	08101e8f 	.word	0x08101e8f
 8101c0c:	08101c77 	.word	0x08101c77
 8101c10:	08101e8f 	.word	0x08101e8f
 8101c14:	08101e8f 	.word	0x08101e8f
 8101c18:	08101e8f 	.word	0x08101e8f
 8101c1c:	08101e8f 	.word	0x08101e8f
 8101c20:	08101e8f 	.word	0x08101e8f
 8101c24:	08101e8f 	.word	0x08101e8f
 8101c28:	08101e8f 	.word	0x08101e8f
 8101c2c:	08101c7d 	.word	0x08101c7d
 8101c30:	08101e8f 	.word	0x08101e8f
 8101c34:	08101e8f 	.word	0x08101e8f
 8101c38:	08101e8f 	.word	0x08101e8f
 8101c3c:	08101e8f 	.word	0x08101e8f
 8101c40:	08101e8f 	.word	0x08101e8f
 8101c44:	08101e8f 	.word	0x08101e8f
 8101c48:	08101e8f 	.word	0x08101e8f
 8101c4c:	08101c83 	.word	0x08101c83
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101c50:	4b94      	ldr	r3, [pc, #592]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c52:	681b      	ldr	r3, [r3, #0]
 8101c54:	f003 0320 	and.w	r3, r3, #32
 8101c58:	2b00      	cmp	r3, #0
 8101c5a:	d009      	beq.n	8101c70 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101c5c:	4b91      	ldr	r3, [pc, #580]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c5e:	681b      	ldr	r3, [r3, #0]
 8101c60:	08db      	lsrs	r3, r3, #3
 8101c62:	f003 0303 	and.w	r3, r3, #3
 8101c66:	4a90      	ldr	r2, [pc, #576]	; (8101ea8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101c68:	fa22 f303 	lsr.w	r3, r2, r3
 8101c6c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8101c6e:	e111      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101c70:	4b8d      	ldr	r3, [pc, #564]	; (8101ea8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101c72:	61bb      	str	r3, [r7, #24]
    break;
 8101c74:	e10e      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8101c76:	4b8d      	ldr	r3, [pc, #564]	; (8101eac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101c78:	61bb      	str	r3, [r7, #24]
    break;
 8101c7a:	e10b      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8101c7c:	4b8c      	ldr	r3, [pc, #560]	; (8101eb0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101c7e:	61bb      	str	r3, [r7, #24]
    break;
 8101c80:	e108      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101c82:	4b88      	ldr	r3, [pc, #544]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101c86:	f003 0303 	and.w	r3, r3, #3
 8101c8a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8101c8c:	4b85      	ldr	r3, [pc, #532]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101c90:	091b      	lsrs	r3, r3, #4
 8101c92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8101c96:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101c98:	4b82      	ldr	r3, [pc, #520]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101c9c:	f003 0301 	and.w	r3, r3, #1
 8101ca0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8101ca2:	4b80      	ldr	r3, [pc, #512]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101ca6:	08db      	lsrs	r3, r3, #3
 8101ca8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101cac:	68fa      	ldr	r2, [r7, #12]
 8101cae:	fb02 f303 	mul.w	r3, r2, r3
 8101cb2:	ee07 3a90 	vmov	s15, r3
 8101cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101cba:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8101cbe:	693b      	ldr	r3, [r7, #16]
 8101cc0:	2b00      	cmp	r3, #0
 8101cc2:	f000 80e1 	beq.w	8101e88 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101cc6:	697b      	ldr	r3, [r7, #20]
 8101cc8:	2b02      	cmp	r3, #2
 8101cca:	f000 8083 	beq.w	8101dd4 <HAL_RCC_GetSysClockFreq+0x204>
 8101cce:	697b      	ldr	r3, [r7, #20]
 8101cd0:	2b02      	cmp	r3, #2
 8101cd2:	f200 80a1 	bhi.w	8101e18 <HAL_RCC_GetSysClockFreq+0x248>
 8101cd6:	697b      	ldr	r3, [r7, #20]
 8101cd8:	2b00      	cmp	r3, #0
 8101cda:	d003      	beq.n	8101ce4 <HAL_RCC_GetSysClockFreq+0x114>
 8101cdc:	697b      	ldr	r3, [r7, #20]
 8101cde:	2b01      	cmp	r3, #1
 8101ce0:	d056      	beq.n	8101d90 <HAL_RCC_GetSysClockFreq+0x1c0>
 8101ce2:	e099      	b.n	8101e18 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101ce4:	4b6f      	ldr	r3, [pc, #444]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ce6:	681b      	ldr	r3, [r3, #0]
 8101ce8:	f003 0320 	and.w	r3, r3, #32
 8101cec:	2b00      	cmp	r3, #0
 8101cee:	d02d      	beq.n	8101d4c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101cf0:	4b6c      	ldr	r3, [pc, #432]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101cf2:	681b      	ldr	r3, [r3, #0]
 8101cf4:	08db      	lsrs	r3, r3, #3
 8101cf6:	f003 0303 	and.w	r3, r3, #3
 8101cfa:	4a6b      	ldr	r2, [pc, #428]	; (8101ea8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8101d00:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d02:	687b      	ldr	r3, [r7, #4]
 8101d04:	ee07 3a90 	vmov	s15, r3
 8101d08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d0c:	693b      	ldr	r3, [r7, #16]
 8101d0e:	ee07 3a90 	vmov	s15, r3
 8101d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101d1a:	4b62      	ldr	r3, [pc, #392]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101d22:	ee07 3a90 	vmov	s15, r3
 8101d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101d2e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101eb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101d3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d46:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101d4a:	e087      	b.n	8101e5c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d4c:	693b      	ldr	r3, [r7, #16]
 8101d4e:	ee07 3a90 	vmov	s15, r3
 8101d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101d56:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101eb8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101d5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101d5e:	4b51      	ldr	r3, [pc, #324]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101d66:	ee07 3a90 	vmov	s15, r3
 8101d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101d72:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101eb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101d7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101d8e:	e065      	b.n	8101e5c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d90:	693b      	ldr	r3, [r7, #16]
 8101d92:	ee07 3a90 	vmov	s15, r3
 8101d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101d9a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101ebc <HAL_RCC_GetSysClockFreq+0x2ec>
 8101d9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101da2:	4b40      	ldr	r3, [pc, #256]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101daa:	ee07 3a90 	vmov	s15, r3
 8101dae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101db2:	ed97 6a02 	vldr	s12, [r7, #8]
 8101db6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101eb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101dba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101dbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101dc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101dce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101dd2:	e043      	b.n	8101e5c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101dd4:	693b      	ldr	r3, [r7, #16]
 8101dd6:	ee07 3a90 	vmov	s15, r3
 8101dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101dde:	eddf 6a38 	vldr	s13, [pc, #224]	; 8101ec0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8101de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101de6:	4b2f      	ldr	r3, [pc, #188]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101dee:	ee07 3a90 	vmov	s15, r3
 8101df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101df6:	ed97 6a02 	vldr	s12, [r7, #8]
 8101dfa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101eb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101e06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101e12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101e16:	e021      	b.n	8101e5c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101e18:	693b      	ldr	r3, [r7, #16]
 8101e1a:	ee07 3a90 	vmov	s15, r3
 8101e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101e22:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101ebc <HAL_RCC_GetSysClockFreq+0x2ec>
 8101e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101e2a:	4b1e      	ldr	r3, [pc, #120]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101e32:	ee07 3a90 	vmov	s15, r3
 8101e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101e3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101e3e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101eb4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101e4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101e56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101e5a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101e5c:	4b11      	ldr	r3, [pc, #68]	; (8101ea4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101e60:	0a5b      	lsrs	r3, r3, #9
 8101e62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101e66:	3301      	adds	r3, #1
 8101e68:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101e6a:	683b      	ldr	r3, [r7, #0]
 8101e6c:	ee07 3a90 	vmov	s15, r3
 8101e70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101e74:	edd7 6a07 	vldr	s13, [r7, #28]
 8101e78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101e7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101e80:	ee17 3a90 	vmov	r3, s15
 8101e84:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101e86:	e005      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8101e88:	2300      	movs	r3, #0
 8101e8a:	61bb      	str	r3, [r7, #24]
    break;
 8101e8c:	e002      	b.n	8101e94 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8101e8e:	4b07      	ldr	r3, [pc, #28]	; (8101eac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101e90:	61bb      	str	r3, [r7, #24]
    break;
 8101e92:	bf00      	nop
  }

  return sysclockfreq;
 8101e94:	69bb      	ldr	r3, [r7, #24]
}
 8101e96:	4618      	mov	r0, r3
 8101e98:	3724      	adds	r7, #36	; 0x24
 8101e9a:	46bd      	mov	sp, r7
 8101e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea0:	4770      	bx	lr
 8101ea2:	bf00      	nop
 8101ea4:	58024400 	.word	0x58024400
 8101ea8:	03d09000 	.word	0x03d09000
 8101eac:	003d0900 	.word	0x003d0900
 8101eb0:	007a1200 	.word	0x007a1200
 8101eb4:	46000000 	.word	0x46000000
 8101eb8:	4c742400 	.word	0x4c742400
 8101ebc:	4a742400 	.word	0x4a742400
 8101ec0:	4af42400 	.word	0x4af42400

08101ec4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101ec4:	b580      	push	{r7, lr}
 8101ec6:	b086      	sub	sp, #24
 8101ec8:	af00      	add	r7, sp, #0
 8101eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101ecc:	2300      	movs	r3, #0
 8101ece:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101ed0:	2300      	movs	r3, #0
 8101ed2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101ed4:	687b      	ldr	r3, [r7, #4]
 8101ed6:	681b      	ldr	r3, [r3, #0]
 8101ed8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101edc:	2b00      	cmp	r3, #0
 8101ede:	d03f      	beq.n	8101f60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8101ee0:	687b      	ldr	r3, [r7, #4]
 8101ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101ee4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101ee8:	d02a      	beq.n	8101f40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8101eea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101eee:	d824      	bhi.n	8101f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101ef0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101ef4:	d018      	beq.n	8101f28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101ef6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101efa:	d81e      	bhi.n	8101f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101efc:	2b00      	cmp	r3, #0
 8101efe:	d003      	beq.n	8101f08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8101f00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8101f04:	d007      	beq.n	8101f16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8101f06:	e018      	b.n	8101f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f08:	4ba3      	ldr	r3, [pc, #652]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101f0c:	4aa2      	ldr	r2, [pc, #648]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101f12:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f14:	e015      	b.n	8101f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101f16:	687b      	ldr	r3, [r7, #4]
 8101f18:	3304      	adds	r3, #4
 8101f1a:	2102      	movs	r1, #2
 8101f1c:	4618      	mov	r0, r3
 8101f1e:	f000 ff17 	bl	8102d50 <RCCEx_PLL2_Config>
 8101f22:	4603      	mov	r3, r0
 8101f24:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f26:	e00c      	b.n	8101f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101f28:	687b      	ldr	r3, [r7, #4]
 8101f2a:	3324      	adds	r3, #36	; 0x24
 8101f2c:	2102      	movs	r1, #2
 8101f2e:	4618      	mov	r0, r3
 8101f30:	f000 ffc0 	bl	8102eb4 <RCCEx_PLL3_Config>
 8101f34:	4603      	mov	r3, r0
 8101f36:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f38:	e003      	b.n	8101f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101f3a:	2301      	movs	r3, #1
 8101f3c:	75fb      	strb	r3, [r7, #23]
      break;
 8101f3e:	e000      	b.n	8101f42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8101f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101f42:	7dfb      	ldrb	r3, [r7, #23]
 8101f44:	2b00      	cmp	r3, #0
 8101f46:	d109      	bne.n	8101f5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101f48:	4b93      	ldr	r3, [pc, #588]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101f4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8101f50:	687b      	ldr	r3, [r7, #4]
 8101f52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101f54:	4990      	ldr	r1, [pc, #576]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f56:	4313      	orrs	r3, r2
 8101f58:	650b      	str	r3, [r1, #80]	; 0x50
 8101f5a:	e001      	b.n	8101f60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f5c:	7dfb      	ldrb	r3, [r7, #23]
 8101f5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101f60:	687b      	ldr	r3, [r7, #4]
 8101f62:	681b      	ldr	r3, [r3, #0]
 8101f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101f68:	2b00      	cmp	r3, #0
 8101f6a:	d03d      	beq.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8101f6c:	687b      	ldr	r3, [r7, #4]
 8101f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101f70:	2b04      	cmp	r3, #4
 8101f72:	d826      	bhi.n	8101fc2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8101f74:	a201      	add	r2, pc, #4	; (adr r2, 8101f7c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8101f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101f7a:	bf00      	nop
 8101f7c:	08101f91 	.word	0x08101f91
 8101f80:	08101f9f 	.word	0x08101f9f
 8101f84:	08101fb1 	.word	0x08101fb1
 8101f88:	08101fc9 	.word	0x08101fc9
 8101f8c:	08101fc9 	.word	0x08101fc9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f90:	4b81      	ldr	r3, [pc, #516]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101f94:	4a80      	ldr	r2, [pc, #512]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101f96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101f9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f9c:	e015      	b.n	8101fca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101f9e:	687b      	ldr	r3, [r7, #4]
 8101fa0:	3304      	adds	r3, #4
 8101fa2:	2100      	movs	r1, #0
 8101fa4:	4618      	mov	r0, r3
 8101fa6:	f000 fed3 	bl	8102d50 <RCCEx_PLL2_Config>
 8101faa:	4603      	mov	r3, r0
 8101fac:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101fae:	e00c      	b.n	8101fca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101fb0:	687b      	ldr	r3, [r7, #4]
 8101fb2:	3324      	adds	r3, #36	; 0x24
 8101fb4:	2100      	movs	r1, #0
 8101fb6:	4618      	mov	r0, r3
 8101fb8:	f000 ff7c 	bl	8102eb4 <RCCEx_PLL3_Config>
 8101fbc:	4603      	mov	r3, r0
 8101fbe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101fc0:	e003      	b.n	8101fca <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101fc2:	2301      	movs	r3, #1
 8101fc4:	75fb      	strb	r3, [r7, #23]
      break;
 8101fc6:	e000      	b.n	8101fca <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8101fc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101fca:	7dfb      	ldrb	r3, [r7, #23]
 8101fcc:	2b00      	cmp	r3, #0
 8101fce:	d109      	bne.n	8101fe4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101fd0:	4b71      	ldr	r3, [pc, #452]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101fd4:	f023 0207 	bic.w	r2, r3, #7
 8101fd8:	687b      	ldr	r3, [r7, #4]
 8101fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101fdc:	496e      	ldr	r1, [pc, #440]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8101fde:	4313      	orrs	r3, r2
 8101fe0:	650b      	str	r3, [r1, #80]	; 0x50
 8101fe2:	e001      	b.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101fe4:	7dfb      	ldrb	r3, [r7, #23]
 8101fe6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101fe8:	687b      	ldr	r3, [r7, #4]
 8101fea:	681b      	ldr	r3, [r3, #0]
 8101fec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101ff0:	2b00      	cmp	r3, #0
 8101ff2:	d042      	beq.n	810207a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8101ff4:	687b      	ldr	r3, [r7, #4]
 8101ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101ffc:	d02b      	beq.n	8102056 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8101ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102002:	d825      	bhi.n	8102050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102004:	2bc0      	cmp	r3, #192	; 0xc0
 8102006:	d028      	beq.n	810205a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8102008:	2bc0      	cmp	r3, #192	; 0xc0
 810200a:	d821      	bhi.n	8102050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810200c:	2b80      	cmp	r3, #128	; 0x80
 810200e:	d016      	beq.n	810203e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8102010:	2b80      	cmp	r3, #128	; 0x80
 8102012:	d81d      	bhi.n	8102050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102014:	2b00      	cmp	r3, #0
 8102016:	d002      	beq.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8102018:	2b40      	cmp	r3, #64	; 0x40
 810201a:	d007      	beq.n	810202c <HAL_RCCEx_PeriphCLKConfig+0x168>
 810201c:	e018      	b.n	8102050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810201e:	4b5e      	ldr	r3, [pc, #376]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102022:	4a5d      	ldr	r2, [pc, #372]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102028:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810202a:	e017      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810202c:	687b      	ldr	r3, [r7, #4]
 810202e:	3304      	adds	r3, #4
 8102030:	2100      	movs	r1, #0
 8102032:	4618      	mov	r0, r3
 8102034:	f000 fe8c 	bl	8102d50 <RCCEx_PLL2_Config>
 8102038:	4603      	mov	r3, r0
 810203a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810203c:	e00e      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810203e:	687b      	ldr	r3, [r7, #4]
 8102040:	3324      	adds	r3, #36	; 0x24
 8102042:	2100      	movs	r1, #0
 8102044:	4618      	mov	r0, r3
 8102046:	f000 ff35 	bl	8102eb4 <RCCEx_PLL3_Config>
 810204a:	4603      	mov	r3, r0
 810204c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810204e:	e005      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102050:	2301      	movs	r3, #1
 8102052:	75fb      	strb	r3, [r7, #23]
      break;
 8102054:	e002      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8102056:	bf00      	nop
 8102058:	e000      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 810205a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810205c:	7dfb      	ldrb	r3, [r7, #23]
 810205e:	2b00      	cmp	r3, #0
 8102060:	d109      	bne.n	8102076 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8102062:	4b4d      	ldr	r3, [pc, #308]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102066:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 810206a:	687b      	ldr	r3, [r7, #4]
 810206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810206e:	494a      	ldr	r1, [pc, #296]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102070:	4313      	orrs	r3, r2
 8102072:	650b      	str	r3, [r1, #80]	; 0x50
 8102074:	e001      	b.n	810207a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102076:	7dfb      	ldrb	r3, [r7, #23]
 8102078:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810207a:	687b      	ldr	r3, [r7, #4]
 810207c:	681b      	ldr	r3, [r3, #0]
 810207e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8102082:	2b00      	cmp	r3, #0
 8102084:	d049      	beq.n	810211a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8102086:	687b      	ldr	r3, [r7, #4]
 8102088:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810208c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8102090:	d030      	beq.n	81020f4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8102092:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8102096:	d82a      	bhi.n	81020ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8102098:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810209c:	d02c      	beq.n	81020f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 810209e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81020a2:	d824      	bhi.n	81020ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81020a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81020a8:	d018      	beq.n	81020dc <HAL_RCCEx_PeriphCLKConfig+0x218>
 81020aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81020ae:	d81e      	bhi.n	81020ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81020b0:	2b00      	cmp	r3, #0
 81020b2:	d003      	beq.n	81020bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81020b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81020b8:	d007      	beq.n	81020ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 81020ba:	e018      	b.n	81020ee <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81020bc:	4b36      	ldr	r3, [pc, #216]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81020be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81020c0:	4a35      	ldr	r2, [pc, #212]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81020c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81020c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81020c8:	e017      	b.n	81020fa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	3304      	adds	r3, #4
 81020ce:	2100      	movs	r1, #0
 81020d0:	4618      	mov	r0, r3
 81020d2:	f000 fe3d 	bl	8102d50 <RCCEx_PLL2_Config>
 81020d6:	4603      	mov	r3, r0
 81020d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81020da:	e00e      	b.n	81020fa <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81020dc:	687b      	ldr	r3, [r7, #4]
 81020de:	3324      	adds	r3, #36	; 0x24
 81020e0:	2100      	movs	r1, #0
 81020e2:	4618      	mov	r0, r3
 81020e4:	f000 fee6 	bl	8102eb4 <RCCEx_PLL3_Config>
 81020e8:	4603      	mov	r3, r0
 81020ea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81020ec:	e005      	b.n	81020fa <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81020ee:	2301      	movs	r3, #1
 81020f0:	75fb      	strb	r3, [r7, #23]
      break;
 81020f2:	e002      	b.n	81020fa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 81020f4:	bf00      	nop
 81020f6:	e000      	b.n	81020fa <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 81020f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81020fa:	7dfb      	ldrb	r3, [r7, #23]
 81020fc:	2b00      	cmp	r3, #0
 81020fe:	d10a      	bne.n	8102116 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8102100:	4b25      	ldr	r3, [pc, #148]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102104:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8102108:	687b      	ldr	r3, [r7, #4]
 810210a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810210e:	4922      	ldr	r1, [pc, #136]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102110:	4313      	orrs	r3, r2
 8102112:	658b      	str	r3, [r1, #88]	; 0x58
 8102114:	e001      	b.n	810211a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102116:	7dfb      	ldrb	r3, [r7, #23]
 8102118:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810211a:	687b      	ldr	r3, [r7, #4]
 810211c:	681b      	ldr	r3, [r3, #0]
 810211e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8102122:	2b00      	cmp	r3, #0
 8102124:	d04b      	beq.n	81021be <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8102126:	687b      	ldr	r3, [r7, #4]
 8102128:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 810212c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8102130:	d030      	beq.n	8102194 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8102132:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8102136:	d82a      	bhi.n	810218e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102138:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810213c:	d02e      	beq.n	810219c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 810213e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102142:	d824      	bhi.n	810218e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102144:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8102148:	d018      	beq.n	810217c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 810214a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810214e:	d81e      	bhi.n	810218e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102150:	2b00      	cmp	r3, #0
 8102152:	d003      	beq.n	810215c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8102154:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8102158:	d007      	beq.n	810216a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 810215a:	e018      	b.n	810218e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810215c:	4b0e      	ldr	r3, [pc, #56]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810215e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102160:	4a0d      	ldr	r2, [pc, #52]	; (8102198 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102162:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102166:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102168:	e019      	b.n	810219e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810216a:	687b      	ldr	r3, [r7, #4]
 810216c:	3304      	adds	r3, #4
 810216e:	2100      	movs	r1, #0
 8102170:	4618      	mov	r0, r3
 8102172:	f000 fded 	bl	8102d50 <RCCEx_PLL2_Config>
 8102176:	4603      	mov	r3, r0
 8102178:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810217a:	e010      	b.n	810219e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810217c:	687b      	ldr	r3, [r7, #4]
 810217e:	3324      	adds	r3, #36	; 0x24
 8102180:	2100      	movs	r1, #0
 8102182:	4618      	mov	r0, r3
 8102184:	f000 fe96 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102188:	4603      	mov	r3, r0
 810218a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810218c:	e007      	b.n	810219e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810218e:	2301      	movs	r3, #1
 8102190:	75fb      	strb	r3, [r7, #23]
      break;
 8102192:	e004      	b.n	810219e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8102194:	bf00      	nop
 8102196:	e002      	b.n	810219e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8102198:	58024400 	.word	0x58024400
      break;
 810219c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810219e:	7dfb      	ldrb	r3, [r7, #23]
 81021a0:	2b00      	cmp	r3, #0
 81021a2:	d10a      	bne.n	81021ba <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81021a4:	4b99      	ldr	r3, [pc, #612]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81021a8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81021ac:	687b      	ldr	r3, [r7, #4]
 81021ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81021b2:	4996      	ldr	r1, [pc, #600]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81021b4:	4313      	orrs	r3, r2
 81021b6:	658b      	str	r3, [r1, #88]	; 0x58
 81021b8:	e001      	b.n	81021be <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021ba:	7dfb      	ldrb	r3, [r7, #23]
 81021bc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81021be:	687b      	ldr	r3, [r7, #4]
 81021c0:	681b      	ldr	r3, [r3, #0]
 81021c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81021c6:	2b00      	cmp	r3, #0
 81021c8:	d032      	beq.n	8102230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 81021ca:	687b      	ldr	r3, [r7, #4]
 81021cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81021ce:	2b30      	cmp	r3, #48	; 0x30
 81021d0:	d01c      	beq.n	810220c <HAL_RCCEx_PeriphCLKConfig+0x348>
 81021d2:	2b30      	cmp	r3, #48	; 0x30
 81021d4:	d817      	bhi.n	8102206 <HAL_RCCEx_PeriphCLKConfig+0x342>
 81021d6:	2b20      	cmp	r3, #32
 81021d8:	d00c      	beq.n	81021f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 81021da:	2b20      	cmp	r3, #32
 81021dc:	d813      	bhi.n	8102206 <HAL_RCCEx_PeriphCLKConfig+0x342>
 81021de:	2b00      	cmp	r3, #0
 81021e0:	d016      	beq.n	8102210 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 81021e2:	2b10      	cmp	r3, #16
 81021e4:	d10f      	bne.n	8102206 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81021e6:	4b89      	ldr	r3, [pc, #548]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81021e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81021ea:	4a88      	ldr	r2, [pc, #544]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81021ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81021f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 81021f2:	e00e      	b.n	8102212 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81021f4:	687b      	ldr	r3, [r7, #4]
 81021f6:	3304      	adds	r3, #4
 81021f8:	2102      	movs	r1, #2
 81021fa:	4618      	mov	r0, r3
 81021fc:	f000 fda8 	bl	8102d50 <RCCEx_PLL2_Config>
 8102200:	4603      	mov	r3, r0
 8102202:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102204:	e005      	b.n	8102212 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102206:	2301      	movs	r3, #1
 8102208:	75fb      	strb	r3, [r7, #23]
      break;
 810220a:	e002      	b.n	8102212 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 810220c:	bf00      	nop
 810220e:	e000      	b.n	8102212 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8102210:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102212:	7dfb      	ldrb	r3, [r7, #23]
 8102214:	2b00      	cmp	r3, #0
 8102216:	d109      	bne.n	810222c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8102218:	4b7c      	ldr	r3, [pc, #496]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810221a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810221c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8102220:	687b      	ldr	r3, [r7, #4]
 8102222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102224:	4979      	ldr	r1, [pc, #484]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102226:	4313      	orrs	r3, r2
 8102228:	64cb      	str	r3, [r1, #76]	; 0x4c
 810222a:	e001      	b.n	8102230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810222c:	7dfb      	ldrb	r3, [r7, #23]
 810222e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8102230:	687b      	ldr	r3, [r7, #4]
 8102232:	681b      	ldr	r3, [r3, #0]
 8102234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8102238:	2b00      	cmp	r3, #0
 810223a:	d047      	beq.n	81022cc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 810223c:	687b      	ldr	r3, [r7, #4]
 810223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102240:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102244:	d030      	beq.n	81022a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8102246:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810224a:	d82a      	bhi.n	81022a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 810224c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102250:	d02c      	beq.n	81022ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8102252:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102256:	d824      	bhi.n	81022a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8102258:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810225c:	d018      	beq.n	8102290 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 810225e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8102262:	d81e      	bhi.n	81022a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8102264:	2b00      	cmp	r3, #0
 8102266:	d003      	beq.n	8102270 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8102268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810226c:	d007      	beq.n	810227e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 810226e:	e018      	b.n	81022a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102270:	4b66      	ldr	r3, [pc, #408]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102274:	4a65      	ldr	r2, [pc, #404]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810227a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810227c:	e017      	b.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	3304      	adds	r3, #4
 8102282:	2100      	movs	r1, #0
 8102284:	4618      	mov	r0, r3
 8102286:	f000 fd63 	bl	8102d50 <RCCEx_PLL2_Config>
 810228a:	4603      	mov	r3, r0
 810228c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810228e:	e00e      	b.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102290:	687b      	ldr	r3, [r7, #4]
 8102292:	3324      	adds	r3, #36	; 0x24
 8102294:	2100      	movs	r1, #0
 8102296:	4618      	mov	r0, r3
 8102298:	f000 fe0c 	bl	8102eb4 <RCCEx_PLL3_Config>
 810229c:	4603      	mov	r3, r0
 810229e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81022a0:	e005      	b.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81022a2:	2301      	movs	r3, #1
 81022a4:	75fb      	strb	r3, [r7, #23]
      break;
 81022a6:	e002      	b.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81022a8:	bf00      	nop
 81022aa:	e000      	b.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81022ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 81022ae:	7dfb      	ldrb	r3, [r7, #23]
 81022b0:	2b00      	cmp	r3, #0
 81022b2:	d109      	bne.n	81022c8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81022b4:	4b55      	ldr	r3, [pc, #340]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81022b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81022b8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 81022bc:	687b      	ldr	r3, [r7, #4]
 81022be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81022c0:	4952      	ldr	r1, [pc, #328]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81022c2:	4313      	orrs	r3, r2
 81022c4:	650b      	str	r3, [r1, #80]	; 0x50
 81022c6:	e001      	b.n	81022cc <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022c8:	7dfb      	ldrb	r3, [r7, #23]
 81022ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81022cc:	687b      	ldr	r3, [r7, #4]
 81022ce:	681b      	ldr	r3, [r3, #0]
 81022d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81022d4:	2b00      	cmp	r3, #0
 81022d6:	d049      	beq.n	810236c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 81022d8:	687b      	ldr	r3, [r7, #4]
 81022da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81022dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81022e0:	d02e      	beq.n	8102340 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 81022e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81022e6:	d828      	bhi.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x476>
 81022e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81022ec:	d02a      	beq.n	8102344 <HAL_RCCEx_PeriphCLKConfig+0x480>
 81022ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81022f2:	d822      	bhi.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x476>
 81022f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81022f8:	d026      	beq.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x484>
 81022fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81022fe:	d81c      	bhi.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102300:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102304:	d010      	beq.n	8102328 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8102306:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810230a:	d816      	bhi.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x476>
 810230c:	2b00      	cmp	r3, #0
 810230e:	d01d      	beq.n	810234c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8102310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102314:	d111      	bne.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102316:	687b      	ldr	r3, [r7, #4]
 8102318:	3304      	adds	r3, #4
 810231a:	2101      	movs	r1, #1
 810231c:	4618      	mov	r0, r3
 810231e:	f000 fd17 	bl	8102d50 <RCCEx_PLL2_Config>
 8102322:	4603      	mov	r3, r0
 8102324:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8102326:	e012      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102328:	687b      	ldr	r3, [r7, #4]
 810232a:	3324      	adds	r3, #36	; 0x24
 810232c:	2101      	movs	r1, #1
 810232e:	4618      	mov	r0, r3
 8102330:	f000 fdc0 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102334:	4603      	mov	r3, r0
 8102336:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8102338:	e009      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810233a:	2301      	movs	r3, #1
 810233c:	75fb      	strb	r3, [r7, #23]
      break;
 810233e:	e006      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102340:	bf00      	nop
 8102342:	e004      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102344:	bf00      	nop
 8102346:	e002      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102348:	bf00      	nop
 810234a:	e000      	b.n	810234e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810234c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810234e:	7dfb      	ldrb	r3, [r7, #23]
 8102350:	2b00      	cmp	r3, #0
 8102352:	d109      	bne.n	8102368 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102354:	4b2d      	ldr	r3, [pc, #180]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102356:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102358:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 810235c:	687b      	ldr	r3, [r7, #4]
 810235e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102360:	492a      	ldr	r1, [pc, #168]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102362:	4313      	orrs	r3, r2
 8102364:	650b      	str	r3, [r1, #80]	; 0x50
 8102366:	e001      	b.n	810236c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102368:	7dfb      	ldrb	r3, [r7, #23]
 810236a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 810236c:	687b      	ldr	r3, [r7, #4]
 810236e:	681b      	ldr	r3, [r3, #0]
 8102370:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102374:	2b00      	cmp	r3, #0
 8102376:	d04d      	beq.n	8102414 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8102378:	687b      	ldr	r3, [r7, #4]
 810237a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810237e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102382:	d02e      	beq.n	81023e2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8102384:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102388:	d828      	bhi.n	81023dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 810238a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810238e:	d02a      	beq.n	81023e6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8102390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102394:	d822      	bhi.n	81023dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 8102396:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810239a:	d026      	beq.n	81023ea <HAL_RCCEx_PeriphCLKConfig+0x526>
 810239c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81023a0:	d81c      	bhi.n	81023dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 81023a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023a6:	d010      	beq.n	81023ca <HAL_RCCEx_PeriphCLKConfig+0x506>
 81023a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023ac:	d816      	bhi.n	81023dc <HAL_RCCEx_PeriphCLKConfig+0x518>
 81023ae:	2b00      	cmp	r3, #0
 81023b0:	d01d      	beq.n	81023ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
 81023b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81023b6:	d111      	bne.n	81023dc <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81023b8:	687b      	ldr	r3, [r7, #4]
 81023ba:	3304      	adds	r3, #4
 81023bc:	2101      	movs	r1, #1
 81023be:	4618      	mov	r0, r3
 81023c0:	f000 fcc6 	bl	8102d50 <RCCEx_PLL2_Config>
 81023c4:	4603      	mov	r3, r0
 81023c6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81023c8:	e012      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81023ca:	687b      	ldr	r3, [r7, #4]
 81023cc:	3324      	adds	r3, #36	; 0x24
 81023ce:	2101      	movs	r1, #1
 81023d0:	4618      	mov	r0, r3
 81023d2:	f000 fd6f 	bl	8102eb4 <RCCEx_PLL3_Config>
 81023d6:	4603      	mov	r3, r0
 81023d8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81023da:	e009      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 81023dc:	2301      	movs	r3, #1
 81023de:	75fb      	strb	r3, [r7, #23]
      break;
 81023e0:	e006      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81023e2:	bf00      	nop
 81023e4:	e004      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81023e6:	bf00      	nop
 81023e8:	e002      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81023ea:	bf00      	nop
 81023ec:	e000      	b.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81023ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 81023f0:	7dfb      	ldrb	r3, [r7, #23]
 81023f2:	2b00      	cmp	r3, #0
 81023f4:	d10c      	bne.n	8102410 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81023f6:	4b05      	ldr	r3, [pc, #20]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81023f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81023fa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81023fe:	687b      	ldr	r3, [r7, #4]
 8102400:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102404:	4901      	ldr	r1, [pc, #4]	; (810240c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102406:	4313      	orrs	r3, r2
 8102408:	658b      	str	r3, [r1, #88]	; 0x58
 810240a:	e003      	b.n	8102414 <HAL_RCCEx_PeriphCLKConfig+0x550>
 810240c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102410:	7dfb      	ldrb	r3, [r7, #23]
 8102412:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102414:	687b      	ldr	r3, [r7, #4]
 8102416:	681b      	ldr	r3, [r3, #0]
 8102418:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810241c:	2b00      	cmp	r3, #0
 810241e:	d02f      	beq.n	8102480 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8102420:	687b      	ldr	r3, [r7, #4]
 8102422:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102424:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102428:	d00e      	beq.n	8102448 <HAL_RCCEx_PeriphCLKConfig+0x584>
 810242a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810242e:	d814      	bhi.n	810245a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8102430:	2b00      	cmp	r3, #0
 8102432:	d015      	beq.n	8102460 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8102434:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102438:	d10f      	bne.n	810245a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810243a:	4bb0      	ldr	r3, [pc, #704]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810243c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810243e:	4aaf      	ldr	r2, [pc, #700]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102444:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102446:	e00c      	b.n	8102462 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	3304      	adds	r3, #4
 810244c:	2101      	movs	r1, #1
 810244e:	4618      	mov	r0, r3
 8102450:	f000 fc7e 	bl	8102d50 <RCCEx_PLL2_Config>
 8102454:	4603      	mov	r3, r0
 8102456:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102458:	e003      	b.n	8102462 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810245a:	2301      	movs	r3, #1
 810245c:	75fb      	strb	r3, [r7, #23]
      break;
 810245e:	e000      	b.n	8102462 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8102460:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102462:	7dfb      	ldrb	r3, [r7, #23]
 8102464:	2b00      	cmp	r3, #0
 8102466:	d109      	bne.n	810247c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8102468:	4ba4      	ldr	r3, [pc, #656]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810246a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810246c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102470:	687b      	ldr	r3, [r7, #4]
 8102472:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102474:	49a1      	ldr	r1, [pc, #644]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102476:	4313      	orrs	r3, r2
 8102478:	650b      	str	r3, [r1, #80]	; 0x50
 810247a:	e001      	b.n	8102480 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810247c:	7dfb      	ldrb	r3, [r7, #23]
 810247e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102480:	687b      	ldr	r3, [r7, #4]
 8102482:	681b      	ldr	r3, [r3, #0]
 8102484:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8102488:	2b00      	cmp	r3, #0
 810248a:	d032      	beq.n	81024f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 810248c:	687b      	ldr	r3, [r7, #4]
 810248e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102490:	2b03      	cmp	r3, #3
 8102492:	d81b      	bhi.n	81024cc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8102494:	a201      	add	r2, pc, #4	; (adr r2, 810249c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8102496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810249a:	bf00      	nop
 810249c:	081024d3 	.word	0x081024d3
 81024a0:	081024ad 	.word	0x081024ad
 81024a4:	081024bb 	.word	0x081024bb
 81024a8:	081024d3 	.word	0x081024d3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81024ac:	4b93      	ldr	r3, [pc, #588]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81024ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81024b0:	4a92      	ldr	r2, [pc, #584]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81024b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81024b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81024b8:	e00c      	b.n	81024d4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81024ba:	687b      	ldr	r3, [r7, #4]
 81024bc:	3304      	adds	r3, #4
 81024be:	2102      	movs	r1, #2
 81024c0:	4618      	mov	r0, r3
 81024c2:	f000 fc45 	bl	8102d50 <RCCEx_PLL2_Config>
 81024c6:	4603      	mov	r3, r0
 81024c8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81024ca:	e003      	b.n	81024d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81024cc:	2301      	movs	r3, #1
 81024ce:	75fb      	strb	r3, [r7, #23]
      break;
 81024d0:	e000      	b.n	81024d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81024d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81024d4:	7dfb      	ldrb	r3, [r7, #23]
 81024d6:	2b00      	cmp	r3, #0
 81024d8:	d109      	bne.n	81024ee <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81024da:	4b88      	ldr	r3, [pc, #544]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81024dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81024de:	f023 0203 	bic.w	r2, r3, #3
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81024e6:	4985      	ldr	r1, [pc, #532]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81024e8:	4313      	orrs	r3, r2
 81024ea:	64cb      	str	r3, [r1, #76]	; 0x4c
 81024ec:	e001      	b.n	81024f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024ee:	7dfb      	ldrb	r3, [r7, #23]
 81024f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81024f2:	687b      	ldr	r3, [r7, #4]
 81024f4:	681b      	ldr	r3, [r3, #0]
 81024f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81024fa:	2b00      	cmp	r3, #0
 81024fc:	f000 8088 	beq.w	8102610 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102500:	4b7f      	ldr	r3, [pc, #508]	; (8102700 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102502:	681b      	ldr	r3, [r3, #0]
 8102504:	4a7e      	ldr	r2, [pc, #504]	; (8102700 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810250a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810250c:	f7fe fae6 	bl	8100adc <HAL_GetTick>
 8102510:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102512:	e009      	b.n	8102528 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102514:	f7fe fae2 	bl	8100adc <HAL_GetTick>
 8102518:	4602      	mov	r2, r0
 810251a:	693b      	ldr	r3, [r7, #16]
 810251c:	1ad3      	subs	r3, r2, r3
 810251e:	2b64      	cmp	r3, #100	; 0x64
 8102520:	d902      	bls.n	8102528 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8102522:	2303      	movs	r3, #3
 8102524:	75fb      	strb	r3, [r7, #23]
        break;
 8102526:	e005      	b.n	8102534 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102528:	4b75      	ldr	r3, [pc, #468]	; (8102700 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810252a:	681b      	ldr	r3, [r3, #0]
 810252c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102530:	2b00      	cmp	r3, #0
 8102532:	d0ef      	beq.n	8102514 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8102534:	7dfb      	ldrb	r3, [r7, #23]
 8102536:	2b00      	cmp	r3, #0
 8102538:	d168      	bne.n	810260c <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810253a:	4b70      	ldr	r3, [pc, #448]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810253c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102544:	4053      	eors	r3, r2
 8102546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810254a:	2b00      	cmp	r3, #0
 810254c:	d013      	beq.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810254e:	4b6b      	ldr	r3, [pc, #428]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8102556:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102558:	4b68      	ldr	r3, [pc, #416]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810255a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810255c:	4a67      	ldr	r2, [pc, #412]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810255e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8102562:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102564:	4b65      	ldr	r3, [pc, #404]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102568:	4a64      	ldr	r2, [pc, #400]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810256a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810256e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102570:	4a62      	ldr	r2, [pc, #392]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102572:	68fb      	ldr	r3, [r7, #12]
 8102574:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102576:	687b      	ldr	r3, [r7, #4]
 8102578:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810257c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102580:	d115      	bne.n	81025ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102582:	f7fe faab 	bl	8100adc <HAL_GetTick>
 8102586:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102588:	e00b      	b.n	81025a2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810258a:	f7fe faa7 	bl	8100adc <HAL_GetTick>
 810258e:	4602      	mov	r2, r0
 8102590:	693b      	ldr	r3, [r7, #16]
 8102592:	1ad3      	subs	r3, r2, r3
 8102594:	f241 3288 	movw	r2, #5000	; 0x1388
 8102598:	4293      	cmp	r3, r2
 810259a:	d902      	bls.n	81025a2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 810259c:	2303      	movs	r3, #3
 810259e:	75fb      	strb	r3, [r7, #23]
            break;
 81025a0:	e005      	b.n	81025ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81025a2:	4b56      	ldr	r3, [pc, #344]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81025a6:	f003 0302 	and.w	r3, r3, #2
 81025aa:	2b00      	cmp	r3, #0
 81025ac:	d0ed      	beq.n	810258a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81025ae:	7dfb      	ldrb	r3, [r7, #23]
 81025b0:	2b00      	cmp	r3, #0
 81025b2:	d128      	bne.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81025b4:	687b      	ldr	r3, [r7, #4]
 81025b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81025ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81025be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81025c2:	d10f      	bne.n	81025e4 <HAL_RCCEx_PeriphCLKConfig+0x720>
 81025c4:	4b4d      	ldr	r3, [pc, #308]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025c6:	691b      	ldr	r3, [r3, #16]
 81025c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81025cc:	687b      	ldr	r3, [r7, #4]
 81025ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81025d2:	091b      	lsrs	r3, r3, #4
 81025d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81025d8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81025dc:	4947      	ldr	r1, [pc, #284]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025de:	4313      	orrs	r3, r2
 81025e0:	610b      	str	r3, [r1, #16]
 81025e2:	e005      	b.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 81025e4:	4b45      	ldr	r3, [pc, #276]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025e6:	691b      	ldr	r3, [r3, #16]
 81025e8:	4a44      	ldr	r2, [pc, #272]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025ea:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81025ee:	6113      	str	r3, [r2, #16]
 81025f0:	4b42      	ldr	r3, [pc, #264]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81025f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81025f4:	687b      	ldr	r3, [r7, #4]
 81025f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81025fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81025fe:	493f      	ldr	r1, [pc, #252]	; (81026fc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102600:	4313      	orrs	r3, r2
 8102602:	670b      	str	r3, [r1, #112]	; 0x70
 8102604:	e004      	b.n	8102610 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102606:	7dfb      	ldrb	r3, [r7, #23]
 8102608:	75bb      	strb	r3, [r7, #22]
 810260a:	e001      	b.n	8102610 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810260c:	7dfb      	ldrb	r3, [r7, #23]
 810260e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102610:	687b      	ldr	r3, [r7, #4]
 8102612:	681b      	ldr	r3, [r3, #0]
 8102614:	f003 0301 	and.w	r3, r3, #1
 8102618:	2b00      	cmp	r3, #0
 810261a:	f000 8083 	beq.w	8102724 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 810261e:	687b      	ldr	r3, [r7, #4]
 8102620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102622:	2b28      	cmp	r3, #40	; 0x28
 8102624:	d866      	bhi.n	81026f4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8102626:	a201      	add	r2, pc, #4	; (adr r2, 810262c <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8102628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810262c:	08102705 	.word	0x08102705
 8102630:	081026f5 	.word	0x081026f5
 8102634:	081026f5 	.word	0x081026f5
 8102638:	081026f5 	.word	0x081026f5
 810263c:	081026f5 	.word	0x081026f5
 8102640:	081026f5 	.word	0x081026f5
 8102644:	081026f5 	.word	0x081026f5
 8102648:	081026f5 	.word	0x081026f5
 810264c:	081026d1 	.word	0x081026d1
 8102650:	081026f5 	.word	0x081026f5
 8102654:	081026f5 	.word	0x081026f5
 8102658:	081026f5 	.word	0x081026f5
 810265c:	081026f5 	.word	0x081026f5
 8102660:	081026f5 	.word	0x081026f5
 8102664:	081026f5 	.word	0x081026f5
 8102668:	081026f5 	.word	0x081026f5
 810266c:	081026e3 	.word	0x081026e3
 8102670:	081026f5 	.word	0x081026f5
 8102674:	081026f5 	.word	0x081026f5
 8102678:	081026f5 	.word	0x081026f5
 810267c:	081026f5 	.word	0x081026f5
 8102680:	081026f5 	.word	0x081026f5
 8102684:	081026f5 	.word	0x081026f5
 8102688:	081026f5 	.word	0x081026f5
 810268c:	08102705 	.word	0x08102705
 8102690:	081026f5 	.word	0x081026f5
 8102694:	081026f5 	.word	0x081026f5
 8102698:	081026f5 	.word	0x081026f5
 810269c:	081026f5 	.word	0x081026f5
 81026a0:	081026f5 	.word	0x081026f5
 81026a4:	081026f5 	.word	0x081026f5
 81026a8:	081026f5 	.word	0x081026f5
 81026ac:	08102705 	.word	0x08102705
 81026b0:	081026f5 	.word	0x081026f5
 81026b4:	081026f5 	.word	0x081026f5
 81026b8:	081026f5 	.word	0x081026f5
 81026bc:	081026f5 	.word	0x081026f5
 81026c0:	081026f5 	.word	0x081026f5
 81026c4:	081026f5 	.word	0x081026f5
 81026c8:	081026f5 	.word	0x081026f5
 81026cc:	08102705 	.word	0x08102705
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81026d0:	687b      	ldr	r3, [r7, #4]
 81026d2:	3304      	adds	r3, #4
 81026d4:	2101      	movs	r1, #1
 81026d6:	4618      	mov	r0, r3
 81026d8:	f000 fb3a 	bl	8102d50 <RCCEx_PLL2_Config>
 81026dc:	4603      	mov	r3, r0
 81026de:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81026e0:	e011      	b.n	8102706 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	3324      	adds	r3, #36	; 0x24
 81026e6:	2101      	movs	r1, #1
 81026e8:	4618      	mov	r0, r3
 81026ea:	f000 fbe3 	bl	8102eb4 <RCCEx_PLL3_Config>
 81026ee:	4603      	mov	r3, r0
 81026f0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81026f2:	e008      	b.n	8102706 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81026f4:	2301      	movs	r3, #1
 81026f6:	75fb      	strb	r3, [r7, #23]
      break;
 81026f8:	e005      	b.n	8102706 <HAL_RCCEx_PeriphCLKConfig+0x842>
 81026fa:	bf00      	nop
 81026fc:	58024400 	.word	0x58024400
 8102700:	58024800 	.word	0x58024800
      break;
 8102704:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102706:	7dfb      	ldrb	r3, [r7, #23]
 8102708:	2b00      	cmp	r3, #0
 810270a:	d109      	bne.n	8102720 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810270c:	4b96      	ldr	r3, [pc, #600]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810270e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102710:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8102714:	687b      	ldr	r3, [r7, #4]
 8102716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102718:	4993      	ldr	r1, [pc, #588]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810271a:	4313      	orrs	r3, r2
 810271c:	654b      	str	r3, [r1, #84]	; 0x54
 810271e:	e001      	b.n	8102724 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102720:	7dfb      	ldrb	r3, [r7, #23]
 8102722:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102724:	687b      	ldr	r3, [r7, #4]
 8102726:	681b      	ldr	r3, [r3, #0]
 8102728:	f003 0302 	and.w	r3, r3, #2
 810272c:	2b00      	cmp	r3, #0
 810272e:	d038      	beq.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8102730:	687b      	ldr	r3, [r7, #4]
 8102732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102734:	2b05      	cmp	r3, #5
 8102736:	d821      	bhi.n	810277c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8102738:	a201      	add	r2, pc, #4	; (adr r2, 8102740 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 810273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810273e:	bf00      	nop
 8102740:	08102783 	.word	0x08102783
 8102744:	08102759 	.word	0x08102759
 8102748:	0810276b 	.word	0x0810276b
 810274c:	08102783 	.word	0x08102783
 8102750:	08102783 	.word	0x08102783
 8102754:	08102783 	.word	0x08102783
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102758:	687b      	ldr	r3, [r7, #4]
 810275a:	3304      	adds	r3, #4
 810275c:	2101      	movs	r1, #1
 810275e:	4618      	mov	r0, r3
 8102760:	f000 faf6 	bl	8102d50 <RCCEx_PLL2_Config>
 8102764:	4603      	mov	r3, r0
 8102766:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102768:	e00c      	b.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	3324      	adds	r3, #36	; 0x24
 810276e:	2101      	movs	r1, #1
 8102770:	4618      	mov	r0, r3
 8102772:	f000 fb9f 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102776:	4603      	mov	r3, r0
 8102778:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 810277a:	e003      	b.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810277c:	2301      	movs	r3, #1
 810277e:	75fb      	strb	r3, [r7, #23]
      break;
 8102780:	e000      	b.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8102782:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102784:	7dfb      	ldrb	r3, [r7, #23]
 8102786:	2b00      	cmp	r3, #0
 8102788:	d109      	bne.n	810279e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810278a:	4b77      	ldr	r3, [pc, #476]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810278e:	f023 0207 	bic.w	r2, r3, #7
 8102792:	687b      	ldr	r3, [r7, #4]
 8102794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102796:	4974      	ldr	r1, [pc, #464]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102798:	4313      	orrs	r3, r2
 810279a:	654b      	str	r3, [r1, #84]	; 0x54
 810279c:	e001      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810279e:	7dfb      	ldrb	r3, [r7, #23]
 81027a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	681b      	ldr	r3, [r3, #0]
 81027a6:	f003 0304 	and.w	r3, r3, #4
 81027aa:	2b00      	cmp	r3, #0
 81027ac:	d03a      	beq.n	8102824 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81027ae:	687b      	ldr	r3, [r7, #4]
 81027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81027b4:	2b05      	cmp	r3, #5
 81027b6:	d821      	bhi.n	81027fc <HAL_RCCEx_PeriphCLKConfig+0x938>
 81027b8:	a201      	add	r2, pc, #4	; (adr r2, 81027c0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 81027ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81027be:	bf00      	nop
 81027c0:	08102803 	.word	0x08102803
 81027c4:	081027d9 	.word	0x081027d9
 81027c8:	081027eb 	.word	0x081027eb
 81027cc:	08102803 	.word	0x08102803
 81027d0:	08102803 	.word	0x08102803
 81027d4:	08102803 	.word	0x08102803
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81027d8:	687b      	ldr	r3, [r7, #4]
 81027da:	3304      	adds	r3, #4
 81027dc:	2101      	movs	r1, #1
 81027de:	4618      	mov	r0, r3
 81027e0:	f000 fab6 	bl	8102d50 <RCCEx_PLL2_Config>
 81027e4:	4603      	mov	r3, r0
 81027e6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81027e8:	e00c      	b.n	8102804 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	3324      	adds	r3, #36	; 0x24
 81027ee:	2101      	movs	r1, #1
 81027f0:	4618      	mov	r0, r3
 81027f2:	f000 fb5f 	bl	8102eb4 <RCCEx_PLL3_Config>
 81027f6:	4603      	mov	r3, r0
 81027f8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81027fa:	e003      	b.n	8102804 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81027fc:	2301      	movs	r3, #1
 81027fe:	75fb      	strb	r3, [r7, #23]
      break;
 8102800:	e000      	b.n	8102804 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8102802:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102804:	7dfb      	ldrb	r3, [r7, #23]
 8102806:	2b00      	cmp	r3, #0
 8102808:	d10a      	bne.n	8102820 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810280a:	4b57      	ldr	r3, [pc, #348]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810280c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810280e:	f023 0207 	bic.w	r2, r3, #7
 8102812:	687b      	ldr	r3, [r7, #4]
 8102814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102818:	4953      	ldr	r1, [pc, #332]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810281a:	4313      	orrs	r3, r2
 810281c:	658b      	str	r3, [r1, #88]	; 0x58
 810281e:	e001      	b.n	8102824 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102820:	7dfb      	ldrb	r3, [r7, #23]
 8102822:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102824:	687b      	ldr	r3, [r7, #4]
 8102826:	681b      	ldr	r3, [r3, #0]
 8102828:	f003 0320 	and.w	r3, r3, #32
 810282c:	2b00      	cmp	r3, #0
 810282e:	d04b      	beq.n	81028c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8102830:	687b      	ldr	r3, [r7, #4]
 8102832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102836:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810283a:	d02e      	beq.n	810289a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 810283c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102840:	d828      	bhi.n	8102894 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102846:	d02a      	beq.n	810289e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8102848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810284c:	d822      	bhi.n	8102894 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810284e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102852:	d026      	beq.n	81028a2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8102854:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102858:	d81c      	bhi.n	8102894 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810285a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810285e:	d010      	beq.n	8102882 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8102860:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102864:	d816      	bhi.n	8102894 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102866:	2b00      	cmp	r3, #0
 8102868:	d01d      	beq.n	81028a6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 810286a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810286e:	d111      	bne.n	8102894 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	3304      	adds	r3, #4
 8102874:	2100      	movs	r1, #0
 8102876:	4618      	mov	r0, r3
 8102878:	f000 fa6a 	bl	8102d50 <RCCEx_PLL2_Config>
 810287c:	4603      	mov	r3, r0
 810287e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102880:	e012      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102882:	687b      	ldr	r3, [r7, #4]
 8102884:	3324      	adds	r3, #36	; 0x24
 8102886:	2102      	movs	r1, #2
 8102888:	4618      	mov	r0, r3
 810288a:	f000 fb13 	bl	8102eb4 <RCCEx_PLL3_Config>
 810288e:	4603      	mov	r3, r0
 8102890:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102892:	e009      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102894:	2301      	movs	r3, #1
 8102896:	75fb      	strb	r3, [r7, #23]
      break;
 8102898:	e006      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810289a:	bf00      	nop
 810289c:	e004      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810289e:	bf00      	nop
 81028a0:	e002      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81028a2:	bf00      	nop
 81028a4:	e000      	b.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81028a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81028a8:	7dfb      	ldrb	r3, [r7, #23]
 81028aa:	2b00      	cmp	r3, #0
 81028ac:	d10a      	bne.n	81028c4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81028ae:	4b2e      	ldr	r3, [pc, #184]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81028b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028b2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81028b6:	687b      	ldr	r3, [r7, #4]
 81028b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81028bc:	492a      	ldr	r1, [pc, #168]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81028be:	4313      	orrs	r3, r2
 81028c0:	654b      	str	r3, [r1, #84]	; 0x54
 81028c2:	e001      	b.n	81028c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028c4:	7dfb      	ldrb	r3, [r7, #23]
 81028c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81028c8:	687b      	ldr	r3, [r7, #4]
 81028ca:	681b      	ldr	r3, [r3, #0]
 81028cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81028d0:	2b00      	cmp	r3, #0
 81028d2:	d04d      	beq.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81028da:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81028de:	d02e      	beq.n	810293e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81028e0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81028e4:	d828      	bhi.n	8102938 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81028e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81028ea:	d02a      	beq.n	8102942 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 81028ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81028f0:	d822      	bhi.n	8102938 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81028f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81028f6:	d026      	beq.n	8102946 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 81028f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81028fc:	d81c      	bhi.n	8102938 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81028fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102902:	d010      	beq.n	8102926 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8102904:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102908:	d816      	bhi.n	8102938 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810290a:	2b00      	cmp	r3, #0
 810290c:	d01d      	beq.n	810294a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 810290e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8102912:	d111      	bne.n	8102938 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102914:	687b      	ldr	r3, [r7, #4]
 8102916:	3304      	adds	r3, #4
 8102918:	2100      	movs	r1, #0
 810291a:	4618      	mov	r0, r3
 810291c:	f000 fa18 	bl	8102d50 <RCCEx_PLL2_Config>
 8102920:	4603      	mov	r3, r0
 8102922:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102924:	e012      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102926:	687b      	ldr	r3, [r7, #4]
 8102928:	3324      	adds	r3, #36	; 0x24
 810292a:	2102      	movs	r1, #2
 810292c:	4618      	mov	r0, r3
 810292e:	f000 fac1 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102932:	4603      	mov	r3, r0
 8102934:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102936:	e009      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102938:	2301      	movs	r3, #1
 810293a:	75fb      	strb	r3, [r7, #23]
      break;
 810293c:	e006      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810293e:	bf00      	nop
 8102940:	e004      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102942:	bf00      	nop
 8102944:	e002      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102946:	bf00      	nop
 8102948:	e000      	b.n	810294c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810294a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810294c:	7dfb      	ldrb	r3, [r7, #23]
 810294e:	2b00      	cmp	r3, #0
 8102950:	d10c      	bne.n	810296c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102952:	4b05      	ldr	r3, [pc, #20]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102956:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 810295a:	687b      	ldr	r3, [r7, #4]
 810295c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102960:	4901      	ldr	r1, [pc, #4]	; (8102968 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102962:	4313      	orrs	r3, r2
 8102964:	658b      	str	r3, [r1, #88]	; 0x58
 8102966:	e003      	b.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8102968:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810296c:	7dfb      	ldrb	r3, [r7, #23]
 810296e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102970:	687b      	ldr	r3, [r7, #4]
 8102972:	681b      	ldr	r3, [r3, #0]
 8102974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102978:	2b00      	cmp	r3, #0
 810297a:	d04b      	beq.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102982:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102986:	d02e      	beq.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102988:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810298c:	d828      	bhi.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810298e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102992:	d02a      	beq.n	81029ea <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8102994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102998:	d822      	bhi.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810299a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810299e:	d026      	beq.n	81029ee <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 81029a0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81029a4:	d81c      	bhi.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81029a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81029aa:	d010      	beq.n	81029ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 81029ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81029b0:	d816      	bhi.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81029b2:	2b00      	cmp	r3, #0
 81029b4:	d01d      	beq.n	81029f2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 81029b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81029ba:	d111      	bne.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81029bc:	687b      	ldr	r3, [r7, #4]
 81029be:	3304      	adds	r3, #4
 81029c0:	2100      	movs	r1, #0
 81029c2:	4618      	mov	r0, r3
 81029c4:	f000 f9c4 	bl	8102d50 <RCCEx_PLL2_Config>
 81029c8:	4603      	mov	r3, r0
 81029ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81029cc:	e012      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81029ce:	687b      	ldr	r3, [r7, #4]
 81029d0:	3324      	adds	r3, #36	; 0x24
 81029d2:	2102      	movs	r1, #2
 81029d4:	4618      	mov	r0, r3
 81029d6:	f000 fa6d 	bl	8102eb4 <RCCEx_PLL3_Config>
 81029da:	4603      	mov	r3, r0
 81029dc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81029de:	e009      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81029e0:	2301      	movs	r3, #1
 81029e2:	75fb      	strb	r3, [r7, #23]
      break;
 81029e4:	e006      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81029e6:	bf00      	nop
 81029e8:	e004      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81029ea:	bf00      	nop
 81029ec:	e002      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81029ee:	bf00      	nop
 81029f0:	e000      	b.n	81029f4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81029f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81029f4:	7dfb      	ldrb	r3, [r7, #23]
 81029f6:	2b00      	cmp	r3, #0
 81029f8:	d10a      	bne.n	8102a10 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81029fa:	4b9d      	ldr	r3, [pc, #628]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81029fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81029fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102a08:	4999      	ldr	r1, [pc, #612]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102a0a:	4313      	orrs	r3, r2
 8102a0c:	658b      	str	r3, [r1, #88]	; 0x58
 8102a0e:	e001      	b.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a10:	7dfb      	ldrb	r3, [r7, #23]
 8102a12:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102a14:	687b      	ldr	r3, [r7, #4]
 8102a16:	681b      	ldr	r3, [r3, #0]
 8102a18:	f003 0308 	and.w	r3, r3, #8
 8102a1c:	2b00      	cmp	r3, #0
 8102a1e:	d01a      	beq.n	8102a56 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102a2a:	d10a      	bne.n	8102a42 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102a2c:	687b      	ldr	r3, [r7, #4]
 8102a2e:	3324      	adds	r3, #36	; 0x24
 8102a30:	2102      	movs	r1, #2
 8102a32:	4618      	mov	r0, r3
 8102a34:	f000 fa3e 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102a38:	4603      	mov	r3, r0
 8102a3a:	2b00      	cmp	r3, #0
 8102a3c:	d001      	beq.n	8102a42 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8102a3e:	2301      	movs	r3, #1
 8102a40:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102a42:	4b8b      	ldr	r3, [pc, #556]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a46:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8102a4a:	687b      	ldr	r3, [r7, #4]
 8102a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102a50:	4987      	ldr	r1, [pc, #540]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102a52:	4313      	orrs	r3, r2
 8102a54:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102a56:	687b      	ldr	r3, [r7, #4]
 8102a58:	681b      	ldr	r3, [r3, #0]
 8102a5a:	f003 0310 	and.w	r3, r3, #16
 8102a5e:	2b00      	cmp	r3, #0
 8102a60:	d01a      	beq.n	8102a98 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8102a62:	687b      	ldr	r3, [r7, #4]
 8102a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102a68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102a6c:	d10a      	bne.n	8102a84 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102a6e:	687b      	ldr	r3, [r7, #4]
 8102a70:	3324      	adds	r3, #36	; 0x24
 8102a72:	2102      	movs	r1, #2
 8102a74:	4618      	mov	r0, r3
 8102a76:	f000 fa1d 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102a7a:	4603      	mov	r3, r0
 8102a7c:	2b00      	cmp	r3, #0
 8102a7e:	d001      	beq.n	8102a84 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8102a80:	2301      	movs	r3, #1
 8102a82:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102a84:	4b7a      	ldr	r3, [pc, #488]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102a88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102a8c:	687b      	ldr	r3, [r7, #4]
 8102a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102a92:	4977      	ldr	r1, [pc, #476]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102a94:	4313      	orrs	r3, r2
 8102a96:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102a98:	687b      	ldr	r3, [r7, #4]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102aa0:	2b00      	cmp	r3, #0
 8102aa2:	d034      	beq.n	8102b0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102aa4:	687b      	ldr	r3, [r7, #4]
 8102aa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102aaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102aae:	d01d      	beq.n	8102aec <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8102ab0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102ab4:	d817      	bhi.n	8102ae6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8102ab6:	2b00      	cmp	r3, #0
 8102ab8:	d003      	beq.n	8102ac2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8102aba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102abe:	d009      	beq.n	8102ad4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8102ac0:	e011      	b.n	8102ae6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102ac2:	687b      	ldr	r3, [r7, #4]
 8102ac4:	3304      	adds	r3, #4
 8102ac6:	2100      	movs	r1, #0
 8102ac8:	4618      	mov	r0, r3
 8102aca:	f000 f941 	bl	8102d50 <RCCEx_PLL2_Config>
 8102ace:	4603      	mov	r3, r0
 8102ad0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102ad2:	e00c      	b.n	8102aee <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	3324      	adds	r3, #36	; 0x24
 8102ad8:	2102      	movs	r1, #2
 8102ada:	4618      	mov	r0, r3
 8102adc:	f000 f9ea 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102ae0:	4603      	mov	r3, r0
 8102ae2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102ae4:	e003      	b.n	8102aee <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102ae6:	2301      	movs	r3, #1
 8102ae8:	75fb      	strb	r3, [r7, #23]
      break;
 8102aea:	e000      	b.n	8102aee <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8102aec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102aee:	7dfb      	ldrb	r3, [r7, #23]
 8102af0:	2b00      	cmp	r3, #0
 8102af2:	d10a      	bne.n	8102b0a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102af4:	4b5e      	ldr	r3, [pc, #376]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102af8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8102afc:	687b      	ldr	r3, [r7, #4]
 8102afe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102b02:	495b      	ldr	r1, [pc, #364]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102b04:	4313      	orrs	r3, r2
 8102b06:	658b      	str	r3, [r1, #88]	; 0x58
 8102b08:	e001      	b.n	8102b0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b0a:	7dfb      	ldrb	r3, [r7, #23]
 8102b0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102b0e:	687b      	ldr	r3, [r7, #4]
 8102b10:	681b      	ldr	r3, [r3, #0]
 8102b12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102b16:	2b00      	cmp	r3, #0
 8102b18:	d033      	beq.n	8102b82 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102b20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102b24:	d01c      	beq.n	8102b60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8102b26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102b2a:	d816      	bhi.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8102b2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102b30:	d003      	beq.n	8102b3a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8102b32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102b36:	d007      	beq.n	8102b48 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8102b38:	e00f      	b.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102b3a:	4b4d      	ldr	r3, [pc, #308]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b3e:	4a4c      	ldr	r2, [pc, #304]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102b44:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8102b46:	e00c      	b.n	8102b62 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102b48:	687b      	ldr	r3, [r7, #4]
 8102b4a:	3324      	adds	r3, #36	; 0x24
 8102b4c:	2101      	movs	r1, #1
 8102b4e:	4618      	mov	r0, r3
 8102b50:	f000 f9b0 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102b54:	4603      	mov	r3, r0
 8102b56:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8102b58:	e003      	b.n	8102b62 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102b5a:	2301      	movs	r3, #1
 8102b5c:	75fb      	strb	r3, [r7, #23]
      break;
 8102b5e:	e000      	b.n	8102b62 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8102b60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102b62:	7dfb      	ldrb	r3, [r7, #23]
 8102b64:	2b00      	cmp	r3, #0
 8102b66:	d10a      	bne.n	8102b7e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102b68:	4b41      	ldr	r3, [pc, #260]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102b70:	687b      	ldr	r3, [r7, #4]
 8102b72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102b76:	493e      	ldr	r1, [pc, #248]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102b78:	4313      	orrs	r3, r2
 8102b7a:	654b      	str	r3, [r1, #84]	; 0x54
 8102b7c:	e001      	b.n	8102b82 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b7e:	7dfb      	ldrb	r3, [r7, #23]
 8102b80:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102b82:	687b      	ldr	r3, [r7, #4]
 8102b84:	681b      	ldr	r3, [r3, #0]
 8102b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102b8a:	2b00      	cmp	r3, #0
 8102b8c:	d029      	beq.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8102b8e:	687b      	ldr	r3, [r7, #4]
 8102b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b92:	2b00      	cmp	r3, #0
 8102b94:	d003      	beq.n	8102b9e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8102b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102b9a:	d007      	beq.n	8102bac <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8102b9c:	e00f      	b.n	8102bbe <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102b9e:	4b34      	ldr	r3, [pc, #208]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102ba2:	4a33      	ldr	r2, [pc, #204]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102ba8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102baa:	e00b      	b.n	8102bc4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	3304      	adds	r3, #4
 8102bb0:	2102      	movs	r1, #2
 8102bb2:	4618      	mov	r0, r3
 8102bb4:	f000 f8cc 	bl	8102d50 <RCCEx_PLL2_Config>
 8102bb8:	4603      	mov	r3, r0
 8102bba:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102bbc:	e002      	b.n	8102bc4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8102bbe:	2301      	movs	r3, #1
 8102bc0:	75fb      	strb	r3, [r7, #23]
      break;
 8102bc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102bc4:	7dfb      	ldrb	r3, [r7, #23]
 8102bc6:	2b00      	cmp	r3, #0
 8102bc8:	d109      	bne.n	8102bde <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102bca:	4b29      	ldr	r3, [pc, #164]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102bce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8102bd2:	687b      	ldr	r3, [r7, #4]
 8102bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102bd6:	4926      	ldr	r1, [pc, #152]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102bd8:	4313      	orrs	r3, r2
 8102bda:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102bdc:	e001      	b.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102bde:	7dfb      	ldrb	r3, [r7, #23]
 8102be0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102be2:	687b      	ldr	r3, [r7, #4]
 8102be4:	681b      	ldr	r3, [r3, #0]
 8102be6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102bea:	2b00      	cmp	r3, #0
 8102bec:	d00a      	beq.n	8102c04 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8102bee:	687b      	ldr	r3, [r7, #4]
 8102bf0:	3324      	adds	r3, #36	; 0x24
 8102bf2:	2102      	movs	r1, #2
 8102bf4:	4618      	mov	r0, r3
 8102bf6:	f000 f95d 	bl	8102eb4 <RCCEx_PLL3_Config>
 8102bfa:	4603      	mov	r3, r0
 8102bfc:	2b00      	cmp	r3, #0
 8102bfe:	d001      	beq.n	8102c04 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8102c00:	2301      	movs	r3, #1
 8102c02:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102c04:	687b      	ldr	r3, [r7, #4]
 8102c06:	681b      	ldr	r3, [r3, #0]
 8102c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102c0c:	2b00      	cmp	r3, #0
 8102c0e:	d033      	beq.n	8102c78 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8102c10:	687b      	ldr	r3, [r7, #4]
 8102c12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102c14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102c18:	d017      	beq.n	8102c4a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8102c1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102c1e:	d811      	bhi.n	8102c44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8102c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102c24:	d013      	beq.n	8102c4e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8102c26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102c2a:	d80b      	bhi.n	8102c44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8102c2c:	2b00      	cmp	r3, #0
 8102c2e:	d010      	beq.n	8102c52 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8102c30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102c34:	d106      	bne.n	8102c44 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102c36:	4b0e      	ldr	r3, [pc, #56]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c3a:	4a0d      	ldr	r2, [pc, #52]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102c40:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8102c42:	e007      	b.n	8102c54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102c44:	2301      	movs	r3, #1
 8102c46:	75fb      	strb	r3, [r7, #23]
      break;
 8102c48:	e004      	b.n	8102c54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8102c4a:	bf00      	nop
 8102c4c:	e002      	b.n	8102c54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8102c4e:	bf00      	nop
 8102c50:	e000      	b.n	8102c54 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8102c52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102c54:	7dfb      	ldrb	r3, [r7, #23]
 8102c56:	2b00      	cmp	r3, #0
 8102c58:	d10c      	bne.n	8102c74 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102c5a:	4b05      	ldr	r3, [pc, #20]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102c62:	687b      	ldr	r3, [r7, #4]
 8102c64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102c66:	4902      	ldr	r1, [pc, #8]	; (8102c70 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102c68:	4313      	orrs	r3, r2
 8102c6a:	654b      	str	r3, [r1, #84]	; 0x54
 8102c6c:	e004      	b.n	8102c78 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8102c6e:	bf00      	nop
 8102c70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c74:	7dfb      	ldrb	r3, [r7, #23]
 8102c76:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102c78:	687b      	ldr	r3, [r7, #4]
 8102c7a:	681b      	ldr	r3, [r3, #0]
 8102c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102c80:	2b00      	cmp	r3, #0
 8102c82:	d008      	beq.n	8102c96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102c84:	4b31      	ldr	r3, [pc, #196]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102c88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102c8c:	687b      	ldr	r3, [r7, #4]
 8102c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102c90:	492e      	ldr	r1, [pc, #184]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102c92:	4313      	orrs	r3, r2
 8102c94:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102c96:	687b      	ldr	r3, [r7, #4]
 8102c98:	681b      	ldr	r3, [r3, #0]
 8102c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102c9e:	2b00      	cmp	r3, #0
 8102ca0:	d009      	beq.n	8102cb6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102ca2:	4b2a      	ldr	r3, [pc, #168]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102ca4:	691b      	ldr	r3, [r3, #16]
 8102ca6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8102cb0:	4926      	ldr	r1, [pc, #152]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102cb2:	4313      	orrs	r3, r2
 8102cb4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102cb6:	687b      	ldr	r3, [r7, #4]
 8102cb8:	681b      	ldr	r3, [r3, #0]
 8102cba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102cbe:	2b00      	cmp	r3, #0
 8102cc0:	d008      	beq.n	8102cd4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102cc2:	4b22      	ldr	r3, [pc, #136]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102cc6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8102cca:	687b      	ldr	r3, [r7, #4]
 8102ccc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102cce:	491f      	ldr	r1, [pc, #124]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102cd0:	4313      	orrs	r3, r2
 8102cd2:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	681b      	ldr	r3, [r3, #0]
 8102cd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8102cdc:	2b00      	cmp	r3, #0
 8102cde:	d00d      	beq.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102ce0:	4b1a      	ldr	r3, [pc, #104]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102ce2:	691b      	ldr	r3, [r3, #16]
 8102ce4:	4a19      	ldr	r2, [pc, #100]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102ce6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8102cea:	6113      	str	r3, [r2, #16]
 8102cec:	4b17      	ldr	r3, [pc, #92]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102cee:	691a      	ldr	r2, [r3, #16]
 8102cf0:	687b      	ldr	r3, [r7, #4]
 8102cf2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8102cf6:	4915      	ldr	r1, [pc, #84]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102cf8:	4313      	orrs	r3, r2
 8102cfa:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102cfc:	687b      	ldr	r3, [r7, #4]
 8102cfe:	681b      	ldr	r3, [r3, #0]
 8102d00:	2b00      	cmp	r3, #0
 8102d02:	da08      	bge.n	8102d16 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102d04:	4b11      	ldr	r3, [pc, #68]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102d08:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102d0c:	687b      	ldr	r3, [r7, #4]
 8102d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102d10:	490e      	ldr	r1, [pc, #56]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102d12:	4313      	orrs	r3, r2
 8102d14:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102d16:	687b      	ldr	r3, [r7, #4]
 8102d18:	681b      	ldr	r3, [r3, #0]
 8102d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102d1e:	2b00      	cmp	r3, #0
 8102d20:	d009      	beq.n	8102d36 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102d22:	4b0a      	ldr	r3, [pc, #40]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d26:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8102d2a:	687b      	ldr	r3, [r7, #4]
 8102d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102d30:	4906      	ldr	r1, [pc, #24]	; (8102d4c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8102d32:	4313      	orrs	r3, r2
 8102d34:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8102d36:	7dbb      	ldrb	r3, [r7, #22]
 8102d38:	2b00      	cmp	r3, #0
 8102d3a:	d101      	bne.n	8102d40 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8102d3c:	2300      	movs	r3, #0
 8102d3e:	e000      	b.n	8102d42 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8102d40:	2301      	movs	r3, #1
}
 8102d42:	4618      	mov	r0, r3
 8102d44:	3718      	adds	r7, #24
 8102d46:	46bd      	mov	sp, r7
 8102d48:	bd80      	pop	{r7, pc}
 8102d4a:	bf00      	nop
 8102d4c:	58024400 	.word	0x58024400

08102d50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8102d50:	b580      	push	{r7, lr}
 8102d52:	b084      	sub	sp, #16
 8102d54:	af00      	add	r7, sp, #0
 8102d56:	6078      	str	r0, [r7, #4]
 8102d58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102d5a:	2300      	movs	r3, #0
 8102d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102d5e:	4b54      	ldr	r3, [pc, #336]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d62:	f003 0303 	and.w	r3, r3, #3
 8102d66:	2b03      	cmp	r3, #3
 8102d68:	d101      	bne.n	8102d6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8102d6a:	2301      	movs	r3, #1
 8102d6c:	e09b      	b.n	8102ea6 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8102d6e:	4b50      	ldr	r3, [pc, #320]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	4a4f      	ldr	r2, [pc, #316]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102d74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8102d78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102d7a:	f7fd feaf 	bl	8100adc <HAL_GetTick>
 8102d7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102d80:	e008      	b.n	8102d94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8102d82:	f7fd feab 	bl	8100adc <HAL_GetTick>
 8102d86:	4602      	mov	r2, r0
 8102d88:	68bb      	ldr	r3, [r7, #8]
 8102d8a:	1ad3      	subs	r3, r2, r3
 8102d8c:	2b02      	cmp	r3, #2
 8102d8e:	d901      	bls.n	8102d94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102d90:	2303      	movs	r3, #3
 8102d92:	e088      	b.n	8102ea6 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102d94:	4b46      	ldr	r3, [pc, #280]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102d96:	681b      	ldr	r3, [r3, #0]
 8102d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102d9c:	2b00      	cmp	r3, #0
 8102d9e:	d1f0      	bne.n	8102d82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8102da0:	4b43      	ldr	r3, [pc, #268]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102da4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8102da8:	687b      	ldr	r3, [r7, #4]
 8102daa:	681b      	ldr	r3, [r3, #0]
 8102dac:	031b      	lsls	r3, r3, #12
 8102dae:	4940      	ldr	r1, [pc, #256]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102db0:	4313      	orrs	r3, r2
 8102db2:	628b      	str	r3, [r1, #40]	; 0x28
 8102db4:	687b      	ldr	r3, [r7, #4]
 8102db6:	685b      	ldr	r3, [r3, #4]
 8102db8:	3b01      	subs	r3, #1
 8102dba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102dbe:	687b      	ldr	r3, [r7, #4]
 8102dc0:	689b      	ldr	r3, [r3, #8]
 8102dc2:	3b01      	subs	r3, #1
 8102dc4:	025b      	lsls	r3, r3, #9
 8102dc6:	b29b      	uxth	r3, r3
 8102dc8:	431a      	orrs	r2, r3
 8102dca:	687b      	ldr	r3, [r7, #4]
 8102dcc:	68db      	ldr	r3, [r3, #12]
 8102dce:	3b01      	subs	r3, #1
 8102dd0:	041b      	lsls	r3, r3, #16
 8102dd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8102dd6:	431a      	orrs	r2, r3
 8102dd8:	687b      	ldr	r3, [r7, #4]
 8102dda:	691b      	ldr	r3, [r3, #16]
 8102ddc:	3b01      	subs	r3, #1
 8102dde:	061b      	lsls	r3, r3, #24
 8102de0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8102de4:	4932      	ldr	r1, [pc, #200]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102de6:	4313      	orrs	r3, r2
 8102de8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8102dea:	4b31      	ldr	r3, [pc, #196]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102dee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8102df2:	687b      	ldr	r3, [r7, #4]
 8102df4:	695b      	ldr	r3, [r3, #20]
 8102df6:	492e      	ldr	r1, [pc, #184]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102df8:	4313      	orrs	r3, r2
 8102dfa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8102dfc:	4b2c      	ldr	r3, [pc, #176]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e00:	f023 0220 	bic.w	r2, r3, #32
 8102e04:	687b      	ldr	r3, [r7, #4]
 8102e06:	699b      	ldr	r3, [r3, #24]
 8102e08:	4929      	ldr	r1, [pc, #164]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e0a:	4313      	orrs	r3, r2
 8102e0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8102e0e:	4b28      	ldr	r3, [pc, #160]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e12:	4a27      	ldr	r2, [pc, #156]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e14:	f023 0310 	bic.w	r3, r3, #16
 8102e18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8102e1a:	4b25      	ldr	r3, [pc, #148]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102e22:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102e26:	687a      	ldr	r2, [r7, #4]
 8102e28:	69d2      	ldr	r2, [r2, #28]
 8102e2a:	00d2      	lsls	r2, r2, #3
 8102e2c:	4920      	ldr	r1, [pc, #128]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e2e:	4313      	orrs	r3, r2
 8102e30:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8102e32:	4b1f      	ldr	r3, [pc, #124]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e36:	4a1e      	ldr	r2, [pc, #120]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e38:	f043 0310 	orr.w	r3, r3, #16
 8102e3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102e3e:	683b      	ldr	r3, [r7, #0]
 8102e40:	2b00      	cmp	r3, #0
 8102e42:	d106      	bne.n	8102e52 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8102e44:	4b1a      	ldr	r3, [pc, #104]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e48:	4a19      	ldr	r2, [pc, #100]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8102e4e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102e50:	e00f      	b.n	8102e72 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102e52:	683b      	ldr	r3, [r7, #0]
 8102e54:	2b01      	cmp	r3, #1
 8102e56:	d106      	bne.n	8102e66 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8102e58:	4b15      	ldr	r3, [pc, #84]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e5c:	4a14      	ldr	r2, [pc, #80]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102e62:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102e64:	e005      	b.n	8102e72 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8102e66:	4b12      	ldr	r3, [pc, #72]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102e6a:	4a11      	ldr	r2, [pc, #68]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8102e70:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8102e72:	4b0f      	ldr	r3, [pc, #60]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e74:	681b      	ldr	r3, [r3, #0]
 8102e76:	4a0e      	ldr	r2, [pc, #56]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8102e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102e7e:	f7fd fe2d 	bl	8100adc <HAL_GetTick>
 8102e82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102e84:	e008      	b.n	8102e98 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8102e86:	f7fd fe29 	bl	8100adc <HAL_GetTick>
 8102e8a:	4602      	mov	r2, r0
 8102e8c:	68bb      	ldr	r3, [r7, #8]
 8102e8e:	1ad3      	subs	r3, r2, r3
 8102e90:	2b02      	cmp	r3, #2
 8102e92:	d901      	bls.n	8102e98 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102e94:	2303      	movs	r3, #3
 8102e96:	e006      	b.n	8102ea6 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102e98:	4b05      	ldr	r3, [pc, #20]	; (8102eb0 <RCCEx_PLL2_Config+0x160>)
 8102e9a:	681b      	ldr	r3, [r3, #0]
 8102e9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102ea0:	2b00      	cmp	r3, #0
 8102ea2:	d0f0      	beq.n	8102e86 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8102ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8102ea6:	4618      	mov	r0, r3
 8102ea8:	3710      	adds	r7, #16
 8102eaa:	46bd      	mov	sp, r7
 8102eac:	bd80      	pop	{r7, pc}
 8102eae:	bf00      	nop
 8102eb0:	58024400 	.word	0x58024400

08102eb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8102eb4:	b580      	push	{r7, lr}
 8102eb6:	b084      	sub	sp, #16
 8102eb8:	af00      	add	r7, sp, #0
 8102eba:	6078      	str	r0, [r7, #4]
 8102ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102ebe:	2300      	movs	r3, #0
 8102ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102ec2:	4b54      	ldr	r3, [pc, #336]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102ec6:	f003 0303 	and.w	r3, r3, #3
 8102eca:	2b03      	cmp	r3, #3
 8102ecc:	d101      	bne.n	8102ed2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8102ece:	2301      	movs	r3, #1
 8102ed0:	e09b      	b.n	810300a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8102ed2:	4b50      	ldr	r3, [pc, #320]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102ed4:	681b      	ldr	r3, [r3, #0]
 8102ed6:	4a4f      	ldr	r2, [pc, #316]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8102edc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102ede:	f7fd fdfd 	bl	8100adc <HAL_GetTick>
 8102ee2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102ee4:	e008      	b.n	8102ef8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102ee6:	f7fd fdf9 	bl	8100adc <HAL_GetTick>
 8102eea:	4602      	mov	r2, r0
 8102eec:	68bb      	ldr	r3, [r7, #8]
 8102eee:	1ad3      	subs	r3, r2, r3
 8102ef0:	2b02      	cmp	r3, #2
 8102ef2:	d901      	bls.n	8102ef8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102ef4:	2303      	movs	r3, #3
 8102ef6:	e088      	b.n	810300a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102ef8:	4b46      	ldr	r3, [pc, #280]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102f00:	2b00      	cmp	r3, #0
 8102f02:	d1f0      	bne.n	8102ee6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8102f04:	4b43      	ldr	r3, [pc, #268]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102f08:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8102f0c:	687b      	ldr	r3, [r7, #4]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	051b      	lsls	r3, r3, #20
 8102f12:	4940      	ldr	r1, [pc, #256]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f14:	4313      	orrs	r3, r2
 8102f16:	628b      	str	r3, [r1, #40]	; 0x28
 8102f18:	687b      	ldr	r3, [r7, #4]
 8102f1a:	685b      	ldr	r3, [r3, #4]
 8102f1c:	3b01      	subs	r3, #1
 8102f1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102f22:	687b      	ldr	r3, [r7, #4]
 8102f24:	689b      	ldr	r3, [r3, #8]
 8102f26:	3b01      	subs	r3, #1
 8102f28:	025b      	lsls	r3, r3, #9
 8102f2a:	b29b      	uxth	r3, r3
 8102f2c:	431a      	orrs	r2, r3
 8102f2e:	687b      	ldr	r3, [r7, #4]
 8102f30:	68db      	ldr	r3, [r3, #12]
 8102f32:	3b01      	subs	r3, #1
 8102f34:	041b      	lsls	r3, r3, #16
 8102f36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8102f3a:	431a      	orrs	r2, r3
 8102f3c:	687b      	ldr	r3, [r7, #4]
 8102f3e:	691b      	ldr	r3, [r3, #16]
 8102f40:	3b01      	subs	r3, #1
 8102f42:	061b      	lsls	r3, r3, #24
 8102f44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8102f48:	4932      	ldr	r1, [pc, #200]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f4a:	4313      	orrs	r3, r2
 8102f4c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8102f4e:	4b31      	ldr	r3, [pc, #196]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8102f56:	687b      	ldr	r3, [r7, #4]
 8102f58:	695b      	ldr	r3, [r3, #20]
 8102f5a:	492e      	ldr	r1, [pc, #184]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f5c:	4313      	orrs	r3, r2
 8102f5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8102f60:	4b2c      	ldr	r3, [pc, #176]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	699b      	ldr	r3, [r3, #24]
 8102f6c:	4929      	ldr	r1, [pc, #164]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f6e:	4313      	orrs	r3, r2
 8102f70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8102f72:	4b28      	ldr	r3, [pc, #160]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f76:	4a27      	ldr	r2, [pc, #156]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8102f7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8102f7e:	4b25      	ldr	r3, [pc, #148]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102f82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102f86:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8102f8a:	687a      	ldr	r2, [r7, #4]
 8102f8c:	69d2      	ldr	r2, [r2, #28]
 8102f8e:	00d2      	lsls	r2, r2, #3
 8102f90:	4920      	ldr	r1, [pc, #128]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f92:	4313      	orrs	r3, r2
 8102f94:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8102f96:	4b1f      	ldr	r3, [pc, #124]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f9a:	4a1e      	ldr	r2, [pc, #120]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102fa0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8102fa2:	683b      	ldr	r3, [r7, #0]
 8102fa4:	2b00      	cmp	r3, #0
 8102fa6:	d106      	bne.n	8102fb6 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8102fa8:	4b1a      	ldr	r3, [pc, #104]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102fac:	4a19      	ldr	r2, [pc, #100]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102fb2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102fb4:	e00f      	b.n	8102fd6 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8102fb6:	683b      	ldr	r3, [r7, #0]
 8102fb8:	2b01      	cmp	r3, #1
 8102fba:	d106      	bne.n	8102fca <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8102fbc:	4b15      	ldr	r3, [pc, #84]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102fc0:	4a14      	ldr	r2, [pc, #80]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102fc6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8102fc8:	e005      	b.n	8102fd6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8102fca:	4b12      	ldr	r3, [pc, #72]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102fce:	4a11      	ldr	r2, [pc, #68]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102fd4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8102fd6:	4b0f      	ldr	r3, [pc, #60]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fd8:	681b      	ldr	r3, [r3, #0]
 8102fda:	4a0e      	ldr	r2, [pc, #56]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8102fe0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102fe2:	f7fd fd7b 	bl	8100adc <HAL_GetTick>
 8102fe6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102fe8:	e008      	b.n	8102ffc <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8102fea:	f7fd fd77 	bl	8100adc <HAL_GetTick>
 8102fee:	4602      	mov	r2, r0
 8102ff0:	68bb      	ldr	r3, [r7, #8]
 8102ff2:	1ad3      	subs	r3, r2, r3
 8102ff4:	2b02      	cmp	r3, #2
 8102ff6:	d901      	bls.n	8102ffc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102ff8:	2303      	movs	r3, #3
 8102ffa:	e006      	b.n	810300a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102ffc:	4b05      	ldr	r3, [pc, #20]	; (8103014 <RCCEx_PLL3_Config+0x160>)
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103004:	2b00      	cmp	r3, #0
 8103006:	d0f0      	beq.n	8102fea <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8103008:	7bfb      	ldrb	r3, [r7, #15]
}
 810300a:	4618      	mov	r0, r3
 810300c:	3710      	adds	r7, #16
 810300e:	46bd      	mov	sp, r7
 8103010:	bd80      	pop	{r7, pc}
 8103012:	bf00      	nop
 8103014:	58024400 	.word	0x58024400

08103018 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8103018:	b580      	push	{r7, lr}
 810301a:	b084      	sub	sp, #16
 810301c:	af00      	add	r7, sp, #0
 810301e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8103020:	2301      	movs	r3, #1
 8103022:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8103024:	687b      	ldr	r3, [r7, #4]
 8103026:	2b00      	cmp	r3, #0
 8103028:	d069      	beq.n	81030fe <HAL_RTC_Init+0xe6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 810302a:	687b      	ldr	r3, [r7, #4]
 810302c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8103030:	b2db      	uxtb	r3, r3
 8103032:	2b00      	cmp	r3, #0
 8103034:	d106      	bne.n	8103044 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8103036:	687b      	ldr	r3, [r7, #4]
 8103038:	2200      	movs	r2, #0
 810303a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 810303e:	6878      	ldr	r0, [r7, #4]
 8103040:	f7fd fbc0 	bl	81007c4 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8103044:	687b      	ldr	r3, [r7, #4]
 8103046:	2202      	movs	r2, #2
 8103048:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 810304c:	687b      	ldr	r3, [r7, #4]
 810304e:	681b      	ldr	r3, [r3, #0]
 8103050:	22ca      	movs	r2, #202	; 0xca
 8103052:	625a      	str	r2, [r3, #36]	; 0x24
 8103054:	687b      	ldr	r3, [r7, #4]
 8103056:	681b      	ldr	r3, [r3, #0]
 8103058:	2253      	movs	r2, #83	; 0x53
 810305a:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 810305c:	6878      	ldr	r0, [r7, #4]
 810305e:	f000 fa46 	bl	81034ee <RTC_EnterInitMode>
 8103062:	4603      	mov	r3, r0
 8103064:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8103066:	7bfb      	ldrb	r3, [r7, #15]
 8103068:	2b00      	cmp	r3, #0
 810306a:	d13d      	bne.n	81030e8 <HAL_RTC_Init+0xd0>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 810306c:	687b      	ldr	r3, [r7, #4]
 810306e:	681b      	ldr	r3, [r3, #0]
 8103070:	689b      	ldr	r3, [r3, #8]
 8103072:	687a      	ldr	r2, [r7, #4]
 8103074:	6812      	ldr	r2, [r2, #0]
 8103076:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 810307a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810307e:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8103080:	687b      	ldr	r3, [r7, #4]
 8103082:	681b      	ldr	r3, [r3, #0]
 8103084:	6899      	ldr	r1, [r3, #8]
 8103086:	687b      	ldr	r3, [r7, #4]
 8103088:	685a      	ldr	r2, [r3, #4]
 810308a:	687b      	ldr	r3, [r7, #4]
 810308c:	691b      	ldr	r3, [r3, #16]
 810308e:	431a      	orrs	r2, r3
 8103090:	687b      	ldr	r3, [r7, #4]
 8103092:	699b      	ldr	r3, [r3, #24]
 8103094:	431a      	orrs	r2, r3
 8103096:	687b      	ldr	r3, [r7, #4]
 8103098:	681b      	ldr	r3, [r3, #0]
 810309a:	430a      	orrs	r2, r1
 810309c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 810309e:	687b      	ldr	r3, [r7, #4]
 81030a0:	689b      	ldr	r3, [r3, #8]
 81030a2:	0419      	lsls	r1, r3, #16
 81030a4:	687b      	ldr	r3, [r7, #4]
 81030a6:	68da      	ldr	r2, [r3, #12]
 81030a8:	687b      	ldr	r3, [r7, #4]
 81030aa:	681b      	ldr	r3, [r3, #0]
 81030ac:	430a      	orrs	r2, r1
 81030ae:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 81030b0:	6878      	ldr	r0, [r7, #4]
 81030b2:	f000 fa4f 	bl	8103554 <RTC_ExitInitMode>
 81030b6:	4603      	mov	r3, r0
 81030b8:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 81030ba:	7bfb      	ldrb	r3, [r7, #15]
 81030bc:	2b00      	cmp	r3, #0
 81030be:	d113      	bne.n	81030e8 <HAL_RTC_Init+0xd0>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 81030c0:	687b      	ldr	r3, [r7, #4]
 81030c2:	681b      	ldr	r3, [r3, #0]
 81030c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81030c6:	687b      	ldr	r3, [r7, #4]
 81030c8:	681b      	ldr	r3, [r3, #0]
 81030ca:	f022 0203 	bic.w	r2, r2, #3
 81030ce:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 81030d0:	687b      	ldr	r3, [r7, #4]
 81030d2:	681b      	ldr	r3, [r3, #0]
 81030d4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 81030d6:	687b      	ldr	r3, [r7, #4]
 81030d8:	69da      	ldr	r2, [r3, #28]
 81030da:	687b      	ldr	r3, [r7, #4]
 81030dc:	695b      	ldr	r3, [r3, #20]
 81030de:	431a      	orrs	r2, r3
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	681b      	ldr	r3, [r3, #0]
 81030e4:	430a      	orrs	r2, r1
 81030e6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 81030e8:	687b      	ldr	r3, [r7, #4]
 81030ea:	681b      	ldr	r3, [r3, #0]
 81030ec:	22ff      	movs	r2, #255	; 0xff
 81030ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 81030f0:	7bfb      	ldrb	r3, [r7, #15]
 81030f2:	2b00      	cmp	r3, #0
 81030f4:	d103      	bne.n	81030fe <HAL_RTC_Init+0xe6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 81030f6:	687b      	ldr	r3, [r7, #4]
 81030f8:	2201      	movs	r2, #1
 81030fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 81030fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8103100:	4618      	mov	r0, r3
 8103102:	3710      	adds	r7, #16
 8103104:	46bd      	mov	sp, r7
 8103106:	bd80      	pop	{r7, pc}

08103108 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8103108:	b590      	push	{r4, r7, lr}
 810310a:	b087      	sub	sp, #28
 810310c:	af00      	add	r7, sp, #0
 810310e:	60f8      	str	r0, [r7, #12]
 8103110:	60b9      	str	r1, [r7, #8]
 8103112:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8103114:	68fb      	ldr	r3, [r7, #12]
 8103116:	f893 3020 	ldrb.w	r3, [r3, #32]
 810311a:	2b01      	cmp	r3, #1
 810311c:	d101      	bne.n	8103122 <HAL_RTC_SetTime+0x1a>
 810311e:	2302      	movs	r3, #2
 8103120:	e08b      	b.n	810323a <HAL_RTC_SetTime+0x132>
 8103122:	68fb      	ldr	r3, [r7, #12]
 8103124:	2201      	movs	r2, #1
 8103126:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 810312a:	68fb      	ldr	r3, [r7, #12]
 810312c:	2202      	movs	r2, #2
 810312e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8103132:	68fb      	ldr	r3, [r7, #12]
 8103134:	681b      	ldr	r3, [r3, #0]
 8103136:	22ca      	movs	r2, #202	; 0xca
 8103138:	625a      	str	r2, [r3, #36]	; 0x24
 810313a:	68fb      	ldr	r3, [r7, #12]
 810313c:	681b      	ldr	r3, [r3, #0]
 810313e:	2253      	movs	r2, #83	; 0x53
 8103140:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8103142:	68f8      	ldr	r0, [r7, #12]
 8103144:	f000 f9d3 	bl	81034ee <RTC_EnterInitMode>
 8103148:	4603      	mov	r3, r0
 810314a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 810314c:	7cfb      	ldrb	r3, [r7, #19]
 810314e:	2b00      	cmp	r3, #0
 8103150:	d163      	bne.n	810321a <HAL_RTC_SetTime+0x112>
  {
    if(Format == RTC_FORMAT_BIN)
 8103152:	687b      	ldr	r3, [r7, #4]
 8103154:	2b00      	cmp	r3, #0
 8103156:	d126      	bne.n	81031a6 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8103158:	68fb      	ldr	r3, [r7, #12]
 810315a:	681b      	ldr	r3, [r3, #0]
 810315c:	689b      	ldr	r3, [r3, #8]
 810315e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103162:	2b00      	cmp	r3, #0
 8103164:	d102      	bne.n	810316c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8103166:	68bb      	ldr	r3, [r7, #8]
 8103168:	2200      	movs	r2, #0
 810316a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 810316c:	68bb      	ldr	r3, [r7, #8]
 810316e:	781b      	ldrb	r3, [r3, #0]
 8103170:	4618      	mov	r0, r3
 8103172:	f000 fa2d 	bl	81035d0 <RTC_ByteToBcd2>
 8103176:	4603      	mov	r3, r0
 8103178:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 810317a:	68bb      	ldr	r3, [r7, #8]
 810317c:	785b      	ldrb	r3, [r3, #1]
 810317e:	4618      	mov	r0, r3
 8103180:	f000 fa26 	bl	81035d0 <RTC_ByteToBcd2>
 8103184:	4603      	mov	r3, r0
 8103186:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8103188:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 810318a:	68bb      	ldr	r3, [r7, #8]
 810318c:	789b      	ldrb	r3, [r3, #2]
 810318e:	4618      	mov	r0, r3
 8103190:	f000 fa1e 	bl	81035d0 <RTC_ByteToBcd2>
 8103194:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8103196:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 810319a:	68bb      	ldr	r3, [r7, #8]
 810319c:	78db      	ldrb	r3, [r3, #3]
 810319e:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 81031a0:	4313      	orrs	r3, r2
 81031a2:	617b      	str	r3, [r7, #20]
 81031a4:	e018      	b.n	81031d8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 81031a6:	68fb      	ldr	r3, [r7, #12]
 81031a8:	681b      	ldr	r3, [r3, #0]
 81031aa:	689b      	ldr	r3, [r3, #8]
 81031ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81031b0:	2b00      	cmp	r3, #0
 81031b2:	d102      	bne.n	81031ba <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 81031b4:	68bb      	ldr	r3, [r7, #8]
 81031b6:	2200      	movs	r2, #0
 81031b8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 81031ba:	68bb      	ldr	r3, [r7, #8]
 81031bc:	781b      	ldrb	r3, [r3, #0]
 81031be:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 81031c0:	68bb      	ldr	r3, [r7, #8]
 81031c2:	785b      	ldrb	r3, [r3, #1]
 81031c4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 81031c6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 81031c8:	68ba      	ldr	r2, [r7, #8]
 81031ca:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 81031cc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 81031ce:	68bb      	ldr	r3, [r7, #8]
 81031d0:	78db      	ldrb	r3, [r3, #3]
 81031d2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 81031d4:	4313      	orrs	r3, r2
 81031d6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 81031d8:	68fb      	ldr	r3, [r7, #12]
 81031da:	681a      	ldr	r2, [r3, #0]
 81031dc:	697b      	ldr	r3, [r7, #20]
 81031de:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 81031e2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 81031e6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 81031e8:	68fb      	ldr	r3, [r7, #12]
 81031ea:	681b      	ldr	r3, [r3, #0]
 81031ec:	689a      	ldr	r2, [r3, #8]
 81031ee:	68fb      	ldr	r3, [r7, #12]
 81031f0:	681b      	ldr	r3, [r3, #0]
 81031f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 81031f6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 81031f8:	68fb      	ldr	r3, [r7, #12]
 81031fa:	681b      	ldr	r3, [r3, #0]
 81031fc:	6899      	ldr	r1, [r3, #8]
 81031fe:	68bb      	ldr	r3, [r7, #8]
 8103200:	68da      	ldr	r2, [r3, #12]
 8103202:	68bb      	ldr	r3, [r7, #8]
 8103204:	691b      	ldr	r3, [r3, #16]
 8103206:	431a      	orrs	r2, r3
 8103208:	68fb      	ldr	r3, [r7, #12]
 810320a:	681b      	ldr	r3, [r3, #0]
 810320c:	430a      	orrs	r2, r1
 810320e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8103210:	68f8      	ldr	r0, [r7, #12]
 8103212:	f000 f99f 	bl	8103554 <RTC_ExitInitMode>
 8103216:	4603      	mov	r3, r0
 8103218:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 810321a:	68fb      	ldr	r3, [r7, #12]
 810321c:	681b      	ldr	r3, [r3, #0]
 810321e:	22ff      	movs	r2, #255	; 0xff
 8103220:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8103222:	7cfb      	ldrb	r3, [r7, #19]
 8103224:	2b00      	cmp	r3, #0
 8103226:	d103      	bne.n	8103230 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8103228:	68fb      	ldr	r3, [r7, #12]
 810322a:	2201      	movs	r2, #1
 810322c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8103230:	68fb      	ldr	r3, [r7, #12]
 8103232:	2200      	movs	r2, #0
 8103234:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8103238:	7cfb      	ldrb	r3, [r7, #19]
}
 810323a:	4618      	mov	r0, r3
 810323c:	371c      	adds	r7, #28
 810323e:	46bd      	mov	sp, r7
 8103240:	bd90      	pop	{r4, r7, pc}

08103242 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8103242:	b580      	push	{r7, lr}
 8103244:	b086      	sub	sp, #24
 8103246:	af00      	add	r7, sp, #0
 8103248:	60f8      	str	r0, [r7, #12]
 810324a:	60b9      	str	r1, [r7, #8]
 810324c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 810324e:	68fb      	ldr	r3, [r7, #12]
 8103250:	681b      	ldr	r3, [r3, #0]
 8103252:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8103254:	68bb      	ldr	r3, [r7, #8]
 8103256:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8103258:	68fb      	ldr	r3, [r7, #12]
 810325a:	681b      	ldr	r3, [r3, #0]
 810325c:	691b      	ldr	r3, [r3, #16]
 810325e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8103262:	68bb      	ldr	r3, [r7, #8]
 8103264:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8103266:	68fb      	ldr	r3, [r7, #12]
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	681b      	ldr	r3, [r3, #0]
 810326c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8103270:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8103274:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8103276:	697b      	ldr	r3, [r7, #20]
 8103278:	0c1b      	lsrs	r3, r3, #16
 810327a:	b2db      	uxtb	r3, r3
 810327c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103280:	b2da      	uxtb	r2, r3
 8103282:	68bb      	ldr	r3, [r7, #8]
 8103284:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8103286:	697b      	ldr	r3, [r7, #20]
 8103288:	0a1b      	lsrs	r3, r3, #8
 810328a:	b2db      	uxtb	r3, r3
 810328c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103290:	b2da      	uxtb	r2, r3
 8103292:	68bb      	ldr	r3, [r7, #8]
 8103294:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8103296:	697b      	ldr	r3, [r7, #20]
 8103298:	b2db      	uxtb	r3, r3
 810329a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810329e:	b2da      	uxtb	r2, r3
 81032a0:	68bb      	ldr	r3, [r7, #8]
 81032a2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 81032a4:	697b      	ldr	r3, [r7, #20]
 81032a6:	0d9b      	lsrs	r3, r3, #22
 81032a8:	b2db      	uxtb	r3, r3
 81032aa:	f003 0301 	and.w	r3, r3, #1
 81032ae:	b2da      	uxtb	r2, r3
 81032b0:	68bb      	ldr	r3, [r7, #8]
 81032b2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 81032b4:	687b      	ldr	r3, [r7, #4]
 81032b6:	2b00      	cmp	r3, #0
 81032b8:	d11a      	bne.n	81032f0 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 81032ba:	68bb      	ldr	r3, [r7, #8]
 81032bc:	781b      	ldrb	r3, [r3, #0]
 81032be:	4618      	mov	r0, r3
 81032c0:	f000 f9a6 	bl	8103610 <RTC_Bcd2ToByte>
 81032c4:	4603      	mov	r3, r0
 81032c6:	461a      	mov	r2, r3
 81032c8:	68bb      	ldr	r3, [r7, #8]
 81032ca:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 81032cc:	68bb      	ldr	r3, [r7, #8]
 81032ce:	785b      	ldrb	r3, [r3, #1]
 81032d0:	4618      	mov	r0, r3
 81032d2:	f000 f99d 	bl	8103610 <RTC_Bcd2ToByte>
 81032d6:	4603      	mov	r3, r0
 81032d8:	461a      	mov	r2, r3
 81032da:	68bb      	ldr	r3, [r7, #8]
 81032dc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 81032de:	68bb      	ldr	r3, [r7, #8]
 81032e0:	789b      	ldrb	r3, [r3, #2]
 81032e2:	4618      	mov	r0, r3
 81032e4:	f000 f994 	bl	8103610 <RTC_Bcd2ToByte>
 81032e8:	4603      	mov	r3, r0
 81032ea:	461a      	mov	r2, r3
 81032ec:	68bb      	ldr	r3, [r7, #8]
 81032ee:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 81032f0:	2300      	movs	r3, #0
}
 81032f2:	4618      	mov	r0, r3
 81032f4:	3718      	adds	r7, #24
 81032f6:	46bd      	mov	sp, r7
 81032f8:	bd80      	pop	{r7, pc}

081032fa <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 81032fa:	b590      	push	{r4, r7, lr}
 81032fc:	b087      	sub	sp, #28
 81032fe:	af00      	add	r7, sp, #0
 8103300:	60f8      	str	r0, [r7, #12]
 8103302:	60b9      	str	r1, [r7, #8]
 8103304:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8103306:	68fb      	ldr	r3, [r7, #12]
 8103308:	f893 3020 	ldrb.w	r3, [r3, #32]
 810330c:	2b01      	cmp	r3, #1
 810330e:	d101      	bne.n	8103314 <HAL_RTC_SetDate+0x1a>
 8103310:	2302      	movs	r3, #2
 8103312:	e075      	b.n	8103400 <HAL_RTC_SetDate+0x106>
 8103314:	68fb      	ldr	r3, [r7, #12]
 8103316:	2201      	movs	r2, #1
 8103318:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 810331c:	68fb      	ldr	r3, [r7, #12]
 810331e:	2202      	movs	r2, #2
 8103320:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8103324:	687b      	ldr	r3, [r7, #4]
 8103326:	2b00      	cmp	r3, #0
 8103328:	d10e      	bne.n	8103348 <HAL_RTC_SetDate+0x4e>
 810332a:	68bb      	ldr	r3, [r7, #8]
 810332c:	785b      	ldrb	r3, [r3, #1]
 810332e:	f003 0310 	and.w	r3, r3, #16
 8103332:	2b00      	cmp	r3, #0
 8103334:	d008      	beq.n	8103348 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8103336:	68bb      	ldr	r3, [r7, #8]
 8103338:	785b      	ldrb	r3, [r3, #1]
 810333a:	f023 0310 	bic.w	r3, r3, #16
 810333e:	b2db      	uxtb	r3, r3
 8103340:	330a      	adds	r3, #10
 8103342:	b2da      	uxtb	r2, r3
 8103344:	68bb      	ldr	r3, [r7, #8]
 8103346:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8103348:	687b      	ldr	r3, [r7, #4]
 810334a:	2b00      	cmp	r3, #0
 810334c:	d11c      	bne.n	8103388 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 810334e:	68bb      	ldr	r3, [r7, #8]
 8103350:	78db      	ldrb	r3, [r3, #3]
 8103352:	4618      	mov	r0, r3
 8103354:	f000 f93c 	bl	81035d0 <RTC_ByteToBcd2>
 8103358:	4603      	mov	r3, r0
 810335a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 810335c:	68bb      	ldr	r3, [r7, #8]
 810335e:	785b      	ldrb	r3, [r3, #1]
 8103360:	4618      	mov	r0, r3
 8103362:	f000 f935 	bl	81035d0 <RTC_ByteToBcd2>
 8103366:	4603      	mov	r3, r0
 8103368:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 810336a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 810336c:	68bb      	ldr	r3, [r7, #8]
 810336e:	789b      	ldrb	r3, [r3, #2]
 8103370:	4618      	mov	r0, r3
 8103372:	f000 f92d 	bl	81035d0 <RTC_ByteToBcd2>
 8103376:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8103378:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 810337c:	68bb      	ldr	r3, [r7, #8]
 810337e:	781b      	ldrb	r3, [r3, #0]
 8103380:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8103382:	4313      	orrs	r3, r2
 8103384:	617b      	str	r3, [r7, #20]
 8103386:	e00e      	b.n	81033a6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8103388:	68bb      	ldr	r3, [r7, #8]
 810338a:	78db      	ldrb	r3, [r3, #3]
 810338c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 810338e:	68bb      	ldr	r3, [r7, #8]
 8103390:	785b      	ldrb	r3, [r3, #1]
 8103392:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8103394:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8103396:	68ba      	ldr	r2, [r7, #8]
 8103398:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 810339a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 810339c:	68bb      	ldr	r3, [r7, #8]
 810339e:	781b      	ldrb	r3, [r3, #0]
 81033a0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 81033a2:	4313      	orrs	r3, r2
 81033a4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 81033a6:	68fb      	ldr	r3, [r7, #12]
 81033a8:	681b      	ldr	r3, [r3, #0]
 81033aa:	22ca      	movs	r2, #202	; 0xca
 81033ac:	625a      	str	r2, [r3, #36]	; 0x24
 81033ae:	68fb      	ldr	r3, [r7, #12]
 81033b0:	681b      	ldr	r3, [r3, #0]
 81033b2:	2253      	movs	r2, #83	; 0x53
 81033b4:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 81033b6:	68f8      	ldr	r0, [r7, #12]
 81033b8:	f000 f899 	bl	81034ee <RTC_EnterInitMode>
 81033bc:	4603      	mov	r3, r0
 81033be:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 81033c0:	7cfb      	ldrb	r3, [r7, #19]
 81033c2:	2b00      	cmp	r3, #0
 81033c4:	d10c      	bne.n	81033e0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 81033c6:	68fb      	ldr	r3, [r7, #12]
 81033c8:	681a      	ldr	r2, [r3, #0]
 81033ca:	697b      	ldr	r3, [r7, #20]
 81033cc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81033d0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 81033d4:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 81033d6:	68f8      	ldr	r0, [r7, #12]
 81033d8:	f000 f8bc 	bl	8103554 <RTC_ExitInitMode>
 81033dc:	4603      	mov	r3, r0
 81033de:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 81033e0:	68fb      	ldr	r3, [r7, #12]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	22ff      	movs	r2, #255	; 0xff
 81033e6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 81033e8:	7cfb      	ldrb	r3, [r7, #19]
 81033ea:	2b00      	cmp	r3, #0
 81033ec:	d103      	bne.n	81033f6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 81033ee:	68fb      	ldr	r3, [r7, #12]
 81033f0:	2201      	movs	r2, #1
 81033f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 81033f6:	68fb      	ldr	r3, [r7, #12]
 81033f8:	2200      	movs	r2, #0
 81033fa:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 81033fe:	7cfb      	ldrb	r3, [r7, #19]


}
 8103400:	4618      	mov	r0, r3
 8103402:	371c      	adds	r7, #28
 8103404:	46bd      	mov	sp, r7
 8103406:	bd90      	pop	{r4, r7, pc}

08103408 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8103408:	b580      	push	{r7, lr}
 810340a:	b086      	sub	sp, #24
 810340c:	af00      	add	r7, sp, #0
 810340e:	60f8      	str	r0, [r7, #12]
 8103410:	60b9      	str	r1, [r7, #8]
 8103412:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8103414:	68fb      	ldr	r3, [r7, #12]
 8103416:	681b      	ldr	r3, [r3, #0]
 8103418:	685b      	ldr	r3, [r3, #4]
 810341a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810341e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8103422:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8103424:	697b      	ldr	r3, [r7, #20]
 8103426:	0c1b      	lsrs	r3, r3, #16
 8103428:	b2da      	uxtb	r2, r3
 810342a:	68bb      	ldr	r3, [r7, #8]
 810342c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 810342e:	697b      	ldr	r3, [r7, #20]
 8103430:	0a1b      	lsrs	r3, r3, #8
 8103432:	b2db      	uxtb	r3, r3
 8103434:	f003 031f 	and.w	r3, r3, #31
 8103438:	b2da      	uxtb	r2, r3
 810343a:	68bb      	ldr	r3, [r7, #8]
 810343c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 810343e:	697b      	ldr	r3, [r7, #20]
 8103440:	b2db      	uxtb	r3, r3
 8103442:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103446:	b2da      	uxtb	r2, r3
 8103448:	68bb      	ldr	r3, [r7, #8]
 810344a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 810344c:	697b      	ldr	r3, [r7, #20]
 810344e:	0b5b      	lsrs	r3, r3, #13
 8103450:	b2db      	uxtb	r3, r3
 8103452:	f003 0307 	and.w	r3, r3, #7
 8103456:	b2da      	uxtb	r2, r3
 8103458:	68bb      	ldr	r3, [r7, #8]
 810345a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 810345c:	687b      	ldr	r3, [r7, #4]
 810345e:	2b00      	cmp	r3, #0
 8103460:	d11a      	bne.n	8103498 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8103462:	68bb      	ldr	r3, [r7, #8]
 8103464:	78db      	ldrb	r3, [r3, #3]
 8103466:	4618      	mov	r0, r3
 8103468:	f000 f8d2 	bl	8103610 <RTC_Bcd2ToByte>
 810346c:	4603      	mov	r3, r0
 810346e:	461a      	mov	r2, r3
 8103470:	68bb      	ldr	r3, [r7, #8]
 8103472:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8103474:	68bb      	ldr	r3, [r7, #8]
 8103476:	785b      	ldrb	r3, [r3, #1]
 8103478:	4618      	mov	r0, r3
 810347a:	f000 f8c9 	bl	8103610 <RTC_Bcd2ToByte>
 810347e:	4603      	mov	r3, r0
 8103480:	461a      	mov	r2, r3
 8103482:	68bb      	ldr	r3, [r7, #8]
 8103484:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8103486:	68bb      	ldr	r3, [r7, #8]
 8103488:	789b      	ldrb	r3, [r3, #2]
 810348a:	4618      	mov	r0, r3
 810348c:	f000 f8c0 	bl	8103610 <RTC_Bcd2ToByte>
 8103490:	4603      	mov	r3, r0
 8103492:	461a      	mov	r2, r3
 8103494:	68bb      	ldr	r3, [r7, #8]
 8103496:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8103498:	2300      	movs	r3, #0
}
 810349a:	4618      	mov	r0, r3
 810349c:	3718      	adds	r7, #24
 810349e:	46bd      	mov	sp, r7
 81034a0:	bd80      	pop	{r7, pc}

081034a2 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 81034a2:	b580      	push	{r7, lr}
 81034a4:	b084      	sub	sp, #16
 81034a6:	af00      	add	r7, sp, #0
 81034a8:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 81034aa:	687b      	ldr	r3, [r7, #4]
 81034ac:	681b      	ldr	r3, [r3, #0]
 81034ae:	68da      	ldr	r2, [r3, #12]
 81034b0:	687b      	ldr	r3, [r7, #4]
 81034b2:	681b      	ldr	r3, [r3, #0]
 81034b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 81034b8:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 81034ba:	f7fd fb0f 	bl	8100adc <HAL_GetTick>
 81034be:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 81034c0:	e009      	b.n	81034d6 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 81034c2:	f7fd fb0b 	bl	8100adc <HAL_GetTick>
 81034c6:	4602      	mov	r2, r0
 81034c8:	68fb      	ldr	r3, [r7, #12]
 81034ca:	1ad3      	subs	r3, r2, r3
 81034cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 81034d0:	d901      	bls.n	81034d6 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 81034d2:	2303      	movs	r3, #3
 81034d4:	e007      	b.n	81034e6 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 81034d6:	687b      	ldr	r3, [r7, #4]
 81034d8:	681b      	ldr	r3, [r3, #0]
 81034da:	68db      	ldr	r3, [r3, #12]
 81034dc:	f003 0320 	and.w	r3, r3, #32
 81034e0:	2b00      	cmp	r3, #0
 81034e2:	d0ee      	beq.n	81034c2 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 81034e4:	2300      	movs	r3, #0
}
 81034e6:	4618      	mov	r0, r3
 81034e8:	3710      	adds	r7, #16
 81034ea:	46bd      	mov	sp, r7
 81034ec:	bd80      	pop	{r7, pc}

081034ee <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 81034ee:	b580      	push	{r7, lr}
 81034f0:	b084      	sub	sp, #16
 81034f2:	af00      	add	r7, sp, #0
 81034f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81034f6:	2300      	movs	r3, #0
 81034f8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 81034fa:	687b      	ldr	r3, [r7, #4]
 81034fc:	681b      	ldr	r3, [r3, #0]
 81034fe:	68db      	ldr	r3, [r3, #12]
 8103500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103504:	2b00      	cmp	r3, #0
 8103506:	d120      	bne.n	810354a <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8103508:	687b      	ldr	r3, [r7, #4]
 810350a:	681b      	ldr	r3, [r3, #0]
 810350c:	f04f 32ff 	mov.w	r2, #4294967295
 8103510:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8103512:	f7fd fae3 	bl	8100adc <HAL_GetTick>
 8103516:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8103518:	e00d      	b.n	8103536 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 810351a:	f7fd fadf 	bl	8100adc <HAL_GetTick>
 810351e:	4602      	mov	r2, r0
 8103520:	68bb      	ldr	r3, [r7, #8]
 8103522:	1ad3      	subs	r3, r2, r3
 8103524:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8103528:	d905      	bls.n	8103536 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 810352a:	2303      	movs	r3, #3
 810352c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 810352e:	687b      	ldr	r3, [r7, #4]
 8103530:	2203      	movs	r2, #3
 8103532:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8103536:	687b      	ldr	r3, [r7, #4]
 8103538:	681b      	ldr	r3, [r3, #0]
 810353a:	68db      	ldr	r3, [r3, #12]
 810353c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103540:	2b00      	cmp	r3, #0
 8103542:	d102      	bne.n	810354a <RTC_EnterInitMode+0x5c>
 8103544:	7bfb      	ldrb	r3, [r7, #15]
 8103546:	2b03      	cmp	r3, #3
 8103548:	d1e7      	bne.n	810351a <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 810354a:	7bfb      	ldrb	r3, [r7, #15]
}
 810354c:	4618      	mov	r0, r3
 810354e:	3710      	adds	r7, #16
 8103550:	46bd      	mov	sp, r7
 8103552:	bd80      	pop	{r7, pc}

08103554 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8103554:	b580      	push	{r7, lr}
 8103556:	b084      	sub	sp, #16
 8103558:	af00      	add	r7, sp, #0
 810355a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810355c:	2300      	movs	r3, #0
 810355e:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8103560:	4b1a      	ldr	r3, [pc, #104]	; (81035cc <RTC_ExitInitMode+0x78>)
 8103562:	68db      	ldr	r3, [r3, #12]
 8103564:	4a19      	ldr	r2, [pc, #100]	; (81035cc <RTC_ExitInitMode+0x78>)
 8103566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810356a:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 810356c:	4b17      	ldr	r3, [pc, #92]	; (81035cc <RTC_ExitInitMode+0x78>)
 810356e:	689b      	ldr	r3, [r3, #8]
 8103570:	f003 0320 	and.w	r3, r3, #32
 8103574:	2b00      	cmp	r3, #0
 8103576:	d10c      	bne.n	8103592 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8103578:	6878      	ldr	r0, [r7, #4]
 810357a:	f7ff ff92 	bl	81034a2 <HAL_RTC_WaitForSynchro>
 810357e:	4603      	mov	r3, r0
 8103580:	2b00      	cmp	r3, #0
 8103582:	d01e      	beq.n	81035c2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8103584:	687b      	ldr	r3, [r7, #4]
 8103586:	2203      	movs	r2, #3
 8103588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 810358c:	2303      	movs	r3, #3
 810358e:	73fb      	strb	r3, [r7, #15]
 8103590:	e017      	b.n	81035c2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8103592:	4b0e      	ldr	r3, [pc, #56]	; (81035cc <RTC_ExitInitMode+0x78>)
 8103594:	689b      	ldr	r3, [r3, #8]
 8103596:	4a0d      	ldr	r2, [pc, #52]	; (81035cc <RTC_ExitInitMode+0x78>)
 8103598:	f023 0320 	bic.w	r3, r3, #32
 810359c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 810359e:	6878      	ldr	r0, [r7, #4]
 81035a0:	f7ff ff7f 	bl	81034a2 <HAL_RTC_WaitForSynchro>
 81035a4:	4603      	mov	r3, r0
 81035a6:	2b00      	cmp	r3, #0
 81035a8:	d005      	beq.n	81035b6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	2203      	movs	r2, #3
 81035ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 81035b2:	2303      	movs	r3, #3
 81035b4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 81035b6:	4b05      	ldr	r3, [pc, #20]	; (81035cc <RTC_ExitInitMode+0x78>)
 81035b8:	689b      	ldr	r3, [r3, #8]
 81035ba:	4a04      	ldr	r2, [pc, #16]	; (81035cc <RTC_ExitInitMode+0x78>)
 81035bc:	f043 0320 	orr.w	r3, r3, #32
 81035c0:	6093      	str	r3, [r2, #8]
  }

  return status;
 81035c2:	7bfb      	ldrb	r3, [r7, #15]
}
 81035c4:	4618      	mov	r0, r3
 81035c6:	3710      	adds	r7, #16
 81035c8:	46bd      	mov	sp, r7
 81035ca:	bd80      	pop	{r7, pc}
 81035cc:	58004000 	.word	0x58004000

081035d0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 81035d0:	b480      	push	{r7}
 81035d2:	b085      	sub	sp, #20
 81035d4:	af00      	add	r7, sp, #0
 81035d6:	4603      	mov	r3, r0
 81035d8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 81035da:	2300      	movs	r3, #0
 81035dc:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 81035de:	79fb      	ldrb	r3, [r7, #7]
 81035e0:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 81035e2:	e005      	b.n	81035f0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 81035e4:	68fb      	ldr	r3, [r7, #12]
 81035e6:	3301      	adds	r3, #1
 81035e8:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 81035ea:	7afb      	ldrb	r3, [r7, #11]
 81035ec:	3b0a      	subs	r3, #10
 81035ee:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 81035f0:	7afb      	ldrb	r3, [r7, #11]
 81035f2:	2b09      	cmp	r3, #9
 81035f4:	d8f6      	bhi.n	81035e4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 81035f6:	68fb      	ldr	r3, [r7, #12]
 81035f8:	b2db      	uxtb	r3, r3
 81035fa:	011b      	lsls	r3, r3, #4
 81035fc:	b2da      	uxtb	r2, r3
 81035fe:	7afb      	ldrb	r3, [r7, #11]
 8103600:	4313      	orrs	r3, r2
 8103602:	b2db      	uxtb	r3, r3
}
 8103604:	4618      	mov	r0, r3
 8103606:	3714      	adds	r7, #20
 8103608:	46bd      	mov	sp, r7
 810360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810360e:	4770      	bx	lr

08103610 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8103610:	b480      	push	{r7}
 8103612:	b085      	sub	sp, #20
 8103614:	af00      	add	r7, sp, #0
 8103616:	4603      	mov	r3, r0
 8103618:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 810361a:	79fb      	ldrb	r3, [r7, #7]
 810361c:	091b      	lsrs	r3, r3, #4
 810361e:	b2db      	uxtb	r3, r3
 8103620:	461a      	mov	r2, r3
 8103622:	0092      	lsls	r2, r2, #2
 8103624:	4413      	add	r3, r2
 8103626:	005b      	lsls	r3, r3, #1
 8103628:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 810362a:	79fb      	ldrb	r3, [r7, #7]
 810362c:	f003 030f 	and.w	r3, r3, #15
 8103630:	b2da      	uxtb	r2, r3
 8103632:	7bfb      	ldrb	r3, [r7, #15]
 8103634:	4413      	add	r3, r2
 8103636:	b2db      	uxtb	r3, r3
}
 8103638:	4618      	mov	r0, r3
 810363a:	3714      	adds	r7, #20
 810363c:	46bd      	mov	sp, r7
 810363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103642:	4770      	bx	lr

08103644 <HAL_RTCEx_SetRefClock>:
  * @brief  Enable the RTC reference clock detection.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef * hrtc)
{
 8103644:	b580      	push	{r7, lr}
 8103646:	b084      	sub	sp, #16
 8103648:	af00      	add	r7, sp, #0
 810364a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  /* Process Locked */
  __HAL_LOCK(hrtc);
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8103652:	2b01      	cmp	r3, #1
 8103654:	d101      	bne.n	810365a <HAL_RTCEx_SetRefClock+0x16>
 8103656:	2302      	movs	r3, #2
 8103658:	e034      	b.n	81036c4 <HAL_RTCEx_SetRefClock+0x80>
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	2201      	movs	r2, #1
 810365e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8103662:	687b      	ldr	r3, [r7, #4]
 8103664:	2202      	movs	r2, #2
 8103666:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 810366a:	687b      	ldr	r3, [r7, #4]
 810366c:	681b      	ldr	r3, [r3, #0]
 810366e:	22ca      	movs	r2, #202	; 0xca
 8103670:	625a      	str	r2, [r3, #36]	; 0x24
 8103672:	687b      	ldr	r3, [r7, #4]
 8103674:	681b      	ldr	r3, [r3, #0]
 8103676:	2253      	movs	r2, #83	; 0x53
 8103678:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 810367a:	6878      	ldr	r0, [r7, #4]
 810367c:	f7ff ff37 	bl	81034ee <RTC_EnterInitMode>
 8103680:	4603      	mov	r3, r0
 8103682:	73fb      	strb	r3, [r7, #15]
  if (status == HAL_OK)
 8103684:	7bfb      	ldrb	r3, [r7, #15]
 8103686:	2b00      	cmp	r3, #0
 8103688:	d10c      	bne.n	81036a4 <HAL_RTCEx_SetRefClock+0x60>
  {
    __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc);
 810368a:	687b      	ldr	r3, [r7, #4]
 810368c:	681b      	ldr	r3, [r3, #0]
 810368e:	689a      	ldr	r2, [r3, #8]
 8103690:	687b      	ldr	r3, [r7, #4]
 8103692:	681b      	ldr	r3, [r3, #0]
 8103694:	f042 0210 	orr.w	r2, r2, #16
 8103698:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 810369a:	6878      	ldr	r0, [r7, #4]
 810369c:	f7ff ff5a 	bl	8103554 <RTC_ExitInitMode>
 81036a0:	4603      	mov	r3, r0
 81036a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 81036a4:	687b      	ldr	r3, [r7, #4]
 81036a6:	681b      	ldr	r3, [r3, #0]
 81036a8:	22ff      	movs	r2, #255	; 0xff
 81036aa:	625a      	str	r2, [r3, #36]	; 0x24
  if (status == HAL_OK)
 81036ac:	7bfb      	ldrb	r3, [r7, #15]
 81036ae:	2b00      	cmp	r3, #0
 81036b0:	d103      	bne.n	81036ba <HAL_RTCEx_SetRefClock+0x76>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 81036b2:	687b      	ldr	r3, [r7, #4]
 81036b4:	2201      	movs	r2, #1
 81036b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 81036ba:	687b      	ldr	r3, [r7, #4]
 81036bc:	2200      	movs	r2, #0
 81036be:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 81036c2:	2300      	movs	r3, #0
}
 81036c4:	4618      	mov	r0, r3
 81036c6:	3710      	adds	r7, #16
 81036c8:	46bd      	mov	sp, r7
 81036ca:	bd80      	pop	{r7, pc}

081036cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81036cc:	b580      	push	{r7, lr}
 81036ce:	b082      	sub	sp, #8
 81036d0:	af00      	add	r7, sp, #0
 81036d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81036d4:	687b      	ldr	r3, [r7, #4]
 81036d6:	2b00      	cmp	r3, #0
 81036d8:	d101      	bne.n	81036de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81036da:	2301      	movs	r3, #1
 81036dc:	e049      	b.n	8103772 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81036de:	687b      	ldr	r3, [r7, #4]
 81036e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81036e4:	b2db      	uxtb	r3, r3
 81036e6:	2b00      	cmp	r3, #0
 81036e8:	d106      	bne.n	81036f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81036ea:	687b      	ldr	r3, [r7, #4]
 81036ec:	2200      	movs	r2, #0
 81036ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81036f2:	6878      	ldr	r0, [r7, #4]
 81036f4:	f7fd f8c4 	bl	8100880 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81036f8:	687b      	ldr	r3, [r7, #4]
 81036fa:	2202      	movs	r2, #2
 81036fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	681a      	ldr	r2, [r3, #0]
 8103704:	687b      	ldr	r3, [r7, #4]
 8103706:	3304      	adds	r3, #4
 8103708:	4619      	mov	r1, r3
 810370a:	4610      	mov	r0, r2
 810370c:	f000 f9ee 	bl	8103aec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8103710:	687b      	ldr	r3, [r7, #4]
 8103712:	2201      	movs	r2, #1
 8103714:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103718:	687b      	ldr	r3, [r7, #4]
 810371a:	2201      	movs	r2, #1
 810371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8103720:	687b      	ldr	r3, [r7, #4]
 8103722:	2201      	movs	r2, #1
 8103724:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	2201      	movs	r2, #1
 810372c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8103730:	687b      	ldr	r3, [r7, #4]
 8103732:	2201      	movs	r2, #1
 8103734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8103738:	687b      	ldr	r3, [r7, #4]
 810373a:	2201      	movs	r2, #1
 810373c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8103740:	687b      	ldr	r3, [r7, #4]
 8103742:	2201      	movs	r2, #1
 8103744:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103748:	687b      	ldr	r3, [r7, #4]
 810374a:	2201      	movs	r2, #1
 810374c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8103750:	687b      	ldr	r3, [r7, #4]
 8103752:	2201      	movs	r2, #1
 8103754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8103758:	687b      	ldr	r3, [r7, #4]
 810375a:	2201      	movs	r2, #1
 810375c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8103760:	687b      	ldr	r3, [r7, #4]
 8103762:	2201      	movs	r2, #1
 8103764:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8103768:	687b      	ldr	r3, [r7, #4]
 810376a:	2201      	movs	r2, #1
 810376c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8103770:	2300      	movs	r3, #0
}
 8103772:	4618      	mov	r0, r3
 8103774:	3708      	adds	r7, #8
 8103776:	46bd      	mov	sp, r7
 8103778:	bd80      	pop	{r7, pc}
	...

0810377c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 810377c:	b480      	push	{r7}
 810377e:	b085      	sub	sp, #20
 8103780:	af00      	add	r7, sp, #0
 8103782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8103784:	687b      	ldr	r3, [r7, #4]
 8103786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810378a:	b2db      	uxtb	r3, r3
 810378c:	2b01      	cmp	r3, #1
 810378e:	d001      	beq.n	8103794 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8103790:	2301      	movs	r3, #1
 8103792:	e04c      	b.n	810382e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103794:	687b      	ldr	r3, [r7, #4]
 8103796:	2202      	movs	r2, #2
 8103798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	4a26      	ldr	r2, [pc, #152]	; (810383c <HAL_TIM_Base_Start+0xc0>)
 81037a2:	4293      	cmp	r3, r2
 81037a4:	d022      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	681b      	ldr	r3, [r3, #0]
 81037aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81037ae:	d01d      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037b0:	687b      	ldr	r3, [r7, #4]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	4a22      	ldr	r2, [pc, #136]	; (8103840 <HAL_TIM_Base_Start+0xc4>)
 81037b6:	4293      	cmp	r3, r2
 81037b8:	d018      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	681b      	ldr	r3, [r3, #0]
 81037be:	4a21      	ldr	r2, [pc, #132]	; (8103844 <HAL_TIM_Base_Start+0xc8>)
 81037c0:	4293      	cmp	r3, r2
 81037c2:	d013      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	681b      	ldr	r3, [r3, #0]
 81037c8:	4a1f      	ldr	r2, [pc, #124]	; (8103848 <HAL_TIM_Base_Start+0xcc>)
 81037ca:	4293      	cmp	r3, r2
 81037cc:	d00e      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	681b      	ldr	r3, [r3, #0]
 81037d2:	4a1e      	ldr	r2, [pc, #120]	; (810384c <HAL_TIM_Base_Start+0xd0>)
 81037d4:	4293      	cmp	r3, r2
 81037d6:	d009      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037d8:	687b      	ldr	r3, [r7, #4]
 81037da:	681b      	ldr	r3, [r3, #0]
 81037dc:	4a1c      	ldr	r2, [pc, #112]	; (8103850 <HAL_TIM_Base_Start+0xd4>)
 81037de:	4293      	cmp	r3, r2
 81037e0:	d004      	beq.n	81037ec <HAL_TIM_Base_Start+0x70>
 81037e2:	687b      	ldr	r3, [r7, #4]
 81037e4:	681b      	ldr	r3, [r3, #0]
 81037e6:	4a1b      	ldr	r2, [pc, #108]	; (8103854 <HAL_TIM_Base_Start+0xd8>)
 81037e8:	4293      	cmp	r3, r2
 81037ea:	d115      	bne.n	8103818 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81037ec:	687b      	ldr	r3, [r7, #4]
 81037ee:	681b      	ldr	r3, [r3, #0]
 81037f0:	689a      	ldr	r2, [r3, #8]
 81037f2:	4b19      	ldr	r3, [pc, #100]	; (8103858 <HAL_TIM_Base_Start+0xdc>)
 81037f4:	4013      	ands	r3, r2
 81037f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81037f8:	68fb      	ldr	r3, [r7, #12]
 81037fa:	2b06      	cmp	r3, #6
 81037fc:	d015      	beq.n	810382a <HAL_TIM_Base_Start+0xae>
 81037fe:	68fb      	ldr	r3, [r7, #12]
 8103800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103804:	d011      	beq.n	810382a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8103806:	687b      	ldr	r3, [r7, #4]
 8103808:	681b      	ldr	r3, [r3, #0]
 810380a:	681a      	ldr	r2, [r3, #0]
 810380c:	687b      	ldr	r3, [r7, #4]
 810380e:	681b      	ldr	r3, [r3, #0]
 8103810:	f042 0201 	orr.w	r2, r2, #1
 8103814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8103816:	e008      	b.n	810382a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8103818:	687b      	ldr	r3, [r7, #4]
 810381a:	681b      	ldr	r3, [r3, #0]
 810381c:	681a      	ldr	r2, [r3, #0]
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	681b      	ldr	r3, [r3, #0]
 8103822:	f042 0201 	orr.w	r2, r2, #1
 8103826:	601a      	str	r2, [r3, #0]
 8103828:	e000      	b.n	810382c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810382a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 810382c:	2300      	movs	r3, #0
}
 810382e:	4618      	mov	r0, r3
 8103830:	3714      	adds	r7, #20
 8103832:	46bd      	mov	sp, r7
 8103834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103838:	4770      	bx	lr
 810383a:	bf00      	nop
 810383c:	40010000 	.word	0x40010000
 8103840:	40000400 	.word	0x40000400
 8103844:	40000800 	.word	0x40000800
 8103848:	40000c00 	.word	0x40000c00
 810384c:	40010400 	.word	0x40010400
 8103850:	40001800 	.word	0x40001800
 8103854:	40014000 	.word	0x40014000
 8103858:	00010007 	.word	0x00010007

0810385c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810385c:	b580      	push	{r7, lr}
 810385e:	b082      	sub	sp, #8
 8103860:	af00      	add	r7, sp, #0
 8103862:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8103864:	687b      	ldr	r3, [r7, #4]
 8103866:	681b      	ldr	r3, [r3, #0]
 8103868:	691b      	ldr	r3, [r3, #16]
 810386a:	f003 0302 	and.w	r3, r3, #2
 810386e:	2b02      	cmp	r3, #2
 8103870:	d122      	bne.n	81038b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	681b      	ldr	r3, [r3, #0]
 8103876:	68db      	ldr	r3, [r3, #12]
 8103878:	f003 0302 	and.w	r3, r3, #2
 810387c:	2b02      	cmp	r3, #2
 810387e:	d11b      	bne.n	81038b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8103880:	687b      	ldr	r3, [r7, #4]
 8103882:	681b      	ldr	r3, [r3, #0]
 8103884:	f06f 0202 	mvn.w	r2, #2
 8103888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	2201      	movs	r2, #1
 810388e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8103890:	687b      	ldr	r3, [r7, #4]
 8103892:	681b      	ldr	r3, [r3, #0]
 8103894:	699b      	ldr	r3, [r3, #24]
 8103896:	f003 0303 	and.w	r3, r3, #3
 810389a:	2b00      	cmp	r3, #0
 810389c:	d003      	beq.n	81038a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810389e:	6878      	ldr	r0, [r7, #4]
 81038a0:	f000 f905 	bl	8103aae <HAL_TIM_IC_CaptureCallback>
 81038a4:	e005      	b.n	81038b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81038a6:	6878      	ldr	r0, [r7, #4]
 81038a8:	f000 f8f7 	bl	8103a9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81038ac:	6878      	ldr	r0, [r7, #4]
 81038ae:	f000 f908 	bl	8103ac2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81038b2:	687b      	ldr	r3, [r7, #4]
 81038b4:	2200      	movs	r2, #0
 81038b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 81038b8:	687b      	ldr	r3, [r7, #4]
 81038ba:	681b      	ldr	r3, [r3, #0]
 81038bc:	691b      	ldr	r3, [r3, #16]
 81038be:	f003 0304 	and.w	r3, r3, #4
 81038c2:	2b04      	cmp	r3, #4
 81038c4:	d122      	bne.n	810390c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 81038c6:	687b      	ldr	r3, [r7, #4]
 81038c8:	681b      	ldr	r3, [r3, #0]
 81038ca:	68db      	ldr	r3, [r3, #12]
 81038cc:	f003 0304 	and.w	r3, r3, #4
 81038d0:	2b04      	cmp	r3, #4
 81038d2:	d11b      	bne.n	810390c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 81038d4:	687b      	ldr	r3, [r7, #4]
 81038d6:	681b      	ldr	r3, [r3, #0]
 81038d8:	f06f 0204 	mvn.w	r2, #4
 81038dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81038de:	687b      	ldr	r3, [r7, #4]
 81038e0:	2202      	movs	r2, #2
 81038e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81038e4:	687b      	ldr	r3, [r7, #4]
 81038e6:	681b      	ldr	r3, [r3, #0]
 81038e8:	699b      	ldr	r3, [r3, #24]
 81038ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81038ee:	2b00      	cmp	r3, #0
 81038f0:	d003      	beq.n	81038fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81038f2:	6878      	ldr	r0, [r7, #4]
 81038f4:	f000 f8db 	bl	8103aae <HAL_TIM_IC_CaptureCallback>
 81038f8:	e005      	b.n	8103906 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81038fa:	6878      	ldr	r0, [r7, #4]
 81038fc:	f000 f8cd 	bl	8103a9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103900:	6878      	ldr	r0, [r7, #4]
 8103902:	f000 f8de 	bl	8103ac2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8103906:	687b      	ldr	r3, [r7, #4]
 8103908:	2200      	movs	r2, #0
 810390a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	681b      	ldr	r3, [r3, #0]
 8103910:	691b      	ldr	r3, [r3, #16]
 8103912:	f003 0308 	and.w	r3, r3, #8
 8103916:	2b08      	cmp	r3, #8
 8103918:	d122      	bne.n	8103960 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 810391a:	687b      	ldr	r3, [r7, #4]
 810391c:	681b      	ldr	r3, [r3, #0]
 810391e:	68db      	ldr	r3, [r3, #12]
 8103920:	f003 0308 	and.w	r3, r3, #8
 8103924:	2b08      	cmp	r3, #8
 8103926:	d11b      	bne.n	8103960 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8103928:	687b      	ldr	r3, [r7, #4]
 810392a:	681b      	ldr	r3, [r3, #0]
 810392c:	f06f 0208 	mvn.w	r2, #8
 8103930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8103932:	687b      	ldr	r3, [r7, #4]
 8103934:	2204      	movs	r2, #4
 8103936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	681b      	ldr	r3, [r3, #0]
 810393c:	69db      	ldr	r3, [r3, #28]
 810393e:	f003 0303 	and.w	r3, r3, #3
 8103942:	2b00      	cmp	r3, #0
 8103944:	d003      	beq.n	810394e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8103946:	6878      	ldr	r0, [r7, #4]
 8103948:	f000 f8b1 	bl	8103aae <HAL_TIM_IC_CaptureCallback>
 810394c:	e005      	b.n	810395a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810394e:	6878      	ldr	r0, [r7, #4]
 8103950:	f000 f8a3 	bl	8103a9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8103954:	6878      	ldr	r0, [r7, #4]
 8103956:	f000 f8b4 	bl	8103ac2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810395a:	687b      	ldr	r3, [r7, #4]
 810395c:	2200      	movs	r2, #0
 810395e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8103960:	687b      	ldr	r3, [r7, #4]
 8103962:	681b      	ldr	r3, [r3, #0]
 8103964:	691b      	ldr	r3, [r3, #16]
 8103966:	f003 0310 	and.w	r3, r3, #16
 810396a:	2b10      	cmp	r3, #16
 810396c:	d122      	bne.n	81039b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	681b      	ldr	r3, [r3, #0]
 8103972:	68db      	ldr	r3, [r3, #12]
 8103974:	f003 0310 	and.w	r3, r3, #16
 8103978:	2b10      	cmp	r3, #16
 810397a:	d11b      	bne.n	81039b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 810397c:	687b      	ldr	r3, [r7, #4]
 810397e:	681b      	ldr	r3, [r3, #0]
 8103980:	f06f 0210 	mvn.w	r2, #16
 8103984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	2208      	movs	r2, #8
 810398a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810398c:	687b      	ldr	r3, [r7, #4]
 810398e:	681b      	ldr	r3, [r3, #0]
 8103990:	69db      	ldr	r3, [r3, #28]
 8103992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8103996:	2b00      	cmp	r3, #0
 8103998:	d003      	beq.n	81039a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810399a:	6878      	ldr	r0, [r7, #4]
 810399c:	f000 f887 	bl	8103aae <HAL_TIM_IC_CaptureCallback>
 81039a0:	e005      	b.n	81039ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81039a2:	6878      	ldr	r0, [r7, #4]
 81039a4:	f000 f879 	bl	8103a9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81039a8:	6878      	ldr	r0, [r7, #4]
 81039aa:	f000 f88a 	bl	8103ac2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81039ae:	687b      	ldr	r3, [r7, #4]
 81039b0:	2200      	movs	r2, #0
 81039b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 81039b4:	687b      	ldr	r3, [r7, #4]
 81039b6:	681b      	ldr	r3, [r3, #0]
 81039b8:	691b      	ldr	r3, [r3, #16]
 81039ba:	f003 0301 	and.w	r3, r3, #1
 81039be:	2b01      	cmp	r3, #1
 81039c0:	d10e      	bne.n	81039e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 81039c2:	687b      	ldr	r3, [r7, #4]
 81039c4:	681b      	ldr	r3, [r3, #0]
 81039c6:	68db      	ldr	r3, [r3, #12]
 81039c8:	f003 0301 	and.w	r3, r3, #1
 81039cc:	2b01      	cmp	r3, #1
 81039ce:	d107      	bne.n	81039e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 81039d0:	687b      	ldr	r3, [r7, #4]
 81039d2:	681b      	ldr	r3, [r3, #0]
 81039d4:	f06f 0201 	mvn.w	r2, #1
 81039d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 81039da:	6878      	ldr	r0, [r7, #4]
 81039dc:	f7fc fe50 	bl	8100680 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81039e0:	687b      	ldr	r3, [r7, #4]
 81039e2:	681b      	ldr	r3, [r3, #0]
 81039e4:	691b      	ldr	r3, [r3, #16]
 81039e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81039ea:	2b80      	cmp	r3, #128	; 0x80
 81039ec:	d10e      	bne.n	8103a0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81039ee:	687b      	ldr	r3, [r7, #4]
 81039f0:	681b      	ldr	r3, [r3, #0]
 81039f2:	68db      	ldr	r3, [r3, #12]
 81039f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81039f8:	2b80      	cmp	r3, #128	; 0x80
 81039fa:	d107      	bne.n	8103a0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81039fc:	687b      	ldr	r3, [r7, #4]
 81039fe:	681b      	ldr	r3, [r3, #0]
 8103a00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8103a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8103a06:	6878      	ldr	r0, [r7, #4]
 8103a08:	f000 f914 	bl	8103c34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8103a0c:	687b      	ldr	r3, [r7, #4]
 8103a0e:	681b      	ldr	r3, [r3, #0]
 8103a10:	691b      	ldr	r3, [r3, #16]
 8103a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103a16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103a1a:	d10e      	bne.n	8103a3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8103a1c:	687b      	ldr	r3, [r7, #4]
 8103a1e:	681b      	ldr	r3, [r3, #0]
 8103a20:	68db      	ldr	r3, [r3, #12]
 8103a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103a26:	2b80      	cmp	r3, #128	; 0x80
 8103a28:	d107      	bne.n	8103a3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8103a2a:	687b      	ldr	r3, [r7, #4]
 8103a2c:	681b      	ldr	r3, [r3, #0]
 8103a2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8103a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8103a34:	6878      	ldr	r0, [r7, #4]
 8103a36:	f000 f907 	bl	8103c48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8103a3a:	687b      	ldr	r3, [r7, #4]
 8103a3c:	681b      	ldr	r3, [r3, #0]
 8103a3e:	691b      	ldr	r3, [r3, #16]
 8103a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103a44:	2b40      	cmp	r3, #64	; 0x40
 8103a46:	d10e      	bne.n	8103a66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8103a48:	687b      	ldr	r3, [r7, #4]
 8103a4a:	681b      	ldr	r3, [r3, #0]
 8103a4c:	68db      	ldr	r3, [r3, #12]
 8103a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103a52:	2b40      	cmp	r3, #64	; 0x40
 8103a54:	d107      	bne.n	8103a66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	681b      	ldr	r3, [r3, #0]
 8103a5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8103a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8103a60:	6878      	ldr	r0, [r7, #4]
 8103a62:	f000 f838 	bl	8103ad6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	681b      	ldr	r3, [r3, #0]
 8103a6a:	691b      	ldr	r3, [r3, #16]
 8103a6c:	f003 0320 	and.w	r3, r3, #32
 8103a70:	2b20      	cmp	r3, #32
 8103a72:	d10e      	bne.n	8103a92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	681b      	ldr	r3, [r3, #0]
 8103a78:	68db      	ldr	r3, [r3, #12]
 8103a7a:	f003 0320 	and.w	r3, r3, #32
 8103a7e:	2b20      	cmp	r3, #32
 8103a80:	d107      	bne.n	8103a92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8103a82:	687b      	ldr	r3, [r7, #4]
 8103a84:	681b      	ldr	r3, [r3, #0]
 8103a86:	f06f 0220 	mvn.w	r2, #32
 8103a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8103a8c:	6878      	ldr	r0, [r7, #4]
 8103a8e:	f000 f8c7 	bl	8103c20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8103a92:	bf00      	nop
 8103a94:	3708      	adds	r7, #8
 8103a96:	46bd      	mov	sp, r7
 8103a98:	bd80      	pop	{r7, pc}

08103a9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8103a9a:	b480      	push	{r7}
 8103a9c:	b083      	sub	sp, #12
 8103a9e:	af00      	add	r7, sp, #0
 8103aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8103aa2:	bf00      	nop
 8103aa4:	370c      	adds	r7, #12
 8103aa6:	46bd      	mov	sp, r7
 8103aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103aac:	4770      	bx	lr

08103aae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8103aae:	b480      	push	{r7}
 8103ab0:	b083      	sub	sp, #12
 8103ab2:	af00      	add	r7, sp, #0
 8103ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8103ab6:	bf00      	nop
 8103ab8:	370c      	adds	r7, #12
 8103aba:	46bd      	mov	sp, r7
 8103abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ac0:	4770      	bx	lr

08103ac2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8103ac2:	b480      	push	{r7}
 8103ac4:	b083      	sub	sp, #12
 8103ac6:	af00      	add	r7, sp, #0
 8103ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8103aca:	bf00      	nop
 8103acc:	370c      	adds	r7, #12
 8103ace:	46bd      	mov	sp, r7
 8103ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ad4:	4770      	bx	lr

08103ad6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8103ad6:	b480      	push	{r7}
 8103ad8:	b083      	sub	sp, #12
 8103ada:	af00      	add	r7, sp, #0
 8103adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8103ade:	bf00      	nop
 8103ae0:	370c      	adds	r7, #12
 8103ae2:	46bd      	mov	sp, r7
 8103ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ae8:	4770      	bx	lr
	...

08103aec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8103aec:	b480      	push	{r7}
 8103aee:	b085      	sub	sp, #20
 8103af0:	af00      	add	r7, sp, #0
 8103af2:	6078      	str	r0, [r7, #4]
 8103af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8103af6:	687b      	ldr	r3, [r7, #4]
 8103af8:	681b      	ldr	r3, [r3, #0]
 8103afa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8103afc:	687b      	ldr	r3, [r7, #4]
 8103afe:	4a40      	ldr	r2, [pc, #256]	; (8103c00 <TIM_Base_SetConfig+0x114>)
 8103b00:	4293      	cmp	r3, r2
 8103b02:	d013      	beq.n	8103b2c <TIM_Base_SetConfig+0x40>
 8103b04:	687b      	ldr	r3, [r7, #4]
 8103b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103b0a:	d00f      	beq.n	8103b2c <TIM_Base_SetConfig+0x40>
 8103b0c:	687b      	ldr	r3, [r7, #4]
 8103b0e:	4a3d      	ldr	r2, [pc, #244]	; (8103c04 <TIM_Base_SetConfig+0x118>)
 8103b10:	4293      	cmp	r3, r2
 8103b12:	d00b      	beq.n	8103b2c <TIM_Base_SetConfig+0x40>
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	4a3c      	ldr	r2, [pc, #240]	; (8103c08 <TIM_Base_SetConfig+0x11c>)
 8103b18:	4293      	cmp	r3, r2
 8103b1a:	d007      	beq.n	8103b2c <TIM_Base_SetConfig+0x40>
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	4a3b      	ldr	r2, [pc, #236]	; (8103c0c <TIM_Base_SetConfig+0x120>)
 8103b20:	4293      	cmp	r3, r2
 8103b22:	d003      	beq.n	8103b2c <TIM_Base_SetConfig+0x40>
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	4a3a      	ldr	r2, [pc, #232]	; (8103c10 <TIM_Base_SetConfig+0x124>)
 8103b28:	4293      	cmp	r3, r2
 8103b2a:	d108      	bne.n	8103b3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8103b2c:	68fb      	ldr	r3, [r7, #12]
 8103b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8103b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8103b34:	683b      	ldr	r3, [r7, #0]
 8103b36:	685b      	ldr	r3, [r3, #4]
 8103b38:	68fa      	ldr	r2, [r7, #12]
 8103b3a:	4313      	orrs	r3, r2
 8103b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8103b3e:	687b      	ldr	r3, [r7, #4]
 8103b40:	4a2f      	ldr	r2, [pc, #188]	; (8103c00 <TIM_Base_SetConfig+0x114>)
 8103b42:	4293      	cmp	r3, r2
 8103b44:	d01f      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b46:	687b      	ldr	r3, [r7, #4]
 8103b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8103b4c:	d01b      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b4e:	687b      	ldr	r3, [r7, #4]
 8103b50:	4a2c      	ldr	r2, [pc, #176]	; (8103c04 <TIM_Base_SetConfig+0x118>)
 8103b52:	4293      	cmp	r3, r2
 8103b54:	d017      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b56:	687b      	ldr	r3, [r7, #4]
 8103b58:	4a2b      	ldr	r2, [pc, #172]	; (8103c08 <TIM_Base_SetConfig+0x11c>)
 8103b5a:	4293      	cmp	r3, r2
 8103b5c:	d013      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	4a2a      	ldr	r2, [pc, #168]	; (8103c0c <TIM_Base_SetConfig+0x120>)
 8103b62:	4293      	cmp	r3, r2
 8103b64:	d00f      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b66:	687b      	ldr	r3, [r7, #4]
 8103b68:	4a29      	ldr	r2, [pc, #164]	; (8103c10 <TIM_Base_SetConfig+0x124>)
 8103b6a:	4293      	cmp	r3, r2
 8103b6c:	d00b      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b6e:	687b      	ldr	r3, [r7, #4]
 8103b70:	4a28      	ldr	r2, [pc, #160]	; (8103c14 <TIM_Base_SetConfig+0x128>)
 8103b72:	4293      	cmp	r3, r2
 8103b74:	d007      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b76:	687b      	ldr	r3, [r7, #4]
 8103b78:	4a27      	ldr	r2, [pc, #156]	; (8103c18 <TIM_Base_SetConfig+0x12c>)
 8103b7a:	4293      	cmp	r3, r2
 8103b7c:	d003      	beq.n	8103b86 <TIM_Base_SetConfig+0x9a>
 8103b7e:	687b      	ldr	r3, [r7, #4]
 8103b80:	4a26      	ldr	r2, [pc, #152]	; (8103c1c <TIM_Base_SetConfig+0x130>)
 8103b82:	4293      	cmp	r3, r2
 8103b84:	d108      	bne.n	8103b98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8103b86:	68fb      	ldr	r3, [r7, #12]
 8103b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8103b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8103b8e:	683b      	ldr	r3, [r7, #0]
 8103b90:	68db      	ldr	r3, [r3, #12]
 8103b92:	68fa      	ldr	r2, [r7, #12]
 8103b94:	4313      	orrs	r3, r2
 8103b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8103b98:	68fb      	ldr	r3, [r7, #12]
 8103b9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8103b9e:	683b      	ldr	r3, [r7, #0]
 8103ba0:	695b      	ldr	r3, [r3, #20]
 8103ba2:	4313      	orrs	r3, r2
 8103ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8103ba6:	687b      	ldr	r3, [r7, #4]
 8103ba8:	68fa      	ldr	r2, [r7, #12]
 8103baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8103bac:	683b      	ldr	r3, [r7, #0]
 8103bae:	689a      	ldr	r2, [r3, #8]
 8103bb0:	687b      	ldr	r3, [r7, #4]
 8103bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8103bb4:	683b      	ldr	r3, [r7, #0]
 8103bb6:	681a      	ldr	r2, [r3, #0]
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8103bbc:	687b      	ldr	r3, [r7, #4]
 8103bbe:	4a10      	ldr	r2, [pc, #64]	; (8103c00 <TIM_Base_SetConfig+0x114>)
 8103bc0:	4293      	cmp	r3, r2
 8103bc2:	d00f      	beq.n	8103be4 <TIM_Base_SetConfig+0xf8>
 8103bc4:	687b      	ldr	r3, [r7, #4]
 8103bc6:	4a12      	ldr	r2, [pc, #72]	; (8103c10 <TIM_Base_SetConfig+0x124>)
 8103bc8:	4293      	cmp	r3, r2
 8103bca:	d00b      	beq.n	8103be4 <TIM_Base_SetConfig+0xf8>
 8103bcc:	687b      	ldr	r3, [r7, #4]
 8103bce:	4a11      	ldr	r2, [pc, #68]	; (8103c14 <TIM_Base_SetConfig+0x128>)
 8103bd0:	4293      	cmp	r3, r2
 8103bd2:	d007      	beq.n	8103be4 <TIM_Base_SetConfig+0xf8>
 8103bd4:	687b      	ldr	r3, [r7, #4]
 8103bd6:	4a10      	ldr	r2, [pc, #64]	; (8103c18 <TIM_Base_SetConfig+0x12c>)
 8103bd8:	4293      	cmp	r3, r2
 8103bda:	d003      	beq.n	8103be4 <TIM_Base_SetConfig+0xf8>
 8103bdc:	687b      	ldr	r3, [r7, #4]
 8103bde:	4a0f      	ldr	r2, [pc, #60]	; (8103c1c <TIM_Base_SetConfig+0x130>)
 8103be0:	4293      	cmp	r3, r2
 8103be2:	d103      	bne.n	8103bec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8103be4:	683b      	ldr	r3, [r7, #0]
 8103be6:	691a      	ldr	r2, [r3, #16]
 8103be8:	687b      	ldr	r3, [r7, #4]
 8103bea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8103bec:	687b      	ldr	r3, [r7, #4]
 8103bee:	2201      	movs	r2, #1
 8103bf0:	615a      	str	r2, [r3, #20]
}
 8103bf2:	bf00      	nop
 8103bf4:	3714      	adds	r7, #20
 8103bf6:	46bd      	mov	sp, r7
 8103bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bfc:	4770      	bx	lr
 8103bfe:	bf00      	nop
 8103c00:	40010000 	.word	0x40010000
 8103c04:	40000400 	.word	0x40000400
 8103c08:	40000800 	.word	0x40000800
 8103c0c:	40000c00 	.word	0x40000c00
 8103c10:	40010400 	.word	0x40010400
 8103c14:	40014000 	.word	0x40014000
 8103c18:	40014400 	.word	0x40014400
 8103c1c:	40014800 	.word	0x40014800

08103c20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8103c20:	b480      	push	{r7}
 8103c22:	b083      	sub	sp, #12
 8103c24:	af00      	add	r7, sp, #0
 8103c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8103c28:	bf00      	nop
 8103c2a:	370c      	adds	r7, #12
 8103c2c:	46bd      	mov	sp, r7
 8103c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c32:	4770      	bx	lr

08103c34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8103c34:	b480      	push	{r7}
 8103c36:	b083      	sub	sp, #12
 8103c38:	af00      	add	r7, sp, #0
 8103c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8103c3c:	bf00      	nop
 8103c3e:	370c      	adds	r7, #12
 8103c40:	46bd      	mov	sp, r7
 8103c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c46:	4770      	bx	lr

08103c48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8103c48:	b480      	push	{r7}
 8103c4a:	b083      	sub	sp, #12
 8103c4c:	af00      	add	r7, sp, #0
 8103c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8103c50:	bf00      	nop
 8103c52:	370c      	adds	r7, #12
 8103c54:	46bd      	mov	sp, r7
 8103c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c5a:	4770      	bx	lr

08103c5c <__libc_init_array>:
 8103c5c:	b570      	push	{r4, r5, r6, lr}
 8103c5e:	4d0d      	ldr	r5, [pc, #52]	; (8103c94 <__libc_init_array+0x38>)
 8103c60:	4c0d      	ldr	r4, [pc, #52]	; (8103c98 <__libc_init_array+0x3c>)
 8103c62:	1b64      	subs	r4, r4, r5
 8103c64:	10a4      	asrs	r4, r4, #2
 8103c66:	2600      	movs	r6, #0
 8103c68:	42a6      	cmp	r6, r4
 8103c6a:	d109      	bne.n	8103c80 <__libc_init_array+0x24>
 8103c6c:	4d0b      	ldr	r5, [pc, #44]	; (8103c9c <__libc_init_array+0x40>)
 8103c6e:	4c0c      	ldr	r4, [pc, #48]	; (8103ca0 <__libc_init_array+0x44>)
 8103c70:	f000 f820 	bl	8103cb4 <_init>
 8103c74:	1b64      	subs	r4, r4, r5
 8103c76:	10a4      	asrs	r4, r4, #2
 8103c78:	2600      	movs	r6, #0
 8103c7a:	42a6      	cmp	r6, r4
 8103c7c:	d105      	bne.n	8103c8a <__libc_init_array+0x2e>
 8103c7e:	bd70      	pop	{r4, r5, r6, pc}
 8103c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8103c84:	4798      	blx	r3
 8103c86:	3601      	adds	r6, #1
 8103c88:	e7ee      	b.n	8103c68 <__libc_init_array+0xc>
 8103c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8103c8e:	4798      	blx	r3
 8103c90:	3601      	adds	r6, #1
 8103c92:	e7f2      	b.n	8103c7a <__libc_init_array+0x1e>
 8103c94:	08103cdc 	.word	0x08103cdc
 8103c98:	08103cdc 	.word	0x08103cdc
 8103c9c:	08103cdc 	.word	0x08103cdc
 8103ca0:	08103ce0 	.word	0x08103ce0

08103ca4 <memset>:
 8103ca4:	4402      	add	r2, r0
 8103ca6:	4603      	mov	r3, r0
 8103ca8:	4293      	cmp	r3, r2
 8103caa:	d100      	bne.n	8103cae <memset+0xa>
 8103cac:	4770      	bx	lr
 8103cae:	f803 1b01 	strb.w	r1, [r3], #1
 8103cb2:	e7f9      	b.n	8103ca8 <memset+0x4>

08103cb4 <_init>:
 8103cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103cb6:	bf00      	nop
 8103cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103cba:	bc08      	pop	{r3}
 8103cbc:	469e      	mov	lr, r3
 8103cbe:	4770      	bx	lr

08103cc0 <_fini>:
 8103cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103cc2:	bf00      	nop
 8103cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8103cc6:	bc08      	pop	{r3}
 8103cc8:	469e      	mov	lr, r3
 8103cca:	4770      	bx	lr
