Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi.v" into library work
Parsing module <spi>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" into library work
Parsing module <spi_interface>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\amba.v" into library work
Parsing module <amba>.
Analyzing Verilog file "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_module>.
WARNING:HDLCompiler:872 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 55: Using initial value of amba_reg_select since it is never assigned

Elaborating module <spi_interface>.

Elaborating module <spi>.
WARNING:HDLCompiler:1127 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" Line 46: Assignment to mosi ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 41: Size mismatch in connection of port <amba_command>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 42: Size mismatch in connection of port <amba_reg_select>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" Line 47: Assignment to miso ignored, since the identifier is never used

Elaborating module <amba>.
WARNING:HDLCompiler:1499 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\amba.v" Line 21: Empty module <amba> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v".
WARNING:Xst:647 - Input <miso> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" line 36: Output port <amba_dout> of the instance <interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\top_module.v" line 36: Output port <miso> of the instance <interface> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mosi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <spi_interface>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v".
WARNING:Xst:647 - Input <mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi_interface.v" line 41: Output port <mosi> of the instance <spi> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <miso> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <reg_data_out>.
    Found 32-bit register for signal <reg_spi_data_in>.
    WARNING:Xst:2404 -  FFs/Latches <cntr<7:0>> (without init value) have a constant value of 0 in block <spi_interface>.
    WARNING:Xst:2404 -  FFs/Latches <ena<0:0>> (without init value) have a constant value of 0 in block <spi_interface>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <spi_interface> synthesized.

Synthesizing Unit <spi>.
    Related source file is "C:\Company\GitProject\rarchhazi\spi_rom_proba\spi.v".
    Found 11-bit register for signal <cntr>.
    Found 2-bit register for signal <sck2>.
    Found 1-bit register for signal <sck_reg>.
    Found 11-bit register for signal <transfer_end>.
    Found 1-bit register for signal <cs_reg>.
    Found 32-bit register for signal <shr_miso>.
    Found 33-bit register for signal <shr_mosi>.
    Found 2-bit register for signal <cs_reg2>.
    Found 2-bit register for signal <frq>.
    Found 11-bit adder for signal <cntr[10]_GND_3_o_add_5_OUT> created at line 33.
    Found 12-bit adder for signal <_n0113> created at line 106.
    Found 4x11-bit Read Only RAM for signal <frq[1]_GND_3_o_wide_mux_15_OUT>
WARNING:Xst:737 - Found 1-bit latch for signal <dout<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator equal for signal <cntr[10]_transfer_end[10]_equal_25_o> created at line 85
    Found 12-bit comparator equal for signal <GND_3_o_GND_3_o_equal_38_o> created at line 106
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <spi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x11-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 12-bit adder                                          : 1
# Registers                                            : 11
 1-bit register                                        : 2
 11-bit register                                       : 2
 2-bit register                                        : 3
 32-bit register                                       : 3
 33-bit register                                       : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 33-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <cs_reg> (without init value) has a constant value of 1 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frq_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frq_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_0> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_1> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_2> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_3> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_4> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_5> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_6> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_7> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_8> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_9> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_10> is unconnected in block <spi>.

Synthesizing (advanced) Unit <spi>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
INFO:Xst:3231 - The small RAM <Mram_frq[1]_GND_3_o_wide_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 11-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <frq>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <spi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x11-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 148
 Flip-Flops                                            : 148
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 33-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <reg_spi_data_in_0> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_1> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_2> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_3> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_4> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_5> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_6> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_7> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_8> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_9> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_10> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_11> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_12> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_13> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_14> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_15> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_16> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_17> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_18> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_19> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_20> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_21> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_22> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_23> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_24> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_25> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_26> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_27> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_28> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_29> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_30> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_spi_data_in_31> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_0> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_1> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_2> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_3> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_4> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_5> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_6> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_7> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_8> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_9> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_10> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_11> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_12> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_13> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_14> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_15> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_16> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_17> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_18> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_19> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_20> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_21> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_22> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_23> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_24> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_25> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_26> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_27> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_28> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_29> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_30> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_31> (without init value) has a constant value of 0 in block <spi_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frq_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frq_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_24> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_24> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_25> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_26> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_25> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_27> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_26> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_27> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_28> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_28> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_29> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_29> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_30> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_30> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_miso_31> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_31> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sck2_0> in Unit <spi> is equivalent to the following FF/Latch, which will be removed : <sck_reg> 
WARNING:Xst:1710 - FF/Latch <cs_reg> (without init value) has a constant value of 1 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cs_reg2_0> (without init value) has a constant value of 1 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cs_reg2_1> (without init value) has a constant value of 1 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_0> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_1> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_2> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_3> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_4> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_5> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_6> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_7> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_8> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_9> is unconnected in block <spi>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <transfer_end_10> is unconnected in block <spi>.
WARNING:Xst:1710 - FF/Latch <shr_mosi_32> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_31> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_30> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_29> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_28> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_27> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_26> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_25> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_24> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_23> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_22> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_21> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_20> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_19> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_18> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_17> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_2> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_3> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_4> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_5> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_6> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_7> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_8> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_9> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_10> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_11> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_12> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_13> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_14> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_15> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shr_mosi_16> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cntr_5> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <cntr_6> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <cntr_7> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <cntr_8> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <cntr_9> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <cntr_10> of sequential type is unconnected in block <spi>.

Optimizing unit <top_module> ...

Optimizing unit <spi> ...

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch interface/spi/cntr_0 hinder the constant cleaning in the block top_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch interface/spi/cntr_1 hinder the constant cleaning in the block top_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch interface/spi/cntr_2 hinder the constant cleaning in the block top_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch interface/spi/cntr_3 hinder the constant cleaning in the block top_module.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch interface/spi/cntr_4 hinder the constant cleaning in the block top_module.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <interface/spi/cntr_4> in Unit <top_module> is equivalent to the following 4 FFs/Latches, which will be removed : <interface/spi/cntr_3> <interface/spi/cntr_2> <interface/spi/cntr_1> <interface/spi/cntr_0> 
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

Processing Unit <top_module> :
	Found 3-bit shift register for signal <interface/spi/sck2_1>.
Unit <top_module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 1
#      FDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      OBUF                        : 4
# Others                           : 1
#      amba                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of   4800     0%  
 Number of Slice LUTs:                    1  out of   2400     0%  
    Number used as Memory:                1  out of   1200     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      2
   Number with an unused Flip Flop:       1  out of      2    50%  
   Number with an unused LUT:             1  out of      2    50%  
   Number of fully used LUT-FF pairs:     0  out of      2     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.415ns (Maximum Frequency: 706.714MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.415ns (frequency: 706.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.415ns (Levels of Logic = 0)
  Source:            interface/spi/Mshreg_sck2_1 (FF)
  Destination:       interface/spi/sck2_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: interface/spi/Mshreg_sck2_1 to interface/spi/sck2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.313   0.000  interface/spi/Mshreg_sck2_1 (interface/spi/Mshreg_sck2_1)
     FDE:D                     0.102          interface/spi/sck2_1
    ----------------------------------------
    Total                      1.415ns (1.415ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            interface/spi/sck2_1 (FF)
  Destination:       sck (PAD)
  Source Clock:      clk rising

  Data Path: interface/spi/sck2_1 to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  interface/spi/sck2_1 (interface/spi/sck2_1)
     OBUF:I->O                 2.571          sck_OBUF (sck)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.415|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.89 secs
 
--> 

Total memory usage is 227756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  246 (   0 filtered)
Number of infos    :    6 (   0 filtered)

