/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allregs_t.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T64r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x39,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T127r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T255r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T511r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T1023r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T1518r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T2047r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T4095r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x41,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T9216r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_T16383r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T1023_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T1023_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T1023_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T1023_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T1023_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T1023_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T1023_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T1023_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T1023_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T1023_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T1023_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T1023_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T1023_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T1023_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T1023_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T1023_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T1023_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T1023_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T1023_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T1023_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T1023_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T1023_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T1023_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T1023_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T1023_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T1023_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T1023_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T1023_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1023_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T1023_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T127_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T127_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T127_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T127_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T127_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T127_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T127_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T127_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T127_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T127_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T127_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T127_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T127_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T127_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T127_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T127_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T127_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T127_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T127_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T127_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T127_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T127_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T127_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T127_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T127_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T127_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T127_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T127_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T127_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T127_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T1518_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T1518_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T1518_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T1518_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T1518_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T1518_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T1518_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T1518_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T1518_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T1518_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T1518_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T1518_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T1518_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T1518_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T1518_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T1518_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T1518_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T1518_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T1518_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T1518_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T1518_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T1518_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T1518_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T1518_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T1518_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T1518_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T1518_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T1518_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T1518_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T1518_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T16383_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T16383_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T16383_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T16383_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T16383_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T16383_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T16383_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T16383_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T16383_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T16383_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T16383_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T16383_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T16383_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T16383_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T16383_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T16383_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T16383_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T16383_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T16383_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T16383_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T16383_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T16383_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T16383_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T16383_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T16383_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T16383_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T16383_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T16383_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T16383_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T16383_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T2047_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T2047_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T2047_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T2047_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T2047_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T2047_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T2047_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T2047_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T2047_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T2047_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T2047_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T2047_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T2047_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T2047_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T2047_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T2047_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T2047_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T2047_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T2047_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T2047_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T2047_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T2047_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T2047_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T2047_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T2047_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T2047_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T2047_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T2047_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T2047_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T2047_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T255_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T255_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T255_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T255_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T255_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T255_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T255_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T255_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T255_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T255_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T255_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T255_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T255_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T255_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T255_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T255_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T255_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T255_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T255_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T255_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T255_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T255_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T255_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T255_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T255_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T255_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T255_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T255_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T255_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T255_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T4095_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T4095_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T4095_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T4095_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T4095_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T4095_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T4095_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T4095_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x41,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T4095_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T4095_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T4095_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T4095_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T4095_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x41,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T4095_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T4095_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T4095_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T4095_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T4095_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T4095_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T4095_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T4095_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T4095_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T4095_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T4095_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T4095_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T4095_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T4095_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T4095_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T4095_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T4095_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x41,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T511_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T511_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T511_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T511_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T511_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T511_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T511_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T511_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T511_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T511_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T511_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T511_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T511_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T511_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T511_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T511_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T511_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T511_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T511_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T511_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T511_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T511_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T511_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T511_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T511_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T511_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T511_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T511_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T511_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T511_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T64_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T64_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T64_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T64_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T64_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T64_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T64_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T64_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x39,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T64_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T64_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T64_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T64_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T64_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x39,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T64_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T64_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T64_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T64_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T64_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T64_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T64_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T64_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T64_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T64_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T64_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T64_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T64_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T64_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T64_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T64_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T64_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x39,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_T9216_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_T9216_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_T9216_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_T9216_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_T9216_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_T9216_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_T9216_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_T9216_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_T9216_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_T9216_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_T9216_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_T9216_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_T9216_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_T9216_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_T9216_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_T9216_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_T9216_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_T9216_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_T9216_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_T9216_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_T9216_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_T9216_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T9216_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T9216_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T9216_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_T9216_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_T9216_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_T9216_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T9216_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_T9216_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TABLE0_BANK_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe000800,
        0,
        6,
        soc_TABLE0_BANK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TABLE1_BANK_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe000900,
        0,
        6,
        soc_TABLE0_BANK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TABLE2_BANK_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe000a00,
        0,
        6,
        soc_TABLE0_BANK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TABLE3_BANK_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe000b00,
        0,
        6,
        soc_TABLE0_BANK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TABLE4_BANK_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe000c00,
        0,
        6,
        soc_TABLE0_BANK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TAG_0r */
        soc_block_list[228],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TAG_1r */
        soc_block_list[228],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TAG_0_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAG_0_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TAG_0_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_UNIMAC0_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TAG_0_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TAG_0_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x112,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TAG_0_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TAG_0_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x512,
        0,
        2,
        soc_TAG_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TAG_0_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TAG_0_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TAG_0_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TAG_0_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x512,
        0,
        2,
        soc_TAG_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TAG_0_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x512,
        0,
        2,
        soc_TAG_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TAG_0_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TAG_0_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TAG_0_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAG_0_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAG_0_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TAG_0_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TAG_0_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TAG_0_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11200,
        0,
        2,
        soc_TAG_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TAG_0_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x512,
        0,
        2,
        soc_TAG_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TAG_1_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAG_1_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TAG_1_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_UNIMAC0_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TAG_1_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TAG_1_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x113,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TAG_1_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TAG_1_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x513,
        0,
        2,
        soc_TAG_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TAG_1_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TAG_1_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TAG_1_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TAG_1_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x513,
        0,
        2,
        soc_TAG_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TAG_1_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x513,
        0,
        2,
        soc_TAG_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TAG_1_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TAG_1_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TAG_1_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAG_1_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAG_1_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TAG_1_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TAG_1_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TAG_1_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11300,
        0,
        2,
        soc_TAG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TAG_1_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x513,
        0,
        2,
        soc_TAG_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_1B_ERR_CNTr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_1B_ERR_CNT_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_1B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_2B_ERR_CNTr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_2B_ERR_CNT_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_2B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TAR_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_INITIATEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa4,
        0,
        11,
        soc_TAR_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_INITIATE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa4,
        0,
        9,
        soc_TAR_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa4,
        0,
        11,
        soc_TAR_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9a,
        0,
        11,
        soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9a,
        0,
        9,
        soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9a,
        0,
        11,
        soc_TAR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_INITIATEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa6,
        0,
        11,
        soc_TAR_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_INITIATE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa6,
        0,
        9,
        soc_TAR_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa6,
        0,
        11,
        soc_TAR_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9c,
        0,
        11,
        soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9c,
        0,
        9,
        soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x9c,
        0,
        11,
        soc_TAR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTERr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TAR_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TAR_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TAR_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_EGRESS_MCDB_REQUESTS_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_EGRESS_MCDB_REQUESTS_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_EGRESS_MCDB_REQUESTS_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TAR_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ERROR_INITIATION_DATAr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TAR_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ERROR_INITIATION_DATA_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TAR_ERROR_INITIATION_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TAR_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_ERR_REPLICATION_REGISTERr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        2,
        soc_TAR_ERR_REPLICATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_ERR_REPLICATION_REGISTER_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        2,
        soc_TAR_ERR_REPLICATION_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_ERR_REPLICATION_REGISTER_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        2,
        soc_TAR_ERR_REPLICATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_FABRIC_MC_BASE_QUEUEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_TAR_FABRIC_MC_BASE_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_FABRIC_MC_BASE_QUEUE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_TAR_FABRIC_MC_BASE_QUEUE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_FABRIC_MC_BASE_QUEUE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x101,
        0,
        1,
        soc_TAR_FABRIC_MC_BASE_QUEUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_FLOW_AGR_SETTINGSr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10b,
        0,
        2,
        soc_TAR_FLOW_AGR_SETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_FLOW_AGR_SETTINGS_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10b,
        0,
        2,
        soc_TAR_FLOW_AGR_SETTINGS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_FLOW_AGR_SETTINGS_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10b,
        0,
        2,
        soc_TAR_FLOW_AGR_SETTINGS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_FLOW_BASE_QUEUEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_FLOW_BASE_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_FLOW_BASE_QUEUE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_FLOW_BASE_QUEUE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_FLOW_BASE_QUEUE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_FLOW_BASE_QUEUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc3,
        0,
        4,
        soc_TAR_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_GENERAL_CFG_3_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc3,
        0,
        5,
        soc_TAR_GLOBAL_GENERAL_CFG_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_GLOBAL_GENERAL_CFG_3_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc3,
        0,
        4,
        soc_TAR_GLOBAL_GENERAL_CFG_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_MEM_OPTIONSr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TAR_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_MEM_OPTIONS_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TAR_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TAR_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_PP_7r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_TAR_GLOBAL_PP_7r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_GLOBAL_PP_7_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_TAR_GLOBAL_PP_7_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_GLOBAL_PP_7_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_TAR_GLOBAL_PP_7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_GTIMER_CONFIGURATIONr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_GTIMER_CONFIGURATION_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_GTIMER_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TAR_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMANDr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TAR_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TAR_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TAR_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TAR_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TAR_INDIRECT_COMMAND_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TAR_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TAR_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TAR_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_TAR_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TAR_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INDIRECT_FORCE_BUBBLE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TAR_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TAR_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INGRESS_MCH_MCDB_REQUESTS_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCH_MCDB_REQUESTS_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INGRESS_MCL_MCDB_REQUESTS_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_INGRESS_MCL_MCDB_REQUESTS_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_MASK_REGISTERr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_TAR_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_MASK_REGISTER_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_TAR_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10,
        0,
        5,
        soc_TAR_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTERr */
        soc_block_list[172],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_TAR_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_TAR_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_TAR_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTER_TESTr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TAR_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TAR_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TAR_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INVALID_CUDr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_TAR_INVALID_CUDr_fields,
        SOC_RESET_VAL_DEC(0x0000fffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INVALID_CUD_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_TAR_INVALID_CUD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000fffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INVALID_CUD_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_TAR_INVALID_CUD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000fffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_INVALID_DESTINATION_QUEUEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_TAR_INVALID_DESTINATION_QUEUEr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_INVALID_DESTINATION_QUEUE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_TAR_INVALID_DESTINATION_QUEUE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_INVALID_DESTINATION_QUEUE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_TAR_INVALID_DESTINATION_QUEUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_IRE_DEST_REQUESTS_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_IRE_DEST_REQUESTS_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_IRE_DEST_REQUESTS_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_IRE_DEST_REQUESTS_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_IRE_DEST_REQUESTS_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_IRE_DEST_REQUESTS_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MAX_REPLICATIONSr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_TAR_MAX_REPLICATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MAX_REPLICATIONS_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_TAR_MAX_REPLICATIONS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MAX_REPLICATIONS_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_TAR_MAX_REPLICATIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCH_FWD_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_FWD_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCH_FWD_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_FWD_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCH_FWD_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_FWD_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCH_LAST_REP_CMD_RXr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_LAST_REP_CMD_RXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCH_LAST_REP_CMD_RX_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_LAST_REP_CMD_RX_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCH_LAST_REP_CMD_RX_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_LAST_REP_CMD_RX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCH_MIRROR_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_MIRROR_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCH_MIRROR_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_MIRROR_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCH_MIRROR_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_MIRROR_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCH_SNOOP_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_SNOOP_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCH_SNOOP_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_SNOOP_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCH_SNOOP_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCH_SNOOP_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCL_FWD_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_FWD_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCL_FWD_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_FWD_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCL_FWD_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_FWD_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCL_LAST_REP_CMD_RXr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_LAST_REP_CMD_RXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCL_LAST_REP_CMD_RX_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_LAST_REP_CMD_RX_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCL_LAST_REP_CMD_RX_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_LAST_REP_CMD_RX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCL_MIRROR_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_MIRROR_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCL_MIRROR_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_MIRROR_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCL_MIRROR_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_MIRROR_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_MCL_SNOOP_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_SNOOP_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_MCL_SNOOP_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_SNOOP_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_MCL_SNOOP_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_MCL_SNOOP_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_OUTLIF_SELECTIONr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x108,
        0,
        7,
        soc_TAR_OUTLIF_SELECTIONr_fields,
        SOC_RESET_VAL_DEC(0x000038a2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_OUTLIF_SELECTION_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x108,
        0,
        7,
        soc_TAR_OUTLIF_SELECTION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000038a2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_OUTLIF_SELECTION_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x108,
        0,
        7,
        soc_TAR_OUTLIF_SELECTION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000038a2, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_REPLICATOION_ENGINES_CONFIGURATIONr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_TAR_REPLICATOION_ENGINES_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_TAR_REPLICATOION_ENGINES_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MIRROR_ADDRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TAR_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MIRROR_ADDR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TAR_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TAR_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCDr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TAR_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCD_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TAR_RESERVED_MTCD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TAR_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCPr */
        soc_block_list[172],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TAR_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCP_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TAR_RESERVED_MTCP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TAR_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TAR_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_1r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TAR_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_2r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TAR_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_3r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TAR_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_0_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TAR_RESERVED_SPARE_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TAR_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_1_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TAR_RESERVED_SPARE_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TAR_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_2_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TAR_RESERVED_SPARE_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TAR_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_3_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TAR_RESERVED_SPARE_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TAR_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_SBUS_BROADCAST_IDr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TAR_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_SBUS_BROADCAST_ID_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TAR_SBUS_BROADCAST_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TAR_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_SBUS_LAST_IN_CHAINr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TAR_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_SBUS_LAST_IN_CHAIN_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TAR_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TAR_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_SNOOP_MIRROR_SIZEr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x104,
        0,
        2,
        soc_TAR_SNOOP_MIRROR_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_SNOOP_MIRROR_SIZE_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x104,
        0,
        2,
        soc_TAR_SNOOP_MIRROR_SIZE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_SNOOP_MIRROR_SIZE_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x104,
        0,
        2,
        soc_TAR_SNOOP_MIRROR_SIZE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_STATIC_CONFIGURATIONr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x100,
        0,
        4,
        soc_TAR_STATIC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_STATIC_CONFIGURATION_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x100,
        0,
        4,
        soc_TAR_STATIC_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_STATIC_CONFIGURATION_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x100,
        0,
        4,
        soc_TAR_STATIC_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_TAR_DEST_REQUESTS_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_TAR_DEST_REQUESTS_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_TAR_DEST_REQUESTS_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_TAR_DEST_REQUESTS_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_TAR_DEST_REQUESTS_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_TAR_DEST_REQUESTS_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_UC_FWD_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_FWD_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_UC_FWD_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_FWD_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_UC_FWD_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_FWD_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_UC_LAST_REP_CMD_RXr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_LAST_REP_CMD_RXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_UC_LAST_REP_CMD_RX_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_LAST_REP_CMD_RX_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_UC_LAST_REP_CMD_RX_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_LAST_REP_CMD_RX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_UC_MIRROR_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_MIRROR_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_UC_MIRROR_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_MIRROR_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_UC_MIRROR_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_MIRROR_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TAR_UC_SNOOP_RX_REP_CTRr */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_SNOOP_RX_REP_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TAR_UC_SNOOP_RX_REP_CTR_BCM88270_A0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_SNOOP_RX_REP_CTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TAR_UC_SNOOP_RX_REP_CTR_BCM88470_B0r */
        soc_block_list[172],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TAR_UC_SNOOP_RX_REP_CTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2128800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_ASYNC_FIFO_OVERFLOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2129000,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_ASYNC_FIFO_OVERFLOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2129800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_ASYNC_FIFO_OVERFLOW_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_CLR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212a000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_CLR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212a800,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ASYNC_FIFO_OVERFLOW_CLR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212b000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CONFIG_0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x118800,
        0,
        5,
        soc_TAS_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CONFIG_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x119000,
        SOC_REG_FLAG_RO,
        5,
        soc_TAS_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000095, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CONFIG_2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x119800,
        0,
        2,
        soc_TAS_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212b800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_CTL_TBL_PTR_ERR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212c000,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_CTL_TBL_PTR_ERR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212c800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_CTL_TBL_PTR_ERR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_CLR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212d000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_CLR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212d800,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_CTL_TBL_PTR_ERR_CLR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x212e000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_ERR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211c000,
        0,
        1,
        soc_MEM_ERR_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_GATE_PURGE_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x12f000,
        0,
        2,
        soc_TAS_GATE_PURGE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_MEM_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2130800,
        0,
        1,
        soc_ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_OVERRUN_PKT_CNT_EXPRESSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x12f800,
        SOC_REG_FLAG_RO,
        1,
        soc_CFAP_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_OVERRUN_PKT_CNT_PREEMPTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x130000,
        SOC_REG_FLAG_RO,
        1,
        soc_CFAP_DROP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_CLR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2127000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_CLR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2127800,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_CLR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2128000,
        SOC_REG_FLAG_WO,
        1,
        soc_SET_BASE_TIME_ERROR_CLR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_STATUSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x12e800,
        SOC_REG_FLAG_RO,
        3,
        soc_IPMCPARITYERRORPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        101,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_VLD_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2125800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_PARITY_ERR_VLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_VLD_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2126000,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_PARITY_ERR_VLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_PARITY_ERR_VLD_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2126800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_PARITY_ERR_VLD_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211c800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_TBL_SWITCH_DONE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211d000,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_TBL_SWITCH_DONE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211d800,
        SOC_REG_FLAG_RO,
        1,
        soc_TAS_TBL_SWITCH_DONE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_CLR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211e000,
        SOC_REG_FLAG_WO,
        1,
        soc_TAS_TBL_SWITCH_DONE_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_CLR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211e800,
        SOC_REG_FLAG_WO,
        1,
        soc_TAS_TBL_SWITCH_DONE_CLR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TAS_TBL_SWITCH_DONE_CLR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x211f000,
        SOC_REG_FLAG_WO,
        1,
        soc_TAS_TBL_SWITCH_DONE_CLR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TBCAr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x48,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TBCA_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TBCA_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TBCA_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TBCA_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TBCA_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TBCA_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TBCA_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TBCA_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x48,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TBCA_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TBCA_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TBCA_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TBCA_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TBCA_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x48,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TBCA_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TBCA_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TBCA_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TBCA_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TBCA_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TBCA_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TBCA_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TBCA_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TBCA_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TBCA_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TBCA_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TBCA_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TBCA_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TBCA_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TBCA_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TBCA_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x48,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TBYTr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TBYT_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TBYT_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TBYT_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TBYT_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TBYT_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TBYT_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TBYT_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TBYT_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TBYT_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TBYT_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TBYT_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TBYT_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TBYT_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TBYT_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TBYT_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TBYT_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TBYT_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TBYT_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TBYT_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TBYT_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TBYT_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TBYT_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TBYT_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TBYT_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TBYT_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TBYT_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TBYT_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TBYT_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TBYT_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x64,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_1B_ERR_CNTr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TCAM_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_2B_ERR_CNTr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TCAM_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_ERR_1B_INITIATEr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xa4,
        0,
        32,
        soc_TCAM_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x9a,
        0,
        32,
        soc_TCAM_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_ERR_2B_INITIATEr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xa6,
        0,
        32,
        soc_TCAM_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x9c,
        0,
        32,
        soc_TCAM_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_INTERRUPT_REGISTERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TCAM_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TCAM_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TCAM_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TCAM_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_ERROR_INITIATION_DATAr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TCAM_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_GLOBAL_MEM_OPTIONSr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_TCAM_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_GTIMER_CONFIGURATIONr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_TCAM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_GTIMER_CYCLEr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_TCAM_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMANDr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TCAM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TCAM_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TCAM_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TCAM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TCAM_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_TCAM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TCAM_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INDIRECT_WR_MASKr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x40,
        0,
        1,
        soc_TCAM_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INTERRUPT_MASK_REGISTERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_TCAM_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INTERRUPT_REGISTERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TCAM_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_INTERRUPT_REGISTER_TESTr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TCAM_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_0r */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_TCAM_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_1r */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_TCAM_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_2r */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_TCAM_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_3r */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_TCAM_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_0_Sr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_TCAM_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_0_Tr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_TCAM_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_1_Sr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_TCAM_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_1_Tr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_TCAM_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_2_Sr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_TCAM_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_2_Tr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_TCAM_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_3_Sr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_TCAM_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_PCMI_3_Tr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_TCAM_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_REG_0207r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_TCAM_REG_0207r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_REG_0211r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x211,
        0,
        1,
        soc_TCAM_REG_0211r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_REG_020Ar */
        soc_block_list[195],
        soc_genreg,
        1,
        0x20a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_TCAM_REG_020Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_REG_020Cr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x20c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_TCAM_REG_020Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_REG_020Fr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_TCAM_REG_020Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_MIRROR_ADDRr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TCAM_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_MTCDr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TCAM_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_MTCPr */
        soc_block_list[195],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TCAM_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_SPARE_0r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TCAM_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_SPARE_1r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TCAM_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_SPARE_2r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TCAM_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_RESERVED_SPARE_3r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TCAM_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_SBUS_BROADCAST_IDr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TCAM_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_SBUS_LAST_IN_CHAINr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TCAM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_ACCESS_COUNTERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x218,
        SOC_REG_FLAG_RO,
        2,
        soc_TCAM_TCAM_ACCESS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_ACCESS_COUNTER_SELECTORr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x217,
        0,
        3,
        soc_TCAM_TCAM_ACCESS_COUNTER_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_BANK_BLOCK_OWNERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x205,
        0,
        1,
        soc_TCAM_TCAM_BANK_BLOCK_OWNERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_ECC_FIX_ENr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x214,
        0,
        1,
        soc_TCAM_TCAM_ECC_FIX_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_INTERFACE_ACCESS_BITMAPr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x216,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TCAM_TCAM_INTERFACE_ACCESS_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_MANAGER_0r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x200,
        0,
        1,
        soc_TCAM_TCAM_MANAGER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_MANAGER_1r */
        soc_block_list[195],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_TCAM_TCAM_MANAGER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_MATCH_BITMAPr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TCAM_TCAM_MATCH_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_PROTECTION_ERRORr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_RO,
        2,
        soc_TCAM_TCAM_PROTECTION_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_PROTECTION_MACHINE_CONFIGURATIONr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_TCAM_TCAM_PROTECTION_MACHINE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_PROTECTION_TRIGGERr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x203,
        0,
        1,
        soc_TCAM_TCAM_PROTECTION_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_QUERY_FAILUREr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        20,
        soc_TCAM_TCAM_QUERY_FAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TCAM_TCAM_RESET_BLOCK_BITMAPr */
        soc_block_list[195],
        soc_genreg,
        1,
        0x204,
        0,
        1,
        soc_TCAM_TCAM_RESET_BLOCK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_BUFFER_READYr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800e00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TCB_BUFFER_READYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_BUFFER_STATUSr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800d00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_TCB_BUFFER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_CONFIGr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800100,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        11,
        soc_TCB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_CURRENT_PHASEr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800c00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TCB_CURRENT_PHASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_DISABLE_FROZEN_COUNT_DOWNr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56801300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TCB_DISABLE_FROZEN_COUNT_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_EVENT_BUFFER_OVERFLOW_COUNTERr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800b00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TCB_EVENT_BUFFER_OVERFLOW_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_FREEZE_DELAYr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56800200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TCB_FREEZE_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_ILLEGAL_CPU_ACCESSr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56801400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TCB_ILLEGAL_CPU_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_MEM_TMr */
        soc_block_list[160],
        soc_genreg,
        1,
        0x56000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_TCB_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_SAMPLE_RANDOM_SEEDr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x56801200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CFAP_ARBITER_RANDOM_SEED_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0013eb85, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCB_THRESHOLD_PROFILEr */
        soc_block_list[160],
        soc_xpereg,
        8,
        0x56800300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TCB_THRESHOLD_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TCPUDP_PROTOCOLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208002d,
        0,
        4,
        soc_TCPUDP_PROTOCOLr_fields,
        SOC_RESET_VAL_DEC(0x00060011, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TCPUDP_PROTOCOL_ENABLEr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x200002c,
        0,
        4,
        soc_TCPUDP_PROTOCOL_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b310000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f360000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b310000,
        0,
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b310000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b310000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b310000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f360000,
        0,
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f360000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f360000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TCP_FN_RAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f360000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TD2P_CMIC_TIMESYNC_TMr */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x104b0,
        0,
        2,
        soc_CMIC_LEDUP0_TM_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDACTr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80204,
        SOC_REG_FLAG_RO,
        1,
        soc_TDACTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC1r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000001,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC2r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000002,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC3r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000003,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC4r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000004,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC5r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000005,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC6r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000006,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC7r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000007,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC8r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000008,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC9r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000009,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC10r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC11r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC0_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC0_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC0_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC0_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000000,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC0_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000000,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC0_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC0_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC0_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080020,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32000e00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM53570_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32000d00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36000d00,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000d00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000d00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080020,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080020,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080020,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080020,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080620,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080630,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080620,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC0_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080030,
        0,
        20,
        soc_TDBGC0_SELECT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC10_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC10_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC10_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC10_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc00000a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000a,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC10_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000a,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000a00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC10_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC10_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x700000a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC10_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08002a,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001700,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08002a,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08002a,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002a00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08002a,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc08002a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002a00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08062a,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08063a,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08062a,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC10_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x708003a,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC11_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC11_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC11_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC11_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc00000b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000b,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC11_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000b,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000b00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC11_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC11_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x700000b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC11_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08002b,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001800,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08002b,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08002b,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002b00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08002b,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc08002b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002b00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08062b,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd08063b,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa08062b,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC11_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x708003b,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC1_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC1_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC1_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000001,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC1_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000001,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000001,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC1_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000001,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000100,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC1_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC1_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000001,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC1_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080021,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32000f00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36000e00,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000e00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000e00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080021,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080021,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080021,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080021,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080621,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080631,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080621,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC1_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080031,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC2_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC2_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC2_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000002,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC2_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000002,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000002,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC2_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000002,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000200,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC2_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC2_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000002,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC2_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080022,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36000f00,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000f00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e000f00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080022,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080022,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080022,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080022,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080622,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080632,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080622,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC2_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080032,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC3_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC3_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC3_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000003,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000003,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC3_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000003,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000003,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000003,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000003,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC3_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000003,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000300,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC3_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC3_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000003,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC3_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080023,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001000,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080023,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080023,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080023,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080023,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080623,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080633,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080623,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC3_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080033,
        0,
        21,
        soc_TDBGC3_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC4_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC4_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC4_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000004,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC4_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000004,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000004,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC4_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000004,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000400,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC4_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC4_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000004,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC4_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080024,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001100,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080024,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080024,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080024,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080024,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080624,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080634,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080624,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC4_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080034,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC5_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC5_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC5_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000005,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        31,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC5_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000005,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000005,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC5_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000005,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000500,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC5_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC5_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000005,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC5_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080025,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001200,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080025,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080025,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080025,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080025,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080625,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080635,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080625,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC5_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080035,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC6_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC6_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC6_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000006,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000006,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        32,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC6_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000006,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000006,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000006,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000006,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC6_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000006,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000600,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC6_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC6_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000006,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC6_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080026,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001300,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080026,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080026,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080026,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080026,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080626,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080636,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080626,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC6_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080036,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC7_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC7_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC7_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000007,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000007,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        33,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC7_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000007,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000007,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000007,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000007,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC7_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000007,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000700,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC7_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC7_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000007,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC7_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080027,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001400,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080027,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080027,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080027,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080027,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080627,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080637,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080627,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC7_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080037,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC8_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC8_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC8_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000008,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000008,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC8_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000008,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000008,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000008,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000008,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC8_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000008,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000800,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC8_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC8_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000008,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC8_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080028,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001500,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080028,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080028,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080028,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080028,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002800,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080628,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080638,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080628,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC8_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080038,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC9_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_ECN_COUNTER_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC9_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TDBGC9_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56224_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000009,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC9_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc000009,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000009,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_IMRP4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC9_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa000009,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000900,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDBGC9_BCM56960_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ECN_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC9_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x7000009,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_TDBGC9_SELECTr */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080029,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM53400_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x32001700,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56150_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x36001600,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2e001600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56504_B0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080029,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56514_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080029,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56624_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080029,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56634_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xc080029,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56640_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002900,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56800_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080629,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56820_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xd080639,
        0,
        1,
        soc_TDBGC0_SELECT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56840_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0xa080629,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x2a002900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDBGC9_SELECT_BCM88732_A0r */
        soc_block_list[3],
        soc_genreg,
        1,
        0x7080039,
        0,
        19,
        soc_TDBGC10_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDBGC_SELECT_2r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2a002c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDBGC_SELECT_2_BCM56260_A0r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2e001900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDBGC_SELECT_2_BCM56450_A0r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2e001900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDBGC_SELECT_2_BCM56560_A0r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2a003000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TDBGC_SELECT_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDBGC_SELECT_2_BCM56850_A0r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2a003000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TDBGC_SELECT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDBGC_SELECT_2_BCM56960_A0r */
        soc_block_list[3],
        soc_genreg,
        12,
        0x2a003000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TDBGC_SELECT_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TDFRr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TDFR_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TDFR_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDFR_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDFR_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDFR_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDFR_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TDFR_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDFR_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDFR_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TDFR_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDFR_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDFR_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDFR_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDFR_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TDFR_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDFR_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TDFR_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TDFR_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TDFR_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TDFR_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TDFR_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TDFR_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TDFR_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TDFR_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TDFR_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TDFR_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TDFR_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TDFR_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDFR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDFR_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDM_CONFIGr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x39840100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_IS_TDM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDM_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x15840100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_IS_TDM_CONFIG_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDM_DFT_REGr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x3984b200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_DFT_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDM_DFT_REG_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x15852b00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_DFT_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TDM_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80c09,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDM_EN_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8010d,
        0,
        1,
        soc_TDM_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDM_EN_COR_ERR_RPTr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x3984ac00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDM_EN_COR_ERR_RPT_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x15852500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TDM_HSPr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x39840200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_HSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDM_HSP_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x15840200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_IS_TDM_HSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDM_SYNCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8010e,
        0,
        1,
        soc_TDM_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ADDRESS_TRANSLATION_CONFIGr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_TDU_ADDRESS_TRANSLATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x17064bd2, 0x00004232)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_1B_ERR_CNTr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TDU_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_2B_ERR_CNTr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TDU_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_ERR_1B_INITIATEr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xa4,
        0,
        4,
        soc_TDU_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x9a,
        0,
        4,
        soc_TDU_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_ERR_2B_INITIATEr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xa6,
        0,
        4,
        soc_TDU_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x9c,
        0,
        4,
        soc_TDU_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_INTERRUPT_REGISTERr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TDU_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TDU_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TDU_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_ERROR_INITIATION_DATAr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TDU_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_GLOBAL_MEM_OPTIONSr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_TDU_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_GTIMER_CONFIGURATIONr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_TDU_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_GTIMER_CYCLEr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_TDU_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_INTERRUPT_MASK_REGISTERr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_TDU_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_INTERRUPT_REGISTERr */
        soc_block_list[199],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TDU_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_INTERRUPT_REGISTER_TESTr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TDU_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_0r */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_TDU_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_1r */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_TDU_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_2r */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_TDU_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_3r */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_TDU_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_0_Sr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_TDU_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_0_Tr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_TDU_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_1_Sr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_TDU_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_1_Tr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_TDU_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_2_Sr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_TDU_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_2_Tr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_TDU_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_3_Sr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_TDU_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_PCMI_3_Tr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_TDU_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_MIRROR_ADDRr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TDU_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_MTCDr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TDU_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_MTCPr */
        soc_block_list[199],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TDU_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_SPARE_0r */
        soc_block_list[199],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TDU_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_SPARE_1r */
        soc_block_list[199],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TDU_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_SPARE_2r */
        soc_block_list[199],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TDU_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_RESERVED_SPARE_3r */
        soc_block_list[199],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TDU_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_SBUS_BROADCAST_IDr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TDU_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_TDU_SBUS_LAST_IN_CHAINr */
        soc_block_list[199],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TDU_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TDVLNr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x58,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TDVLN_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TDVLN_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TDVLN_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TDVLN_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TDVLN_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TDVLN_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TDVLN_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TDVLN_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x58,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TDVLN_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TDVLN_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TDVLN_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TDVLN_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TDVLN_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x58,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TDVLN_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TDVLN_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TDVLN_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TDVLN_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TDVLN_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TDVLN_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TDVLN_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TDVLN_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TDVLN_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TDVLN_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TDVLN_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TDVLN_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TDVLN_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TDVLN_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TDVLN_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TDVLN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TDVLN_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x58,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TECMUX1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80200,
        0,
        4,
        soc_TECMUX1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TECMUX2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80202,
        0,
        9,
        soc_TECMUX2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TEDFr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TEDF_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TEDF_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TEDF_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TEDF_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TEDF_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TEDF_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TEDF_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEDF_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TEDF_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TEDF_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TEDF_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TEDF_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TEDF_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TEDF_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TEDF_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TEDF_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TEDF_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TEDF_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TEDF_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TEDF_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TEDF_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TEDF_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TEDF_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TEDF_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TEDF_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TEDF_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TEDF_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TEDF_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TEDF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TEDF_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TEPCFG_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f210,
        0,
        11,
        soc_TEPCFG_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TERRr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x56,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TERR_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TERR_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TERR_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TERR_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TERR_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TERR_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TERR_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TERR_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x56,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TERR_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TERR_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TERR_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TERR_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TERR_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x56,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TERR_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TERR_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TERR_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TERR_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TERR_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TERR_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TERR_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TERR_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TERR_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TERR_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TERR_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TERR_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TERR_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TERR_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TERR_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TERR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TERR_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x56,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_TEST2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x119,
        0,
        2,
        soc_TEST2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TEST2_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x119,
        0,
        2,
        soc_TEST2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TFCSr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TFCS_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TFCS_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TFCS_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TFCS_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TFCS_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TFCS_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TFCS_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TFCS_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TFCS_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TFCS_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TFCS_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TFCS_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TFCS_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TFCS_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TFCS_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TFCS_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TFCS_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TFCS_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TFCS_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TFCS_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TFCS_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TFCS_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TFCS_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TFCS_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TFCS_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TFCS_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TFCS_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TFCS_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFCS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TFCS_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TFRGr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x55,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TFRG_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TFRG_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TFRG_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TFRG_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TFRG_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TFRG_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TFRG_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TFRG_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x55,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TFRG_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TFRG_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TFRG_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TFRG_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TFRG_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x55,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TFRG_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TFRG_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TFRG_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TFRG_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TFRG_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TFRG_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TFRG_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TFRG_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TFRG_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TFRG_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TFRG_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TFRG_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TFRG_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TFRG_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TFRG_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TFRG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TFRG_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x55,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2708010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x27080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_RED_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x27080120,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_RED_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_RED_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2708011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_COLOR_AWAREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080131,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_COLOR_AWARE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013100,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_COLOR_AWARE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013100,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_FLOW_CONTROL_XOFF_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_FLOW_CONTROL_XOFF_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708007b,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080002,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080004,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080005,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000200,
        0,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708013c,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708013d,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016300,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_MEMORY_TM_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708013e,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGED_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_INTR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_INTR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708013a,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2708013b,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016000,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_PARITY_ERROR_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_PARITY_ERROR_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e016100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_PARITY_ERROR_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_GBL_HDRM_COUNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_GBL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_HDRM_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000d0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_HDRM_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_HDRM_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x27000060,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_HDRM_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x27000050,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_PG_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_RESET_FLOOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x27000040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_FLOOR_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x27000030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_OFFSET_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_PG_RESET_VALUE_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x270000c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PG_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x27000023,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_PG_SHARED_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_POOL_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080139,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_POOL_DROP_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_POOL_DROP_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000080,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_FC_STATUSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x270000e8,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_FC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c00e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_FC_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c00e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_LIMIT_STATESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_LIMIT_STATES_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MAX_PKT_SIZEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000022,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MAX_PKT_SIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_MAX_PKT_SIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MAX_SHARED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000021,
        0,
        1,
        soc_PORT_MAX_SHARED_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000020,
        0,
        1,
        soc_PORT_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000082,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_MIN_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000137,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080008,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080009,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000800,
        0,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080006,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080007,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000400,
        0,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PG_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000073,
        0,
        8,
        soc_PORT_PG_SPID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PG_SPID_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_PG_SPID_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007300,
        0,
        8,
        soc_PORT_PG_SPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_GRP0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000070,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_GRP1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000071,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_GRP0_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_GRP1_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_XON_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000072,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_XON_ENABLE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_PRI_XON_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_PROFILE_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01bc00,
        SOC_REG_FLAG_64_BITS,
        20,
        soc_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_RESUME_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2700002c,
        0,
        1,
        soc_PORT_RESUME_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000084,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_SHARED_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_PORT_SHARED_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x27000136,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE0_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007000,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE0_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007100,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE1_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b600,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE1_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b700,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE2_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b800,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE2_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01b900,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE3_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01ba00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_PROFILE3_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e01bb00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_RDE_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013000,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_RDE_POOL_SELECT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013000,
        0,
        1,
        soc_RDE_POOL_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_THDI_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080003,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_THDI_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000100,
        0,
        1,
        soc_THDIEMA_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_THDI_BYPASS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e000100,
        0,
        1,
        soc_THDI_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080077,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x27080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9e010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080104,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEMA_USE_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x27080132,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEMA_USE_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013200,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEMA_USE_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9e013200,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2608010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x26080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_RED_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x26080120,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_RED_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_RED_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2608011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_COLOR_AWAREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080131,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_COLOR_AWARE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013100,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_COLOR_AWARE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013100,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_FLOW_CONTROL_XOFF_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_FLOW_CONTROL_XOFF_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608007b,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080002,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080004,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080005,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000200,
        0,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608013c,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608013d,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016300,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_MEMORY_TM_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608013e,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGED_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_INTR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_INTR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608013a,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2608013b,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016000,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_PARITY_ERROR_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_PARITY_ERROR_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a016100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_PARITY_ERROR_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_GBL_HDRM_COUNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_GBL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_HDRM_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000d0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_HDRM_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_HDRM_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x26000060,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_HDRM_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x26000050,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_PG_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_RESET_FLOOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x26000040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_FLOOR_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x26000030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_OFFSET_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_PG_RESET_VALUE_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x260000c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PG_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x26000023,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_PG_SHARED_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_POOL_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080139,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_POOL_DROP_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_POOL_DROP_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000080,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_FC_STATUSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x260000e8,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_FC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9800e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_FC_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9800e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_LIMIT_STATESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_LIMIT_STATES_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MAX_PKT_SIZEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000022,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MAX_PKT_SIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_MAX_PKT_SIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MAX_SHARED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000021,
        0,
        1,
        soc_PORT_MAX_SHARED_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000020,
        0,
        1,
        soc_PORT_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000082,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_MIN_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000137,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080008,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080009,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000800,
        0,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080006,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080007,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000400,
        0,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PG_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000073,
        0,
        8,
        soc_PORT_PG_SPID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PG_SPID_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_PG_SPID_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007300,
        0,
        8,
        soc_PORT_PG_SPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_GRP0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000070,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_GRP1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000071,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_GRP0_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_GRP1_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_XON_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000072,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_XON_ENABLE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_PRI_XON_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_PROFILE_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01bc00,
        SOC_REG_FLAG_64_BITS,
        20,
        soc_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_RESUME_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2600002c,
        0,
        1,
        soc_PORT_RESUME_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000084,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_SHARED_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_PORT_SHARED_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x26000136,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE0_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007000,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE0_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007100,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE1_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b600,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE1_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b700,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE2_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b800,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE2_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01b900,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE3_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01ba00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_PROFILE3_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a01bb00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_RDE_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013000,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_RDE_POOL_SELECT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013000,
        0,
        1,
        soc_RDE_POOL_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_THDI_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080003,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_THDI_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000100,
        0,
        1,
        soc_THDIEMA_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_THDI_BYPASS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a000100,
        0,
        1,
        soc_THDI_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080077,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x26080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x9a010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080104,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIEXT_USE_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26080132,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIEXT_USE_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013200,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIEXT_USE_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a013200,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2908010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x29080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_RED_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x29080120,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_RED_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_RED_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2908011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_COLOR_AWAREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080131,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_COLOR_AWARE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013100,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_COLOR_AWARE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013100,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908007b,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080002,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080004,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080005,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000200,
        0,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908013c,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908013d,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016300,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_MEMORY_TM_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908013e,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGED_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_INTR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_INTR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908013a,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2908013b,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016000,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_PARITY_ERROR_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_PARITY_ERROR_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6016100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_PARITY_ERROR_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_GBL_HDRM_COUNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_GBL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_HDRM_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000d0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_HDRM_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_HDRM_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x29000060,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_HDRM_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x29000050,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_PG_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_RESET_FLOOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x29000040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_FLOOR_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x29000030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_OFFSET_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_PG_RESET_VALUE_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x290000c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PG_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x29000023,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_PG_SHARED_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_POOL_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080139,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_POOL_DROP_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_POOL_DROP_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000080,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_COUNT_CELL_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_FC_STATUSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x290000e8,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_FC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa400e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_FC_STATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa400e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_FC_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa400e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_LIMIT_STATESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_LIMIT_STATES_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_LIMIT_STATES_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000022,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MAX_SHARED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000021,
        0,
        1,
        soc_PORT_MAX_SHARED_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000020,
        0,
        1,
        soc_PORT_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000082,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_MIN_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000137,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080008,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080009,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000800,
        0,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080006,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080007,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000400,
        0,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PG_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000073,
        0,
        8,
        soc_PORT_PG_SPID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PG_SPID_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_PG_SPID_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_PG_SPID_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007300,
        0,
        8,
        soc_PORT_PG_SPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_GRP0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000070,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_GRP1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000071,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_GRP0_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_GRP1_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000072,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_PROFILE_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601bc00,
        SOC_REG_FLAG_64_BITS,
        20,
        soc_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_RESUME_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2900002c,
        0,
        1,
        soc_PORT_RESUME_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000084,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELL_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa4008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x29000136,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE0_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007000,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE0_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007100,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE1_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b600,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE1_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b700,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE2_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b800,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE2_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601b900,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE3_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601ba00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_PROFILE3_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa601bb00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_RDE_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013000,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_RDE_POOL_SELECT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013000,
        0,
        1,
        soc_RDE_POOL_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_THDI_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080003,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_THDI_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000100,
        0,
        1,
        soc_THDIEMA_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_THDI_BYPASS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6000100,
        0,
        1,
        soc_THDI_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080077,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x29080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa6010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080104,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIQEN_USE_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x29080132,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIQEN_USE_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013200,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIQEN_USE_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa6013200,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2808010a,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808010e,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2010e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x28080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_RED_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x28080120,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_RED_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_RED_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2808011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_COLOR_AWAREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080131,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_COLOR_AWARE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013100,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_COLOR_AWARE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013100,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000138,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808007b,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080002,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000600,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080004,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080005,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_INPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000200,
        0,
        1,
        soc_INPUT_PORT_RX_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808013c,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808013d,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016200,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_MEMORY_TM_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016300,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_MEMORY_TM_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_MEMORY_TM_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808013e,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGED_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_INTR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_INTR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b000,
        0,
        8,
        soc_PARITY_ERROR_INTR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808013a,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2808013b,
        SOC_REG_FLAG_RO,
        6,
        soc_PARITY_ERROR_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016000,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_PARITY_ERROR_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_PARITY_ERROR_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2016100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_PARITY_ERROR_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_GBL_HDRM_COUNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_GBL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_HDRM_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000d0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_HDRM_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_HDRM_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x28000060,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_HDRM_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x28000050,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_PG_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000b0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_RESET_FLOOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x28000040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_FLOOR_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x28000030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PG_RESET_OFFSET_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000f0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_PG_RESET_VALUE_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x280000c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_PG_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PG_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x28000023,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_PG_SHARED_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        52,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_POOL_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080139,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_POOL_DROP_STATE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_POOL_DROP_STATE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013900,
        SOC_REG_FLAG_RO,
        4,
        soc_POOL_DROP_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000080,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_COUNT_CELL_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008000,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_FC_STATUSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x280000e8,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_FC_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_FC_STATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_FC_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000e800,
        SOC_REG_FLAG_RO,
        2,
        soc_PORT_FC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_LIMIT_STATESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_LIMIT_STATES_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_LIMIT_STATES_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0013400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_PORT_LIMIT_STATES_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080134,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_LIMIT_STATE_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000022,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0002200,
        0,
        1,
        soc_PORT_MAX_PKT_SIZE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MAX_SHARED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000021,
        0,
        1,
        soc_PORT_MAX_SHARED_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MIN_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000020,
        0,
        1,
        soc_PORT_MIN_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000082,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_MIN_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_MIN_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000137,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080008,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080009,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000800,
        0,
        1,
        soc_PORT_OVQ_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080006,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080007,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_PORT_PAUSE_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000400,
        0,
        1,
        soc_PORT_PAUSE_ENABLE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PG_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000073,
        0,
        8,
        soc_PORT_PG_SPID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PG_SPID_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_PG_SPID_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_PG_SPID_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007300,
        0,
        8,
        soc_PORT_PG_SPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_GRP0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000070,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_GRP1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000071,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_GRP0_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_GRP1_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000072,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLE_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLE_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0007200,
        0,
        1,
        soc_PORT_PRI_XON_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_PROFILE_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201bc00,
        SOC_REG_FLAG_64_BITS,
        20,
        soc_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_RESUME_LIMIT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800002c,
        0,
        1,
        soc_PORT_RESUME_LIMIT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000084,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELL_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0008400,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000136,
        0,
        1,
        soc_PORT_MIN_PG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE0_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007000,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE0_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007100,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE1_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b600,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE1_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b700,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE2_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b800,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE2_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201b900,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE3_PRI_GRP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201ba00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_PROFILE3_PRI_GRP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa201bb00,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_RDE_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013000,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_RDE_POOL_SELECT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013000,
        0,
        1,
        soc_RDE_POOL_SELECT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_THDI_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080003,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_THDI_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000100,
        0,
        1,
        soc_THDIEMA_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_THDI_BYPASS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2000100,
        0,
        1,
        soc_THDI_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080077,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x28080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa2010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080104,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDIRQE_USE_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x28080132,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDIRQE_USE_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013200,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDIRQE_USE_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa2013200,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_HDRM_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE1r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE2r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE3r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_HDRM_PROFILE_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_HDRM_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_SHARED_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE1r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE2r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE3r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_PG_SHARED_PROFILE_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_PG_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_PROFILE_THRESH_PG_HDRMr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017800,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_THDI_BST_PROFILE_THRESH_PG_HDRMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_PROFILE_THRESH_PG_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa017000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_THDI_BST_PROFILE_THRESH_PG_SHAREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_PROFILE_THRESH_PORT_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_THDI_BST_PROFILE_THRESH_PORT_SHAREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_PROFILE_THRESH_SPr */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_THDI_BST_PROFILE_THRESH_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_SHADOW_SPr */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_THDI_BST_SHADOW_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_CNTr */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        5,
        0xa819000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        5,
        0xa819000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_CNT_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE1r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE2r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE3r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_GLOBAL_SHARED_PROFILE_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        5,
        0xa019800,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_GLOBAL_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_SHARED_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE1r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE2r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE3r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_SP_SHARED_PROFILE_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        8,
        0xa018000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BST_SP_SHARED_PROFILE_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01a000,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_THDI_BST_TRIGGER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_32r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_32_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a100,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_32_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a100,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_32_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a100,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_32_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_PIPEXr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01a100,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_PIPEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_PIPEX_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01a100,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_PIPEX_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_PIPEYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01b100,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_PIPEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPEr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01a000,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_PIPEX_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01a000,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEX_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa01b000,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPE_PIPEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a000,
        0,
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BST_TRIGGER_STATUS_TYPE_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x901a000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_BST_TRIGGER_STATUS_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010e00,
        0,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010e00,
        0,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        0,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        0,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb810e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BUFFER_CELL_LIMIT_SP_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb810a00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_THDI_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080002,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        1,
        soc_THDIEMA_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000000,
        0,
        1,
        soc_THDI_BYPASS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080003,
        0,
        1,
        soc_THDI_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        1,
        soc_THDI_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000000,
        0,
        1,
        soc_THDI_BYPASS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_BYPASS_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0xa000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BYPASS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa011400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_RESET_LIMIT_OFFSET_SP_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811400,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa012000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_RED_OFFSET_SP_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb812000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa011c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_CELL_RESET_LIMIT_OFFSET_SP_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_CELL_SPAP_YELLOW_OFFSET_SP_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb811c00,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000900,
        0,
        16,
        soc_THDI_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_EN_COR_ERR_RPT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000900,
        0,
        9,
        soc_THDI_EN_COR_ERR_RPT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_EN_COR_ERR_RPT_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000900,
        0,
        17,
        soc_THDI_EN_COR_ERR_RPT_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_EN_COR_ERR_RPT_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0xa000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_EN_COR_ERR_RPT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_EN_COR_ERR_RPT_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0xa000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_THDI_EN_COR_ERR_RPT_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_FDR_EVENT_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa022000,
        SOC_REG_FLAG_RO,
        3,
        soc_THDI_FDR_EVENT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_FLOW_CONTROL_XOFF_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_XPE0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_XPE1r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_XPE2r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_FLOW_CONTROL_XOFF_STATE_XPE3r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013800,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_FLOW_CONTROL_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNTr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_PIPEXr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_PIPEYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa008000,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_COUNT_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007b00,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_LIMITr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_LIMIT_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_LIMIT_PIPEXr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_LIMIT_PIPEX_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_THDI_GLOBAL_HDRM_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_LIMIT_PIPEYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVEDr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_PIPEXr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007c00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_PIPEX_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007c00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_PIPEYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa008100,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_GLOBAL_HDRM_RESERVED_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9007c00,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_GLOBAL_HDRM_RESERVED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HPr */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE1r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE2r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE3r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE0_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE1_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE2_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_BUFFER_CELL_LIMIT_HP_XPE3_BCM56970_A0r */
        soc_block_list[160],
        soc_layerreg,
        4,
        0xb815400,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_BUFFER_CELL_LIMIT_SP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_CFGr */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb814000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_COUNT_HPr */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa815000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_COUNT_HPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_COUNT_HP_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa815000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_PEAK_COUNT_HPr */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa815800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_PEAK_COUNT_HPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_PEAK_COUNT_HP_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa815800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_PEAK_COUNT_HP_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_POOL_STATUSr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0xa814100,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_HDRM_PORT_PG_HPIDr */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8007400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_HDRM_PORT_PG_HPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_INPUT_PORT_XON_ENABLESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000000,
        0,
        3,
        soc_THDI_INPUT_PORT_XON_ENABLESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_INPUT_PORT_XON_ENABLES_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000000,
        0,
        3,
        soc_THDI_INPUT_PORT_XON_ENABLES_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_INPUT_PORT_XON_ENABLES_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_THDI_INPUT_PORT_XON_ENABLES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TMr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        0,
        3,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000500,
        0,
        3,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        0,
        1,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        0,
        1,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_1_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000500,
        0,
        1,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTPG_CFG_MEM_TM_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_MEMORY_PTPG_CFG_MEM_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TMr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        0,
        3,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000600,
        0,
        3,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_0_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_1_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000600,
        0,
        1,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TM_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEMORY_PTSP_CFG_MEM_TM_BCM56970_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_MEMORY_PTSP_CFG_MEM_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEMORY_TMr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9000100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        8,
        soc_THDI_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000400,
        0,
        8,
        soc_THDI_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_MEMORY_TM_0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        8,
        soc_THDI_MEMORY_TM_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa020000,
        SOC_REG_FLAG_RO,
        20,
        soc_THDI_MEM_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa020000,
        SOC_REG_FLAG_RO,
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_BCM56960_A0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9020000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9020000,
        SOC_REG_FLAG_RO,
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9020000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9020000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_MEM_INIT_STATUS_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x9020000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_THDI_MEM_INIT_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PG_FDR_MODE_ENABLEr */
        soc_block_list[160],
        soc_genreg,
        1,
        0xa021000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_PG_FDR_MODE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PG_FDR_MODE_ENABLE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa021000,
        0,
        8,
        soc_THDI_PG_FDR_MODE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PG_FDR_MODE_ENABLE_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa021000,
        0,
        8,
        soc_THDI_PG_FDR_MODE_ENABLE_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_POOL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa013100,
        0,
        2,
        soc_THDI_POOL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_POOL_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa013100,
        0,
        2,
        soc_THDI_POOL_CONFIG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_POOL_CONFIG_BCM56960_A0r */
        soc_block_list[160],
        soc_layerreg,
        1,
        0xb813100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_THDI_POOL_CONFIG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_POOL_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa013900,
        SOC_REG_FLAG_RO,
        4,
        soc_THDI_POOL_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_POOL_DROP_STATE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa013900,
        SOC_REG_FLAG_RO,
        4,
        soc_THDI_POOL_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_POOL_DROP_STATE_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        1,
        0xa813900,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDI_POOL_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_POOL_SHARED_COUNT_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDI_POOL_SHARED_COUNT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_POOL_SHARED_COUNT_SP_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDI_POOL_SHARED_COUNT_SP_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_POOL_SHARED_COUNT_SP_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa810000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_COUNT_HPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_POOL_SHARED_COUNT_SP_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        4,
        0xa810000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO,
        2,
        soc_THDI_PORT_LIMIT_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO,
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_XPE0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO,
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_XPE1r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_XPE2r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_LIMIT_STATES_XPE3r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8013400,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_THDI_PORT_LIMIT_STATES_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PORT_MAX_PKT_SIZEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa002200,
        0,
        1,
        soc_THDI_PORT_MAX_PKT_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PORT_MAX_PKT_SIZE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa002200,
        0,
        1,
        soc_THDI_PORT_MAX_PKT_SIZE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_MAX_PKT_SIZE_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0xa002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_PORT_MAX_PKT_SIZE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PORT_PG_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007300,
        0,
        8,
        soc_PORT_PG_SPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PORT_PG_SPID_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007300,
        0,
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_PG_SPID_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8007300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_PORT_PG_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007000,
        0,
        8,
        soc_PORT_PRI_GRP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007100,
        0,
        8,
        soc_PORT_PRI_GRP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP0_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007000,
        0,
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP0_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8007000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_PORT_PRI_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP1_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8007100,
        0,
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        84,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_PORT_PRI_GRP1_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x8007100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_THDI_PORT_PRI_GRP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_POOL_SHARED_COUNT_SPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_TOTAL_CELL_COUNT_PUBLIC_POOL_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDI_POOL_SHARED_COUNT_SP_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDI_TOTAL_CELL_COUNT_PUBLIC_POOL_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        1,
        0xa810400,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_HDRM_POOL_COUNT_HPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_TOTAL_CELL_COUNT_PUBLIC_POOL_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        1,
        0xa810400,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_STr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96006800,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_STr_fields,
        SOC_RESET_VAL_DEC(0x000000aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a006800,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_ST_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a006800,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_STr_fields,
        SOC_RESET_VAL_DEC(0x000000aa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007000,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_ST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007000,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_ST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007000,
        0,
        1,
        soc_THDI_TO_OOBFC_SP_ST_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDI_TO_OOBFC_SP_ST_BCM56960_A0r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x6007000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDI_TO_OOBFC_SP_ST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_BST_PORT_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065c00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_BST_QGROUP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065b00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065a00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_BST_STATr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065000,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_THDO_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_THDO_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080001,
        0,
        1,
        soc_THDO_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_BYPASS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001000,
        0,
        1,
        soc_MMU_THDM_DB_DEVICE_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_THDO_BYPASS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080006,
        0,
        1,
        soc_THDO_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_BYPASS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001000,
        0,
        1,
        soc_THDO_BYPASS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_BYPASS_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080010,
        0,
        1,
        soc_THDO_BYPASS_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065f00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065500,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065300,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065900,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065800,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_CTRO_ECC_ERROR_ADDRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002b00,
        SOC_REG_FLAG_RO,
        2,
        soc_THDO_CTRO_ECC_ERROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001f,
        0,
        5,
        soc_THDO_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_DEBUG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002500,
        0,
        5,
        soc_THDO_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUG_DCM_PMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001e,
        0,
        8,
        soc_THDO_DEBUG_DCM_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUG_TM_UC0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001a,
        0,
        2,
        soc_THDO_DEBUG_TM_UC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUG_TM_UC1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001b,
        0,
        2,
        soc_THDO_DEBUG_TM_UC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_DEBUG_TM_UC0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002000,
        0,
        2,
        soc_THDO_DEBUG_TM_UC0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUG_TM_UCSP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001c,
        0,
        2,
        soc_THDO_DEBUG_TM_UC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_DEBUG_TM_UCSP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001d,
        0,
        2,
        soc_THDO_DEBUG_TM_UC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_DROP_CTR_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x30800c0,
        0,
        10,
        soc_THDO_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_DROP_CTR_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00c000,
        0,
        14,
        soc_THDO_DROP_CTR_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_DROP_CTR_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00c000,
        0,
        11,
        soc_THDO_DROP_CTR_CONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_DROP_CTR_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00c000,
        0,
        14,
        soc_THDO_DROP_CTR_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080070,
        0,
        2,
        soc_THDO_INTEROP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe007000,
        0,
        3,
        soc_THDO_INTEROP_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080070,
        0,
        3,
        soc_THDO_INTEROP_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe007000,
        0,
        3,
        soc_THDO_INTEROP_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe007000,
        0,
        2,
        soc_THDO_INTEROP_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_INTEROP_CONFIG_PLUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080071,
        0,
        4,
        soc_THDO_INTEROP_CONFIG_PLUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_CTRO_UC_DTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003a00,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_CTRO_UC_PKT_STOREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003900,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080030,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003000,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003000,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003000,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080033,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003300,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003300,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003300,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080031,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSET_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003100,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSET_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003100,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSET_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003100,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080032,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003200,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003200,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003200,
        0,
        1,
        soc_RDE_DEBUG_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080034,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003400,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003400,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003400,
        0,
        3,
        soc_THDO_MEMDEBUG_QCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCOUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080038,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCOUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003800,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCOUNT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003800,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QCOUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003800,
        0,
        3,
        soc_THDO_MEMDEBUG_QCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QOFFSETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080035,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QOFFSET_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003500,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QOFFSET_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003500,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QOFFSET_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003500,
        0,
        3,
        soc_THDO_MEMDEBUG_QCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QRESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080036,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QRESET_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003600,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QRESET_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003600,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QRESET_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003600,
        0,
        3,
        soc_THDO_MEMDEBUG_QCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080037,
        0,
        2,
        soc_RQE_DEBUG_TM_DCM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QSTATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003700,
        0,
        1,
        soc_RDE_DEBUG_TM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QSTATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003700,
        0,
        1,
        soc_RDE_DEBUG_TM2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MEMDEBUG_QSTATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe003700,
        0,
        3,
        soc_THDO_MEMDEBUG_QCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe066000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_THDO_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe066100,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_THDO_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_MISCCONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080011,
        0,
        3,
        soc_THDO_MISCCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_MISCCONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001100,
        0,
        4,
        soc_THDO_MISCCONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_MISCCONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001100,
        0,
        4,
        soc_THDO_MISCCONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065600,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080018,
        0,
        1,
        soc_THDO_PARITY_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001800,
        SOC_REG_FLAG_RO,
        6,
        soc_THDO_PARITY_ERROR_ADDRESS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001800,
        SOC_REG_FLAG_RO,
        6,
        soc_THDO_PARITY_ERROR_ADDRESS_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080018,
        SOC_REG_FLAG_RO,
        6,
        soc_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001800,
        SOC_REG_FLAG_RO,
        6,
        soc_THDO_PARITY_ERROR_ADDRESS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080029,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_PARITY_ERROR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_COUNT_2BITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002a00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_PARITY_ERROR_COUNT_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_COUNT_2BIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002a00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_PARITY_ERROR_COUNT_2BIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002900,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_PARITY_ERROR_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002900,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_PARITY_ERROR_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080027,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080028,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002700,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002700,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002800,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_MASK2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002800,
        0,
        1,
        soc_THDO_PARITY_ERROR_MASK2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080020,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080021,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002000,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002000,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002100,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe002100,
        0,
        1,
        soc_THDO_PARITY_ERROR_STATUS2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080019,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_THDO_PARITY_ERROR_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_PARITY_ERROR_STATUS_64_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001e00,
        SOC_REG_FLAG_64_BITS,
        28,
        soc_THDO_PARITY_ERROR_STATUS_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e300,
        0,
        6,
        soc_THDO_PORT_DISABLE_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_CFG1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e300,
        0,
        6,
        soc_THDO_PORT_DISABLE_CFG1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_CFG1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e300,
        0,
        6,
        soc_THDO_PORT_DISABLE_CFG1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDO_PORT_DISABLE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDO_PORT_DISABLE_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_PORT_DISABLE_STATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDO_PORT_DISABLE_STATUS_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_PORT_E2ECC_COS_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc090000,
        0,
        8,
        soc_THDO_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x30800e0,
        0,
        3,
        soc_THDO_QUEUE_DISABLE_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x30800e1,
        0,
        1,
        soc_THDO_QUEUE_DISABLE_CFG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e000,
        0,
        4,
        soc_THDO_QUEUE_DISABLE_CFG1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e000,
        0,
        4,
        soc_THDO_QUEUE_DISABLE_CFG1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e100,
        0,
        1,
        soc_THDO_QUEUE_DISABLE_CFG2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e100,
        0,
        1,
        soc_THDO_QUEUE_DISABLE_CFG2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e100,
        0,
        1,
        soc_THDO_QUEUE_DISABLE_CFG2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x30800e2,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_QUEUE_DISABLE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_STATUS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e200,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_QUEUE_DISABLE_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_QUEUE_DISABLE_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe00e200,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_QUEUE_DISABLE_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065200,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_RDE_SP_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001600,
        0,
        1,
        soc_THDO_RDE_SP_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe00f000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_RDE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe00f000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_THDO_RDE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065e00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_PORT_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe065d00,
        SOC_REG_FLAG_RO,
        1,
        soc_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r */
        soc_block_list[4],
        soc_genreg,
        12,
        0x30800d0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0xe00d000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0xe00d000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        4,
        soc_THDO_RQE_WORK_QUEUE_DROP_STATUS_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_STr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96006900,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_STr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a006900,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_ST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a006900,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_STr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007100,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_ST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007100,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_ST_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5a007100,
        0,
        1,
        soc_THDO_TO_OOBFC_SP_STr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDO_TO_OOBFC_SP_ST_BCM56960_A0r */
        soc_block_list[162],
        soc_genreg,
        1,
        0x6007100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDO_TO_OOBFC_SP_ST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_THDO_UNICAST_DROP_EMIRROR_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080016,
        0,
        1,
        soc_XTHOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_THDO_UNICAST_DROP_EMIRROR_CNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe001a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_BST_STATr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa085000,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_THDU_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_BST_STAT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa085000,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_THDU_BST_STAT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_BST_STAT_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x3a885000,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_THDU_BST_STAT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_BYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001000,
        0,
        2,
        soc_THDU_BYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_BYPASS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001000,
        0,
        2,
        soc_THDU_BYPASS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESETr */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x398a0b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_THDU_CNG_STATE_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_Xr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa101000,
        0,
        9,
        soc_THDU_CNG_STATE_RESET_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x398a0b00,
        0,
        9,
        soc_THDU_CNG_STATE_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x398a0b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_THDU_CNG_STATE_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x398a0b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_THDU_CNG_STATE_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x398a0b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_THDU_CNG_STATE_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_X_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa101000,
        0,
        9,
        soc_THDU_CNG_STATE_RESET_X_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_CNG_STATE_RESET_Yr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa101100,
        0,
        9,
        soc_THDU_CNG_STATE_RESET_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002500,
        0,
        3,
        soc_THDU_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002500,
        0,
        3,
        soc_THDU_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDU_MEMORY_0_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_THDO_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_MEMORY_0_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_THDU_MEMORY_0_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_MEMORY_0_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100000,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_THDU_MEMORY_0_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDU_MEMORY_0_TM_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x3a0a0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDU_MEMORY_0_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_MEMORY_0_TM_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x3a0a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_THDU_MEMORY_0_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDU_MEMORY_1_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100800,
        0,
        9,
        soc_THDU_MEMORY_1_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THDU_MEMORY_1_TM_64r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x3a0a0800,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        11,
        soc_THDU_MEMORY_1_TM_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_MEMORY_1_TM_64_BCM56970_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x3a0a0800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_THDU_MEMORY_1_TM_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_MEMORY_1_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100800,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_THDU_MEMORY_1_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_MEMORY_1_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa100800,
        0,
        10,
        soc_THDU_MEMORY_1_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa007400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE0_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa007400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE0_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa007500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE1_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa007500,
        0,
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE1_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE_64r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x39807400,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE_64_XPE0r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x39807400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE_64_XPE1r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x39807400,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE_64_XPE2r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x39807400,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_OUTPUT_PORT_RX_ENABLE_64_XPE3r */
        soc_block_list[160],
        soc_pipereg,
        1,
        0x39807400,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_THDU_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPIDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa8090000,
        0,
        8,
        soc_THDO_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa8090000,
        0,
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        86,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_BCM56860_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa8090000,
        0,
        16,
        soc_THDU_PORT_E2ECC_COS_SPID_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_BCM56960_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x38890000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_XPE0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x38890000,
        0,
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_XPE1r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x38890000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_XPE2r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x38890000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_THDU_PORT_E2ECC_COS_SPID_XPE3r */
        soc_block_list[160],
        soc_portreg,
        1,
        0x38890000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_THDU_PORT_E2ECC_COS_SPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_THD_MISC_CONTROLr */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x3a802500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_THD_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TICK_MODEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080740,
        0,
        1,
        soc_TICK_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUSr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        SOC_REG_FLAG_RO,
        5,
        soc_TIMER_RAW_INTR_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM56440_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUS_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM88030_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TIMER_RAW_INTR_STATUS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0x70060b8,
        0,
        21,
        soc_TIMER_RAW_INTR_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TIME_DOMAINr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x17080000,
        0,
        4,
        soc_TIME_DOMAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2160000,
        0,
        1,
        soc_TIME_DOMAIN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x20e1600,
        0,
        1,
        soc_TIME_DOMAIN_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56160_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2160000,
        0,
        1,
        soc_TIME_DOMAIN_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5e001500,
        0,
        4,
        soc_TIME_DOMAIN_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5e000b00,
        0,
        4,
        soc_TIME_DOMAIN_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1708000e,
        0,
        4,
        soc_TIME_DOMAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5e001500,
        0,
        4,
        soc_TIME_DOMAIN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x76000000,
        0,
        4,
        soc_TIME_DOMAIN_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56000000,
        0,
        4,
        soc_TIME_DOMAIN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x76000000,
        0,
        4,
        soc_TIME_DOMAIN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_BCM56960_A0r */
        soc_block_list[160],
        soc_genreg,
        4,
        0x22000000,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TIME_DOMAIN_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TIME_DOMAIN_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12080001,
        0,
        5,
        soc_TIME_DOMAIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89c48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ac48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8bc48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8cc48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8dc48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ec48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX1_TCID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8fc48,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89c4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ac4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8bc4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8cc4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8dc4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ec4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBDMAX2_TCID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8fc4a,
        SOC_REG_FLAG_RO,
        1,
        soc_JBDMAX1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TJBRr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TJBR_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TJBR_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TJBR_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TJBR_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TJBR_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TJBR_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TJBR_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TJBR_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TJBR_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TJBR_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TJBR_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TJBR_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TJBR_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TJBR_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TJBR_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TJBR_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TJBR_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TJBR_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TJBR_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TJBR_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TJBR_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TJBR_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TJBR_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TJBR_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TJBR_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TJBR_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TJBR_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TJBR_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TJBR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TJBR_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TLCLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TLCL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TLCL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TLCL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TLCL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TLCL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TLCL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TLCL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TLCL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TLCL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TLCL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TLCL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TLCL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TLCL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TLCL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TLCL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TLCL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TLCL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TLCL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TLCL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TLCL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TLCL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TLCL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TLCL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TLCL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TLCL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TLCL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TLCL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TLCL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TLCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TLCL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x53,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_TMA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2000100,
        0,
        2,
        soc_TMA_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_CAPT0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014600,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_CAPT1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014700,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014000,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_COUNTERr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014100,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_FIELD_MASK0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014400,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_FIELD_MASK1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014500,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_FIELD_VALUE0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014200,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT0_TRACE_FIELD_VALUE1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014300,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_CAPT0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014e00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_CAPT1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014f00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014800,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_COUNTERr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014900,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_FIELD_MASK0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014c00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_FIELD_MASK1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014d00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_FIELD_VALUE0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014a00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT1_TRACE_FIELD_VALUE1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2014b00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_CAPT0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015600,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_CAPT1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015700,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015000,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_COUNTERr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015100,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_FIELD_MASK0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015400,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_FIELD_MASK1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015500,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_FIELD_VALUE0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015200,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT2_TRACE_FIELD_VALUE1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015300,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_CAPT0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015e00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_CAPT1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015f00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015800,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_COUNTERr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015900,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_FIELD_MASK0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015c00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_FIELD_MASK1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015d00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_FIELD_VALUE0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015a00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT3_TRACE_FIELD_VALUE1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2015b00,
        0,
        3,
        soc_TMA_DIRECT0_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        4,
        0x200fc00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_DIRECT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010000,
        0,
        3,
        soc_TMA_DIRECT_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010200,
        0,
        3,
        soc_TMA_DIRECT_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010400,
        0,
        3,
        soc_TMA_DIRECT_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR3r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010600,
        0,
        3,
        soc_TMA_DIRECT_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR0_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010100,
        0,
        3,
        soc_TMA_DIRECT_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR1_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010300,
        0,
        3,
        soc_TMA_DIRECT_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR2_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010500,
        0,
        3,
        soc_TMA_DIRECT_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_DIRECT_ERROR3_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010700,
        0,
        3,
        soc_TMA_DIRECT_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2008500,
        0,
        1,
        soc_TMA_GLOBAL_ARRIVAL_COUNTER_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_TMA_GLOBAL_ARRIVAL_TIMER_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_GLOBAL_TABLE_DEADLINE_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        64,
        0x2004300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_GLOBAL_TABLE_DEADLINE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_GLOBAL_TABLE_ENTRY_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        64,
        0x2000300,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TMA_GLOBAL_TABLE_ENTRY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH0_ECC_DEBUG_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        8,
        0x200e600,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH1_ECC_DEBUG_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        8,
        0x200ee00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ADJUST_HIGH_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        8,
        0x200da00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ADJUST_LOW_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        8,
        0x200d200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_BYPASS_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200e200,
        0,
        1,
        soc_TMA_HASH_BYPASS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ECC_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        2,
        0x200f600,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TMA_HASH_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ECC_ERROR0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200f800,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ECC_ERROR1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200fa00,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ECC_ERROR0_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200f900,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_ECC_ERROR1_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200fb00,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_MEM_TM_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200e300,
        0,
        1,
        soc_TMA_HASH_MEM_TM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_HASH_RCNT_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        2,
        0x200e400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_DIRECT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200cc00,
        0,
        2,
        soc_TMA_KEYPLODER_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_ECC_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200cf00,
        0,
        4,
        soc_TMA_KEYPLODER_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_ECC_DEBUG_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        2,
        0x200cd00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_ERRORr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200d000,
        0,
        12,
        soc_TMA_KEYPLODER_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_ERROR_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200d100,
        0,
        12,
        soc_TMA_KEYPLODER_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_FREE_LIST_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2008600,
        0,
        2,
        soc_TMA_KEYPLODER_FREE_LIST_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY0_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200c700,
        0,
        1,
        soc_TMA_KEYPLODER_SUBKEY0_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        16,
        0x2009700,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        16,
        0x2008700,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY1_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200c800,
        0,
        1,
        soc_TMA_KEYPLODER_SUBKEY0_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY1_LOOKUP_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        16,
        0x200b700,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TMA_KEYPLODER_SUBKEY0_LOOKUP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_SUBKEY1_SHIFT_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        16,
        0x200a700,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TMA_KEYPLODER_SUBKEY0_SHIFT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TAPS0_FIFO_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200ca00,
        0,
        2,
        soc_TMA_KEYPLODER_TAPS0_FIFO_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fe00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TAPS1_FIFO_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200cb00,
        0,
        2,
        soc_TMA_KEYPLODER_TAPS1_FIFO_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fe00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012e00,
        0,
        3,
        soc_TMA_KEYPLODER_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012f00,
        0,
        2,
        soc_TMA_KEYPLODER_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013000,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT3r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013100,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT4r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013200,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT5r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013300,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT6r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013400,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT7r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013500,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT8r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013600,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT9r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013700,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT10r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013800,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT11r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013900,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT12r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013a00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT13r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013b00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT14r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013c00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT15r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013d00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT16r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013e00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CAPT17r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2013f00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_CONTROLr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010800,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_COUNTERr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010900,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011c00,
        0,
        3,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011d00,
        0,
        2,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011e00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK3r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011f00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK4r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012000,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK5r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012100,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK6r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012200,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK7r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012300,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK8r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012400,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK9r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012500,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK10r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012600,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK11r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012700,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK12r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012800,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK13r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012900,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK14r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012a00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK15r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012b00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK16r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012c00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_MASK17r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2012d00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010a00,
        0,
        3,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010b00,
        0,
        2,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE2r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010c00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE3r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010d00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE4r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010e00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE5r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2010f00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE6r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011000,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE7r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011100,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE8r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011200,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE9r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011300,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE10r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011400,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE11r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011500,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE12r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011600,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE13r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011700,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE14r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011800,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE15r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011900,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE16r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011a00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_TRACE_FIELD_VALUE17r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2011b00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_KEYPLODER_UPDATE_COUNT_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x200c900,
        0,
        1,
        soc_TMA_KEYPLODER_UPDATE_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PD_ASSIST_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_CM_PD_ASSIST_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016f00,
        0,
        4,
        soc_TMA_PM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_ECC_DEBUG0r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016200,
        0,
        16,
        soc_TMA_PM_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_ECC_DEBUG1r */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016300,
        0,
        16,
        soc_TMA_PM_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_ECC_ERRORr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016400,
        0,
        2,
        soc_TMA_PM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_ECC_ERROR_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016500,
        0,
        2,
        soc_TMA_PM_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_ECC_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016600,
        0,
        4,
        soc_TMA_PM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_FILTER_CONFIGr */
        soc_block_list[119],
        soc_genreg,
        8,
        0x2016700,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TMA_PM_FILTER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_PM_MEM_DEBUGr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2017000,
        0,
        2,
        soc_TMA_PM_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_TRACE_STATUSr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016000,
        0,
        5,
        soc_TMA_TRACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMA_TRACE_STATUS_MASKr */
        soc_block_list[119],
        soc_genreg,
        1,
        0x2016100,
        0,
        5,
        soc_TMA_TRACE_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036200,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036300,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036400,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036500,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036600,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035600,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035700,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035d00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035e00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035f00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036000,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036100,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035800,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035900,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035a00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035b00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM0_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035c00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037300,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037400,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037500,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037600,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037700,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036700,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036800,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036e00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036f00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037000,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037100,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037200,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036900,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036a00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036b00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036c00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM1_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2036d00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038400,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038500,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038600,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038700,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038800,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037800,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037900,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037f00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038000,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038100,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038200,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038300,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037a00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037b00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037c00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037d00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM2_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2037e00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039500,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039600,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039700,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039800,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039900,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038900,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038a00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039000,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039100,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039200,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039300,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039400,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038b00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038c00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038d00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038e00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_DM3_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2038f00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ECC_DEBUG0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033b00,
        0,
        16,
        soc_TMB_COMPLETION_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ECC_DEBUG1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033c00,
        0,
        20,
        soc_TMB_COMPLETION_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ECC_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033e00,
        0,
        2,
        soc_TMA_PM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ECC_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033f00,
        0,
        2,
        soc_TMB_COMPLETION_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ECC_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033d00,
        0,
        4,
        soc_TMB_COMPLETION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ERROR0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034e00,
        0,
        32,
        soc_TMB_COMPLETION_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ERROR1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035000,
        0,
        7,
        soc_TMB_COMPLETION_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ERROR0_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034f00,
        0,
        32,
        soc_TMB_COMPLETION_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_ERROR1_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035100,
        0,
        7,
        soc_TMB_COMPLETION_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034000,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_DEPTH0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034500,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_DEPTH1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034700,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_DEPTH2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034900,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_DEPTH3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034b00,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_DEPTH4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034d00,
        0,
        2,
        soc_TMB_COMPLETION_FIFO_DEBUG_DEPTH4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034400,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034600,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034800,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034a00,
        0,
        4,
        soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034c00,
        0,
        2,
        soc_TMB_COMPLETION_FIFO_DEBUG_MAX_DEPTH4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MEM_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034300,
        0,
        2,
        soc_TMB_COMPLETION_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY0_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY0_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY0_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY0_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY10_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ad00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY10_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202aa00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY10_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ab00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY10_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ac00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY11_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY11_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ae00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY11_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202af00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY11_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY12_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY12_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY12_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY12_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY13_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY13_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY13_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY13_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202b800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY14_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202bd00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY14_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ba00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY14_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202bb00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY14_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202bc00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY15_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY15_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202be00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY15_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202bf00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY15_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY16_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY16_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY16_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY16_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY17_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY17_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY17_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY17_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202c800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY18_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202cd00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY18_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ca00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY18_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202cb00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY18_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202cc00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY19_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY19_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ce00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY19_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202cf00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY19_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY1_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY1_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY1_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY1_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY20_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY20_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY20_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY20_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY21_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY21_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY21_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY21_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202d800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY22_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202dd00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY22_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202da00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY22_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202db00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY22_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202dc00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY23_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY23_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202de00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY23_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202df00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY23_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY24_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY24_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY24_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY24_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY25_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY25_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY25_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY25_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202e800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY26_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ed00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY26_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ea00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY26_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202eb00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY26_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ec00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY27_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY27_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ee00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY27_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ef00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY27_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY28_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY28_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY28_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY28_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY29_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY29_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY29_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY29_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202f800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY2_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028d00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY2_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028a00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY2_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028b00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY2_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028c00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY30_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202fd00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY30_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202fa00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY30_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202fb00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY30_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202fc00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY31_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2030100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY31_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202fe00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY31_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202ff00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY31_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2030000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY3_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY3_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028e00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY3_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028f00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY3_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY4_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY4_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY4_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY4_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY5_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY5_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY5_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY5_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY6_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029d00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY6_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029a00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY6_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029b00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY6_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029c00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY7_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a100,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY7_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029e00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY7_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2029f00,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY7_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a000,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY8_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a500,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY8_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a200,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY8_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a300,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY8_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a400,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY9_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a900,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY9_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a600,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY9_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a700,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_MISS_ENTRY9_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x202a800,
        0,
        1,
        soc_TMB_COMPLETION_MISS_ENTRY0_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_PARITY_DEBUG_CONTROL0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034100,
        0,
        4,
        soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_PARITY_DEBUG_CONTROL1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2034200,
        0,
        4,
        soc_TMB_COMPLETION_PARITY_DEBUG_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_PARITY_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035200,
        0,
        3,
        soc_TMB_COMPLETION_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_PARITY_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035300,
        0,
        3,
        soc_TMB_COMPLETION_PARITY_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a600,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a700,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a800,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a900,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203aa00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039a00,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039b00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a100,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a200,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a300,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a400,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a500,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039c00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039d00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039e00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2039f00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK00_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203a000,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b700,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b800,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b900,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ba00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203bb00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ab00,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ac00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b200,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b300,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b400,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b500,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b600,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ad00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ae00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203af00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b000,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK01_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203b100,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c800,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c900,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ca00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203cb00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203cc00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203bc00,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203bd00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c300,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c400,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c500,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c600,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c700,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203be00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203bf00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c000,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c100,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK10_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203c200,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CAPT0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d900,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CAPT1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203da00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CAPT2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203db00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CAPT3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203dc00,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CAPT4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203dd00,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203cd00,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203ce00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_MASK0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d400,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_MASK1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d500,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_MASK2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d600,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_MASK3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d700,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_MASK4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d800,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_VALUE0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203cf00,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_VALUE1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d000,
        0,
        1,
        soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_VALUE2r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d100,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_VALUE3r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d200,
        0,
        1,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_SK11_TRACE_FIELD_VALUE4r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x203d300,
        0,
        5,
        soc_TMB_COMPLETION_DM0_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_TRACE_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035400,
        0,
        8,
        soc_TMB_COMPLETION_TRACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_COMPLETION_TRACE_STATUS_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2035500,
        0,
        8,
        soc_TMB_COMPLETION_TRACE_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_TMB_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_TMB_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_CONTROL_BCM88030_B0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_TMB_CONTROL_BCM88030_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2000100,
        0,
        2,
        soc_TMA_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_CI_PARAMETERSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014800,
        0,
        3,
        soc_TMB_DISTRIBUTOR_CI_PARAMETERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014700,
        0,
        3,
        soc_TMB_DISTRIBUTOR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2016100,
        0,
        6,
        soc_TMB_DISTRIBUTOR_COST_WEIGHTS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x02004444, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014600,
        0,
        3,
        soc_TMB_DISTRIBUTOR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_ECC_DEBUG0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201b000,
        0,
        2,
        soc_TMB_DISTRIBUTOR_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_ECC_DEBUG1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201b100,
        0,
        2,
        soc_TMB_DISTRIBUTOR_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_ECC_DEBUG_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        3,
        0x201ad00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_ECC_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201b200,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_ECC_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201b300,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201ab00,
        0,
        1,
        soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201ac00,
        0,
        1,
        soc_TMB_DISTRIBUTOR_FUNNEL_FIFO_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_HALT_CLEARr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a300,
        0,
        1,
        soc_TMB_DISTRIBUTOR_HALT_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_HALT_STATUSr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2019300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_DISTRIBUTOR_HALT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a900,
        0,
        1,
        soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201aa00,
        0,
        1,
        soc_TMB_DISTRIBUTOR_INTERFACE_FIFO_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_LB_STATSr */
        soc_block_list[104],
        soc_genreg,
        128,
        0x201b400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_DISTRIBUTOR_LB_STATSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_MEM_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014500,
        0,
        5,
        soc_TMB_DISTRIBUTOR_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2016300,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_TMB_DISTRIBUTOR_REFRESH_CI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2016200,
        0,
        1,
        soc_TMB_DISTRIBUTOR_REFRESH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2017300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_DISTRIBUTOR_REFRESH_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a700,
        0,
        1,
        soc_TMB_DISTRIBUTOR_REFRESH_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a800,
        0,
        1,
        soc_TMB_DISTRIBUTOR_REFRESH_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_STATUSr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2018300,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_TMB_DISTRIBUTOR_REFRESH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a400,
        0,
        1,
        soc_TMB_DISTRIBUTOR_REFRESH_TIMER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_SCHEDULER_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a500,
        0,
        3,
        soc_TMB_DISTRIBUTOR_SCHEDULER_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x201a600,
        0,
        3,
        soc_TMB_DISTRIBUTOR_SCHEDULER_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_GLOBAL_TABLE_CHAIN_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        64,
        0x2010300,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TMB_GLOBAL_TABLE_CHAIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_GLOBAL_TABLE_DEADLINE_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        64,
        0x2008300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_GLOBAL_TABLE_DEADLINE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_GLOBAL_TABLE_ENTRY_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        64,
        0x2000300,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TMB_GLOBAL_TABLE_ENTRY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_GLOBAL_TABLE_LAYOUT_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        64,
        0x2004300,
        SOC_REG_FLAG_ARRAY,
        6,
        soc_TMB_GLOBAL_TABLE_LAYOUT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        64,
        0x200c300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_GLOBAL_TABLE_SCRAMBLER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ADJUST_HIGH_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        8,
        0x2026c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ADJUST_LOW_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        8,
        0x2026400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_BYPASS_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2027400,
        0,
        1,
        soc_TMA_HASH_BYPASS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ECC_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2027f00,
        0,
        4,
        soc_TMA_HASH_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ECC_DEBUG_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        8,
        0x2027700,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ECC_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028000,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_ECC_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2028100,
        0,
        2,
        soc_TMA_HASH_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_MEM_TM_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2027500,
        0,
        1,
        soc_TMA_HASH_MEM_TM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_HASH_RCNT_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2027600,
        0,
        1,
        soc_TMA_DIRECT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_ECC_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2030200,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_ECC_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2031300,
        0,
        2,
        soc_TMA_PM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_ECC_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2031400,
        0,
        2,
        soc_TMB_COMPLETION_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_ECC_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2031200,
        0,
        4,
        soc_TMA_PM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_RCNT_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014400,
        0,
        1,
        soc_TMB_KEYBUFFER_RCNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_TM_CONTROLr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2031500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_KEYBUFFER_WCNT_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2014300,
        0,
        1,
        soc_TMB_KEYBUFFER_WCNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_LB_PERF_MON_COUNTERr */
        soc_block_list[104],
        soc_genreg,
        4,
        0x2014d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_LB_PERF_MON_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_LB_PERF_MON_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        4,
        0x2014900,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_TMB_LB_PERF_MON_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_PD_ASSIST_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_CM_PD_ASSIST_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_PER_CI_COST_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2015100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_PER_CI_COST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_PER_CI_REFRESH_DELAYr */
        soc_block_list[104],
        soc_genreg,
        16,
        0x2032500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_PER_CI_REFRESH_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024300,
        0,
        4,
        soc_TMB_UPDATER_BULK_DELETE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_118_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025600,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_118_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025300,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025400,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025500,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025a00,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_118_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025700,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025800,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025900,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_DATA_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_EVENTr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024400,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_EVENT_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024500,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024a00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_159_128r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024b00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_175_160r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024c00,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_175_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024700,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024800,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024900,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025000,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025100,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025200,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_175_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024d00,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024e00,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024f00,
        0,
        1,
        soc_TMB_UPDATER_BULK_DELETE_KEY_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_BULK_DELETE_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024600,
        0,
        2,
        soc_TMB_UPDATER_BULK_DELETE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_CMD_FIFO_DEPTHr */
        soc_block_list[104],
        soc_genreg,
        2,
        0x2023b00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_UPDATER_CMD_FIFO_DEPTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_CREDIT_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025e00,
        0,
        2,
        soc_TMB_UPDATER_DS_ARB_CREDIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xffff0001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025c00,
        0,
        2,
        soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025d00,
        0,
        2,
        soc_TMB_UPDATER_DS_ARB_DEADLINE_CONFIGBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025b00,
        0,
        8,
        soc_TMB_UPDATER_DS_ARB_PRIORITY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00053977, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2025f00,
        0,
        2,
        soc_TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_DS_ARB_WR_CREDIT_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2026000,
        0,
        2,
        soc_TMB_UPDATER_DS_ARB_RD_CREDIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ECC_DEBUG0r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033500,
        0,
        20,
        soc_TMB_UPDATER_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ECC_DEBUG1r */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033600,
        0,
        8,
        soc_TMB_UPDATER_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ECC_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033800,
        0,
        2,
        soc_TMA_PM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ECC_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033900,
        0,
        2,
        soc_TMB_COMPLETION_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ECC_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033700,
        0,
        4,
        soc_TMA_PM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ERRORr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2026100,
        0,
        4,
        soc_TMB_UPDATER_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_ERROR_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2026200,
        0,
        4,
        soc_TMB_UPDATER_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FIFO_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023400,
        0,
        3,
        soc_TMB_UPDATER_FIFO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x100bff7f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FIFO_POP_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023700,
        0,
        3,
        soc_TMB_UPDATER_FIFO_POP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FIFO_POP_STATUS_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023800,
        0,
        3,
        soc_TMB_UPDATER_FIFO_POP_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FIFO_PUSH_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023900,
        0,
        10,
        soc_TMB_UPDATER_FIFO_PUSH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FIFO_PUSH_STATUS_MASKr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023a00,
        0,
        10,
        soc_TMB_UPDATER_FIFO_PUSH_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FREE_CHAIN_FIFO_DEPTHr */
        soc_block_list[104],
        soc_genreg,
        4,
        0x2023e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_UPDATER_CMD_FIFO_DEPTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2023d00,
        0,
        4,
        soc_TMB_UPDATER_FREE_CHAIN_FIFO_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_LR_EML_CONFIGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2024200,
        0,
        1,
        soc_TMB_UPDATER_LR_EML_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_LR_EML_STATUSr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2026300,
        0,
        1,
        soc_TMB_UPDATER_LR_EML_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_MEM_DEBUGr */
        soc_block_list[104],
        soc_genreg,
        1,
        0x2033a00,
        0,
        5,
        soc_TMB_UPDATER_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr */
        soc_block_list[104],
        soc_genreg,
        2,
        0x2023500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TMB_UPDATER_RSP_FIFO_INACTIVITY_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TMCAr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x47,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TMCA_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TMCA_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TMCA_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TMCA_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TMCA_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TMCA_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TMCA_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TMCA_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x47,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TMCA_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TMCA_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TMCA_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TMCA_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TMCA_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x47,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TMCA_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TMCA_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TMCA_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMCA_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TMCA_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TMCA_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TMCA_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TMCA_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TMCA_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TMCA_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TMCA_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TMCA_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TMCA_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TMCA_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TMCA_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TMCA_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x47,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TMCLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TMCL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TMCL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TMCL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TMCL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TMCL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TMCL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TMCL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TMCL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TMCL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TMCL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TMCL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TMCL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TMCL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TMCL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TMCL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TMCL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMCL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TMCL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TMCL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TMCL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TMCL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TMCL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TMCL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TMCL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TMCL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TMCL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TMCL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TMCL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TMCL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x52,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TMGVr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TMGV_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TMGV_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TMGV_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TMGV_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TMGV_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TMGV_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TMGV_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TMGV_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TMGV_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x3f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TMGV_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TMGV_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TMGV_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TMGV_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TMGV_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TMGV_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TMGV_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TMGV_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TMGV_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TMGV_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TMGV_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TMGV_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TMGV_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TMGV_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TMGV_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TMGV_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TMGV_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TMGV_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TMGV_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TMGV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TMGV_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TMON_ADC_STS0r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f398,
        SOC_REG_FLAG_RO,
        3,
        soc_TMON_ADC_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TMON_CTRL0r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f3a4,
        0,
        2,
        soc_TMON_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TMON_CTRL1r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f3a8,
        0,
        3,
        soc_TMON_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_CACHE_HIT_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000800,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_CACHE_PENDING_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000900,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_TM_QE_CONFIGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000100,
        0,
        8,
        soc_TM_QE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x01008080, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_CONFIG_BCM88030_B0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000100,
        0,
        10,
        soc_TM_QE_CONFIG_BCM88030_B0r_fields,
        SOC_RESET_VAL_DEC(0x01008080, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DC_PTRSr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002300,
        0,
        3,
        soc_TM_QE_DC_PTRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DC_SPACEr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002000,
        0,
        1,
        soc_TM_QE_DC_SPACEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000f00,
        0,
        7,
        soc_TM_QE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DRAM_ECC_CLEAN_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DRAM_REQ_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000700,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_REQ_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_CAPT0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002e00,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_CAPT1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002f00,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_CAPT2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003000,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002600,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_COUNTERr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002700,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_MASK0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002b00,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_MASK1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002c00,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_MASK2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002d00,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_VALUE0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002800,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_VALUE1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002900,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_DS_QE_TRACE_FIELD_VALUE2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002a00,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_ECC_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000600,
        0,
        4,
        soc_TM_QE_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_EML_CHAIN_HIT_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000b00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_EML_FIRST_HIT_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000a00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_EML_SPLITCHAIN_HIT_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_TM_QE_ERRORr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000d00,
        0,
        5,
        soc_TM_QE_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_ERROR_BCM88030_B0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000d00,
        0,
        7,
        soc_TM_QE_ERROR_BCM88030_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
    { /* SOC_REG_INT_TM_QE_ERROR_MASKr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000e00,
        0,
        5,
        soc_TM_QE_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_ERROR_MASK_BCM88030_B0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000e00,
        0,
        7,
        soc_TM_QE_ERROR_MASK_BCM88030_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_DEPTHr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_TM_QE_FIFO_DEPTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_MAX_DEPTHr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001f00,
        0,
        2,
        soc_TM_QE_FIFO_MAX_DEPTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_OVERFLOW_ERRORr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001000,
        0,
        26,
        soc_TM_QE_FIFO_OVERFLOW_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_OVERFLOW_ERROR_MASKr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001100,
        0,
        26,
        soc_TM_QE_FIFO_OVERFLOW_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_PARITY_ERRORr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001400,
        0,
        25,
        soc_TM_QE_FIFO_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_PARITY_ERROR_MASKr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001500,
        0,
        25,
        soc_TM_QE_FIFO_PARITY_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_UNDERFLOW_ERRORr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001200,
        0,
        26,
        soc_TM_QE_FIFO_UNDERFLOW_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_FIFO_UNDERFLOW_ERROR_MASKr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001300,
        0,
        26,
        soc_TM_QE_FIFO_UNDERFLOW_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_HASH_ADJUST_HIGH_CONFIGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_TMA_HASH_ADJUST_HIGH_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_HASH_ADJUST_LOW_CONFIGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_TM_QE_HASH_ADJUST_LOW_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_MEM_ECC_DEBUG_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000500,
        0,
        8,
        soc_TM_QE_MEM_ECC_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000079fb, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_MEM_TM_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000400,
        0,
        3,
        soc_TM_QE_MEM_TM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_MIN_DC_SPACEr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002100,
        0,
        1,
        soc_TM_QE_MIN_DC_SPACEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_NUM_TAGS_EMPTYr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002200,
        0,
        2,
        soc_TM_QE_NUM_TAGS_EMPTYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_PD_ASSIST_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_CM_PD_ASSIST_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_REQ_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_CAPT0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003900,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_CAPT1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003a00,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_CAPT2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003b00,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_CONTROLr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003100,
        0,
        3,
        soc_CO_TRACE_IF_OCM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_COUNTERr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003200,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_MASK0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003600,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_MASK1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_MASK2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003800,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_VALUE0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003300,
        0,
        4,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_VALUE1r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_QE_DS_TRACE_FIELD_VALUE2r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003500,
        0,
        2,
        soc_TM_QE_DS_QE_TRACE_FIELD_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_TRACE_STATUSr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002400,
        0,
        2,
        soc_TM_QE_TRACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_TRACE_STATUS_MASKr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2002500,
        0,
        2,
        soc_TM_QE_TRACE_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_DATA_118_96r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_TM_QE_V6_COLLISION_DATA_118_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_DATA_31_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_CO_INJECT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_DATA_63_32r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004100,
        0,
        1,
        soc_CO_INJECT_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_DATA_95_64r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004200,
        0,
        1,
        soc_TM_QE_V6_COLLISION_DATA_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_ENTRY_NUMr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004400,
        0,
        1,
        soc_TM_QE_DS_QE_TRACE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_KEY_126_96r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003f00,
        0,
        1,
        soc_TM_QE_V6_COLLISION_KEY_126_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_KEY_31_0r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_KEY_63_32r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_KEY_95_64r */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_TMA_KEYPLODER_TRACE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_V6_COLLISION_TABr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_TM_QE_V6_COLLISION_TABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_XT_REQ0_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001900,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_XT_REQ1_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_XT_REQ2_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001b00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_XT_REQ3_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001c00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TM_QE_XT_REQ4_CNT_DEBUGr */
        soc_block_list[109],
        soc_genreg,
        1,
        0x2001d00,
        0,
        1,
        soc_TM_QE_CACHE_HIT_CNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TM_RESEQMEMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001300,
        0,
        2,
        soc_TM_RESEQMEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TM_RESEQMEM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001300,
        0,
        1,
        soc_TM_RESEQMEM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TM_RESEQMEM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001300,
        0,
        2,
        soc_TM_RESEQMEM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TM_RESEQMEM_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        1,
        0x16801300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TNCLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TNCL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TNCL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TNCL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TNCL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TNCL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TNCL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TNCL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TNCL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TNCL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TNCL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TNCL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TNCL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TNCL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TNCL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TNCL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TNCL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TNCL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TNCL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TNCL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TNCL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TNCL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TNCL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TNCL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TNCL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TNCL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x8000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TNCL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TNCL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TNCL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TNCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TNCL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x63,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOD_TIME_OFFSETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2117800,
        0,
        1,
        soc_TOD_TIME_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_ARS_WRAP_CLK_PMB_ENr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        17,
        soc_TOP_ARS_WRAP_CLK_PMB_ENr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_ARS_WRAP_CLK_PMB_EN_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009d00,
        0,
        20,
        soc_TOP_ARS_WRAP_CLK_PMB_EN_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_ARS_WRAP_CLK_PMB_EN_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004500,
        0,
        14,
        soc_TOP_ARS_WRAP_CLK_PMB_EN_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_AVS_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007c00,
        0,
        3,
        soc_TOP_AVS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_AVS_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200cc00,
        0,
        13,
        soc_TOP_AVS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_AVS_INTR_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091500,
        SOC_REG_FLAG_RO,
        10,
        soc_TOP_AVS_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_AVS_INTR_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200cd00,
        SOC_REG_FLAG_RO,
        14,
        soc_TOP_AVS_INTR_STATUS_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_AVS_SEL_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2074c00,
        0,
        2,
        soc_TOP_AVS_SEL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_AVS_SEL_REG_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2074c00,
        0,
        2,
        soc_TOP_AVS_SEL_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_AVS_SEL_REG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2083400,
        0,
        2,
        soc_TOP_AVS_SEL_REG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_AVS_TMON_RESULTr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_AVS_TMON_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009500,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00008c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009500,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003f00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009a00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207cc00,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207cc00,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009a00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004300,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004000,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00008c8c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004100,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004200,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004300,
        0,
        16,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x05800000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004a00,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x0200c735, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004b00,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004c00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x11a40000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004d00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004700,
        0,
        9,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x04007d19, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001b00,
        0,
        11,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c007d19, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004800,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001c00,
        0,
        17,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001d00,
        0,
        15,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004a00,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x0233f43d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001e00,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x02f172bd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001f00,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004c00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x11a4002a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002000,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0200022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002100,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006200,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC0_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006b00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC0_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC0_PLL_STATUS_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002b00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC0_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009600,
        0,
        1,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009700,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00008c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207bc00,
        0,
        1,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207bc00,
        0,
        1,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009600,
        0,
        1,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c000,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003c00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c000,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c000,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009700,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009700,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000f20, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004100,
        0,
        2,
        soc_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009b00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d000,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d000,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009b00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004400,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004400,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00008c8c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004500,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004600,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004700,
        0,
        16,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x05800000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005300,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x0200c735, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005400,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005500,
        0,
        2,
        soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0xd1a00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005600,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005000,
        0,
        9,
        soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x04047d7d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005000,
        0,
        9,
        soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x0404797d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002200,
        0,
        11,
        soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c04797d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005100,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002300,
        0,
        17,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002400,
        0,
        15,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005300,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x0233f43d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002500,
        0,
        10,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x02f172bd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002600,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005500,
        0,
        2,
        soc_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0xd1a0002a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002700,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0200022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_7_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006300,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC1_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC1_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC1_PLL_STATUS_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_BROAD_SYNC1_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80030,
        0,
        14,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80031,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80032,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80033,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80034,
        0,
        10,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_BROAD_SYNC_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80042,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BROAD_SYNC_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b000,
        0,
        4,
        soc_TOP_BS_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000096, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b400,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        3,
        soc_TOP_TS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c000,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c100,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x005dc810, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c300,
        0,
        13,
        soc_TOP_BS_PLL0_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b000,
        0,
        4,
        soc_TOP_BS_PLL0_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000096, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034c00,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b000,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004000,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0xe000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffdff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034d00,
        0,
        5,
        soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004100,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034e00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004200,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013ff3ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        18,
        soc_TOP_BS_PLL0_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        17,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x05000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034f00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004300,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffc57, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c000,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035000,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c000,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a3a200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f77f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_5_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c100,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00dea213, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035100,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004500,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_6_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a0020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004600,
        0,
        9,
        soc_TOP_BS_PLL0_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3ff7ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_7_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c300,
        0,
        15,
        soc_TOP_BS_PLL0_CTRL_7_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0807a00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_7_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c300,
        0,
        15,
        soc_TOP_BS_PLL0_CTRL_7_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035300,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_CTRL_7_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004700,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL0_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL0_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078000,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078400,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078800,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        0,
        3,
        soc_TOP_TS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079000,
        0,
        7,
        soc_TOP_BS_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079100,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x005dc810, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079300,
        0,
        13,
        soc_TOP_BS_PLL0_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078000,
        0,
        4,
        soc_TOP_BS_PLL1_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000096, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078000,
        0,
        4,
        soc_TOP_BS_PLL1_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000096, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035500,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d400,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004900,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0xe000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffdff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078400,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035600,
        0,
        5,
        soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d800,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004a00,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078800,
        0,
        7,
        soc_TOP_BS_PLL1_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078800,
        0,
        7,
        soc_TOP_BS_PLL1_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035700,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204dc00,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004b00,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013ff3ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        0,
        18,
        soc_TOP_BS_PLL0_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        0,
        17,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x05000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035800,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204e000,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004c00,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffc57, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079000,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079000,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035900,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204e400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004d00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a3a200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f77f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_5_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079100,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00dea213, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035a00,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004e00,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_6_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a0020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035b00,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004f00,
        0,
        9,
        soc_TOP_BS_PLL0_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3ff7ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_7_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079300,
        0,
        15,
        soc_TOP_BS_PLL0_CTRL_7_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0807a00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_7_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079300,
        0,
        15,
        soc_TOP_BS_PLL0_CTRL_7_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035c00,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_CTRL_7_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005000,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_BS_PLL1_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035d00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204e800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_BS_PLL1_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b000,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b400,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        6,
        soc_TOP_BS_PLL_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c000,
        0,
        7,
        soc_TOP_BS_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033d00,
        0,
        6,
        soc_TOP_BS_PLL_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b000,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033800,
        0,
        15,
        soc_TOP_BS_PLL_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b400,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033900,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204b800,
        0,
        6,
        soc_TOP_BS_PLL_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe01fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033a00,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204bc00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033b00,
        0,
        6,
        soc_TOP_BS_PLL_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c000,
        0,
        7,
        soc_TOP_BS_PLL_CTRL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001490, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033c00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_BS_PLL_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033e00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80038,
        0,
        14,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80039,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8003a,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8003b,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8003c,
        0,
        6,
        soc_TOP_CES_PLL_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8003d,
        0,
        7,
        soc_TOP_CES_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CES_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80043,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_CES_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CI_DDR_PHY_REG_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e500,
        0,
        6,
        soc_TOP_CI_DDR_PHY_REG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CI_DDR_PHY_REG_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e600,
        0,
        1,
        soc_CI_MEM_ACC_DATA0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CI_PHY_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e300,
        0,
        7,
        soc_TOP_CI_PHY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CI_PHY_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e400,
        0,
        4,
        soc_TOP_CI_PHY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PCGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076400,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PCGr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PCG_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c400,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PCG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PCG_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PCGr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PCG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076400,
        0,
        20,
        soc_TOP_CLOCKING_ENFORCE_PCG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PCG_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008900,
        0,
        20,
        soc_TOP_CLOCKING_ENFORCE_PCG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076000,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PSGr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032400,
        0,
        27,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032400,
        0,
        29,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032400,
        0,
        22,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c300,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038300,
        0,
        23,
        soc_TOP_CLOCKING_ENFORCE_PSGr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076000,
        0,
        22,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CLOCKING_ENFORCE_PSG_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008800,
        0,
        22,
        soc_TOP_CLOCKING_ENFORCE_PSG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CMICD_IOPAD_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207e000,
        0,
        20,
        soc_TOP_CMICD_IOPAD_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x0b0b2b0b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CMICD_IOPAD_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207e100,
        0,
        16,
        soc_TOP_CMICD_IOPAD_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0f0f0f00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CMICD_IOPAD_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207e200,
        0,
        20,
        soc_TOP_CMICD_IOPAD_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x0f0d0f0f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CMICD_IOPAD_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207e300,
        0,
        15,
        soc_TOP_CMICD_IOPAD_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x000d0d0d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_CLK_FREQ_SELr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075c00,
        0,
        4,
        soc_TOP_CORE_CLK_FREQ_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_CLK_FREQ_SEL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c200,
        0,
        4,
        soc_TOP_CORE_CLK_FREQ_SEL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_CLK_FREQ_SEL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038200,
        0,
        4,
        soc_TOP_CORE_CLK_FREQ_SEL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_CLK_FREQ_SEL_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075c00,
        0,
        8,
        soc_TOP_CORE_CLK_FREQ_SEL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_CLK_FREQ_SEL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008600,
        0,
        8,
        soc_TOP_CORE_CLK_FREQ_SEL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036a00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203aa00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        6,
        soc_TOP_CORE_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        12,
        soc_TOP_CORE_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        7,
        soc_TOP_CORE_PLL0_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        12,
        soc_TOP_CORE_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        11,
        soc_TOP_CORE_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001400,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013ff3ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001500,
        0,
        18,
        soc_TOP_CORE_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00004003, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffc77, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001600,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a3a200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f77f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001700,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001800,
        0,
        9,
        soc_TOP_BS_PLL0_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3ff7ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_10r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001900,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_11r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_TOP_CORE_PLL0_CTRL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000f00,
        0,
        12,
        soc_TOP_CORE_PLL0_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0xe4030003, 0x00000000)
        SOC_RESET_MASK_DEC(0xfdff1fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001000,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x04030003, 0x00000000)
        SOC_RESET_MASK_DEC(0x1dff1dff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001100,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fdff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001200,
        0,
        4,
        soc_TOP_CORE_PLL0_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001dff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001300,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100882, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f03fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80020,
        0,
        14,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80021,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80022,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80023,
        0,
        7,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80024,
        0,
        4,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80025,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003600,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003000,
        0,
        14,
        soc_IPROC_WRAP_IPROC_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000f00,
        0,
        14,
        soc_IPROC_WRAP_IPROC_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003000,
        0,
        14,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003100,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001000,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003100,
        0,
        4,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003200,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001100,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003200,
        0,
        4,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003300,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001200,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003300,
        0,
        7,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003400,
        0,
        6,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001300,
        0,
        6,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003400,
        0,
        4,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003500,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003500,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001400,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003500,
        0,
        8,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80040,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_CORE_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006900,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_CORE_PLL0_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUS_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002900,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_CORE_PLL0_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_CORE_PLL0_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL0_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001b00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        6,
        soc_TOP_CORE_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        0,
        13,
        soc_TOP_CORE_PLL1_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039c00,
        0,
        7,
        soc_TOP_CORE_PLL0_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040000,
        0,
        12,
        soc_TOP_CORE_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040400,
        0,
        11,
        soc_TOP_CORE_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL1_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        4,
        soc_TOP_CORE_PLL_CTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039c00,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040000,
        0,
        5,
        soc_TOP_CORE_PLL_CTRL8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040400,
        0,
        5,
        soc_TOP_CORE_PLL_CTRL9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL3_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL3_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL4_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL4_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL4_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL4_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL4_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL4_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL5_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        10,
        soc_TOP_CORE_PLL_CTRL5_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL5_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        10,
        soc_TOP_CORE_PLL_CTRL5_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL5_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        4,
        soc_TOP_CORE_PLL_CTRL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL5_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        0,
        4,
        soc_TOP_CORE_PLL_CTRL5_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL6_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL6_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL6_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL6_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000085, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        7,
        soc_TOP_CORE_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031700,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031200,
        0,
        3,
        soc_TOP_CORE_PLL_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030b00,
        0,
        4,
        soc_TOP_CORE_PLL_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031300,
        0,
        12,
        soc_TOP_CORE_PLL_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030c00,
        0,
        12,
        soc_TOP_CORE_PLL_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        4,
        soc_TOP_CORE_PLL_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030d00,
        0,
        6,
        soc_TOP_CORE_PLL_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031500,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030e00,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031600,
        0,
        5,
        soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030f00,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CORE_PLL_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CORE_PLL_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_CPU2TAP_MEM_TMr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2087000,
        0,
        3,
        soc_TOP_CPU2TAP_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_CPU2TAP_MEM_TM_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005500,
        0,
        3,
        soc_TOP_CPU2TAP_MEM_TM_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_CPU2TAP_MEM_TM_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203e100,
        0,
        2,
        soc_TOP_CPU2TAP_MEM_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_CPU2TAP_MEM_TM_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a200,
        0,
        2,
        soc_TOP_CPU2TAP_MEM_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_CPU2TAP_MEM_TM_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a700,
        0,
        3,
        soc_TOP_CPU2TAP_MEM_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005000,
        0,
        14,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005100,
        0,
        4,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005200,
        0,
        4,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005300,
        0,
        4,
        soc_TOP_DDR_PLL0_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005400,
        0,
        10,
        soc_TOP_DDR_PLL0_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005500,
        0,
        3,
        soc_TOP_DDR_PLL0_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DDR_PLL0_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DDR_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_DEV_REV_IDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800a0,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DEV_REV_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DEV_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DEV_REV_ID_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004600,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_DEV_REV_ID_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DEV_REV_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_DEV_REV_ID_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_DEV_REV_ID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_DEV_REV_ID_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030000,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_DEV_REV_ID_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_DEV_REV_ID_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000000,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_DEV_REV_ID_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_DPLL_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036b00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_DPLL_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203ab00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_FREQUENCY_SWITCH_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_FREQUENCY_SWITCH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_FREQUENCY_SWITCH_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008700,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_FREQUENCY_SWITCH_STATUS_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2082c00,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2083000,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030d00,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a500,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a600,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_SELr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_TOP_FUNC_DEBUG_STATUS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_SEL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030c00,
        0,
        2,
        soc_TOP_FUNC_DEBUG_STATUS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_FUNC_DEBUG_STATUS_SEL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a400,
        0,
        2,
        soc_TOP_FUNC_DEBUG_STATUS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GMII_IO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a200,
        0,
        2,
        soc_TOP_GMII_IO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPHY_ENERGY_DET_APDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207de00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_GPHY_ENERGY_DET_APDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPHY_ENERGY_DET_MASKEDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207df00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_GPHY_ENERGY_DET_APDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPHY_ENERGY_DET_RAWr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207dd00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_GPHY_ENERGY_DET_APDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPHY_INTR_ENr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207db00,
        0,
        1,
        soc_TOP_GPHY_INTR_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPHY_INTR_STSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207dc00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_GPHY_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_HYS_EN_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a000,
        0,
        2,
        soc_TOP_GPIO_HYS_EN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_HYS_EN_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a000,
        0,
        2,
        soc_TOP_GPIO_HYS_EN_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_GPIO_PULL_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079c00,
        0,
        17,
        soc_TOP_GPIO_PULL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_PULL_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079c00,
        0,
        32,
        soc_TOP_GPIO_PULL_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_PULL_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079c00,
        0,
        32,
        soc_TOP_GPIO_PULL_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL0_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079d00,
        0,
        2,
        soc_TOP_GPIO_SEL0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL0_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079d00,
        0,
        2,
        soc_TOP_GPIO_SEL0_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL1_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079e00,
        0,
        2,
        soc_TOP_GPIO_SEL1_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL1_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079e00,
        0,
        2,
        soc_TOP_GPIO_SEL1_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL2_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079f00,
        0,
        2,
        soc_TOP_GPIO_SEL2_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_SEL2_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079f00,
        0,
        2,
        soc_TOP_GPIO_SEL2_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_GPIO_SLEW_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a100,
        0,
        2,
        soc_TOP_GPIO_SLEW_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_GPIO_SLEW_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a100,
        0,
        2,
        soc_TOP_GPIO_SLEW_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076800,
        0,
        8,
        soc_TOP_HW_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075c00,
        0,
        8,
        soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c300,
        0,
        8,
        soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075c00,
        0,
        8,
        soc_TOP_HW_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c300,
        0,
        8,
        soc_TOP_HW_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c500,
        0,
        8,
        soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038500,
        0,
        8,
        soc_TOP_HW_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076800,
        0,
        8,
        soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008a00,
        0,
        8,
        soc_TOP_HW_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076c00,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076000,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c400,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076000,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c400,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c600,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038600,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076c00,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_DEBUG_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008b00,
        0,
        7,
        soc_TOP_HW_TAP_MEM_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077000,
        0,
        8,
        soc_TOP_HW_TAP_MEM_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80ff80ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c600,
        0,
        2,
        soc_TOP_HW_TAP_MEM_ECC_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077000,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff80ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2083800,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff80ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_0_BCM56965_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077000,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_0_BCM56965_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008c00,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_0_BCM56965_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_1_BCM56965_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2083800,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_1_BCM56965_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008d00,
        0,
        5,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_1_BCM56965_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076400,
        0,
        8,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076400,
        0,
        8,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c500,
        0,
        7,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076400,
        0,
        8,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_CTRL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c500,
        0,
        8,
        soc_TOP_HW_TAP_MEM_ECC_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077400,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c700,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c600,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c900,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038900,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077400,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_ECC_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008e00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_HW_TAP_MEM_ECC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_IF_ECC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038700,
        0,
        4,
        soc_TOP_HW_TAP_MEM_IF_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_IF_ECC_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c700,
        0,
        4,
        soc_TOP_HW_TAP_MEM_IF_ECC_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_OTP_ECC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        0,
        4,
        soc_TOP_HW_TAP_MEM_OTP_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_MEM_OTP_ECC_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c800,
        0,
        4,
        soc_TOP_HW_TAP_MEM_OTP_ECC_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2076c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c700,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203ca00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_HW_TAP_READ_VALID_DEBUG_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008f00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_HW_TAP_READ_VAILD_DEBUG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_INTR_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035700,
        0,
        28,
        soc_TOP_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_INTR_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038200,
        0,
        28,
        soc_TOP_INTR_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_INT_REV_ID_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2074c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_INT_REV_ID_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_INT_REV_ID_REG_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203be00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_INT_REV_ID_REG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_INT_REV_ID_REG_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037e00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_INT_REV_ID_REG_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_INT_REV_ID_REG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2074c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_INT_REV_ID_REG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_INT_REV_ID_REG_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_INT_REV_ID_REG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_GPIO_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030900,
        0,
        6,
        soc_TOP_IPROC_GPIO_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052c00,
        0,
        14,
        soc_TOP_IPROC_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2053000,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2053400,
        0,
        7,
        soc_TOP_IPROC_PLL_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2053800,
        0,
        3,
        soc_TOP_IPROC_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2053c00,
        0,
        10,
        soc_TOP_IPROC_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036300,
        0,
        11,
        soc_TOP_IPROC_PLL_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036400,
        0,
        6,
        soc_TOP_IPROC_PLL_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002300,
        0,
        6,
        soc_TOP_IPROC_PLL_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002400,
        0,
        1,
        soc_TOP_IPROC_PLL_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002500,
        0,
        8,
        soc_TOP_IPROC_PLL_CTRL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_10r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002600,
        0,
        4,
        soc_TOP_IPROC_PLL_CTRL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_11r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002700,
        0,
        4,
        soc_TOP_IPROC_PLL_CTRL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035e00,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001c00,
        0,
        11,
        soc_TOP_IPROC_PLL_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035f00,
        0,
        5,
        soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001d00,
        0,
        18,
        soc_TOP_IPROC_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036000,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001e00,
        0,
        7,
        soc_TOP_IPROC_PLL_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036100,
        0,
        7,
        soc_TOP_IPROC_PLL_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001f00,
        0,
        5,
        soc_TOP_IPROC_PLL_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036200,
        0,
        3,
        soc_TOP_IPROC_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002000,
        0,
        3,
        soc_TOP_IPROC_PLL_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002100,
        0,
        16,
        soc_TOP_IPROC_PLL_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_CTRL_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002200,
        0,
        9,
        soc_TOP_IPROC_PLL_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2054000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_IPROC_PLL_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_BKUP_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038e00,
        0,
        3,
        soc_TOP_L1_RCVD_CLK_BKUP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00014a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_BKUP_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203cd00,
        0,
        3,
        soc_TOP_L1_RCVD_CLK_BKUP_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079700,
        0,
        3,
        soc_TOP_L1_RCVD_CLK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_CONTROL_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079700,
        0,
        8,
        soc_TOP_L1_RCVD_CLK_CONTROL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038d00,
        0,
        3,
        soc_TOP_L1_RCVD_CLK_BKUP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00014a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203cc00,
        0,
        3,
        soc_TOP_L1_RCVD_CLK_BKUP_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00014a00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d000,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077c00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005700,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005900,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005a00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        11,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        10,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        11,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036600,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033f00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005300,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036700,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204cc00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005400,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034100,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204d000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005500,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038b00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2077c00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005600,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_RCVD_CLK_VALID_STATUS_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800aa,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800ab,
        SOC_REG_FLAG_RO,
        6,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200aa00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004f00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200aa00,
        SOC_REG_FLAG_RO,
        11,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ab00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005000,
        SOC_REG_FLAG_RO,
        6,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ab00,
        SOC_REG_FLAG_RO,
        10,
        soc_TOP_L1_SYNCE_CLK_LINK_STATUS_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_LCPLL_SOFT_RESET_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001400,
        0,
        2,
        soc_TOP_LCPLL_SOFT_RESET_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_LCPLL_SOFT_RESET_REG_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001400,
        0,
        2,
        soc_TOP_LCPLL_SOFT_RESET_REG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_LCPLL_SOFT_RESET_REG_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000500,
        0,
        2,
        soc_TOP_LCPLL_SOFT_RESET_REG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_LOS_SEL_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2074800,
        0,
        2,
        soc_TOP_LOS_SEL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_LVM_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2083c00,
        0,
        7,
        soc_TOP_LVM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009100,
        0,
        2,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00007d00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009100,
        0,
        2,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_FBDIV_CTRL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003d00,
        0,
        2,
        soc_TOP_MASTER_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009800,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MASTER_LCPLL_SAMPLE_DIV_CTRL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004200,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MBIST_MEM0_TM_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202ab00,
        0,
        5,
        soc_TOP_MBIST_MEM0_TM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MBIST_MEM1_TM_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202ac00,
        0,
        5,
        soc_TOP_MBIST_MEM0_TM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048000,
        0,
        14,
        soc_TOP_MCS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048400,
        0,
        8,
        soc_TOP_MCS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048800,
        0,
        6,
        soc_TOP_MCS_PLL_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048c00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049000,
        0,
        7,
        soc_TOP_MCS_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032e00,
        0,
        7,
        soc_TOP_MCS_PLL_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032f00,
        0,
        4,
        soc_TOP_MCS_PLL_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048000,
        0,
        14,
        soc_TOP_MCS_PLL_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04040000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032900,
        0,
        15,
        soc_TOP_BS_PLL_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048400,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032a00,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048800,
        0,
        6,
        soc_TOP_MCS_PLL_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032b00,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2048c00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032c00,
        0,
        7,
        soc_TOP_MCS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049000,
        0,
        7,
        soc_TOP_MCS_PLL_CTRL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x05240000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032d00,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MCS_PLL_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_TOP_MEM_PWR_DWN_BITMAP0_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a300,
        SOC_REG_FLAG_RO,
        22,
        soc_TOP_MEM_PWR_DWN_BITMAP0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MEM_PWR_DWN_BITMAP0_STATUS_BCM56450_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a300,
        SOC_REG_FLAG_RO,
        22,
        soc_TOP_MEM_PWR_DWN_BITMAP0_STATUS_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MEM_PWR_DWN_BITMAP1_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_MEM_PWR_DWN_BITMAP1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MEM_PWR_DWN_CTRL_CONFIGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a000,
        0,
        5,
        soc_TOP_MEM_PWR_DWN_CTRL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0f0ecc90, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80048,
        0,
        18,
        soc_TOP_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000e0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007000,
        0,
        15,
        soc_TOP_MISC_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007100,
        0,
        31,
        soc_TOP_MISC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00002060, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80049,
        0,
        9,
        soc_TOP_MISC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8004a,
        0,
        5,
        soc_TOP_MISC_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007400,
        0,
        17,
        soc_TOP_MISC_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007000,
        0,
        15,
        soc_TOP_MISC_CONTROL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002d00,
        0,
        10,
        soc_TOP_MISC_CONTROL_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_0_BCM56450_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007000,
        0,
        16,
        soc_TOP_MISC_CONTROL_0_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        21,
        soc_TOP_MISC_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        20,
        soc_TOP_MISC_CONTROL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        22,
        soc_TOP_MISC_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        21,
        soc_TOP_MISC_CONTROL_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007100,
        0,
        27,
        soc_TOP_MISC_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000860, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007100,
        0,
        27,
        soc_TOP_MISC_CONTROL_1_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000860, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002e00,
        0,
        16,
        soc_TOP_MISC_CONTROL_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        30,
        soc_TOP_MISC_CONTROL_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        0,
        12,
        soc_TOP_MISC_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        0,
        5,
        soc_TOP_MISC_CONTROL_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        0,
        14,
        soc_TOP_MISC_CONTROL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        0,
        10,
        soc_TOP_MISC_CONTROL_2_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007200,
        0,
        1,
        soc_DDR_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007200,
        0,
        1,
        soc_TOP_MISC_CONTROL_2_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00014a08, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002f00,
        0,
        1,
        soc_DDR_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        0,
        2,
        soc_TOP_MISC_CONTROL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56440_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80049,
        0,
        11,
        soc_TOP_MISC_CONTROL_2_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007200,
        0,
        18,
        soc_TOP_MISC_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203cb00,
        0,
        12,
        soc_TOP_MISC_CONTROL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078000,
        0,
        2,
        soc_TOP_MISC_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        0,
        6,
        soc_TOP_MISC_CONTROL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078000,
        0,
        7,
        soc_TOP_MISC_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000800,
        0,
        7,
        soc_TOP_MISC_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079a00,
        0,
        15,
        soc_TOP_MISC_CONTROL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079a00,
        0,
        14,
        soc_TOP_MISC_CONTROL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079a00,
        0,
        6,
        soc_TOP_MISC_CONTROL_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079a00,
        0,
        21,
        soc_TOP_MISC_CONTROL_3_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007300,
        0,
        13,
        soc_TOP_MISC_CONTROL_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003000,
        0,
        4,
        soc_TOP_MISC_CONTROL_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007300,
        0,
        9,
        soc_TOP_MISC_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56450_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007300,
        0,
        13,
        soc_TOP_MISC_CONTROL_3_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000900,
        0,
        3,
        soc_TOP_MISC_CONTROL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_4_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079b00,
        0,
        12,
        soc_TOP_MISC_CONTROL_4_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007400,
        0,
        32,
        soc_TOP_MISC_CONTROL_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003100,
        0,
        21,
        soc_TOP_MISC_CONTROL_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000ffc00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        31,
        soc_TOP_MISC_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0xa0100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        30,
        soc_TOP_MISC_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        30,
        soc_TOP_MISC_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x02900000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030500,
        0,
        30,
        soc_TOP_MISC_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x02900000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        30,
        soc_TOP_MISC_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000700,
        0,
        24,
        soc_TOP_MISC_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_MISC_GENERIC_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091600,
        0,
        1,
        soc_TOP_MISC_GENERIC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MISC_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80050,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MISC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_MISC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_MISC_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80051,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_MISC_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007500,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MISC_STATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003200,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_MISC_STATUS_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MISC_STATUS_0_BCM56450_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007500,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MISC_STATUS_0_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2007600,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_MISC_STATUS_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_MISC_STATUS_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079c00,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_MISC_STATUS_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000b00,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_MISC_STATUS_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000c00,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_MISC_STATUS_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        0,
        5,
        soc_TOP_MISC_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        0,
        5,
        soc_TOP_MISC_STATUS_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        0,
        5,
        soc_TOP_MISC_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        0,
        5,
        soc_TOP_MISC_STATUS_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_MISC_STATUS_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030b00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_MISC_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_MISC_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_MISC_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030700,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_MISC_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        SOC_REG_FLAG_RO,
        6,
        soc_TOP_MISC_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_MISC_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000a00,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MISC_STATUS_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_MMU_DDR_PHY_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009c00,
        0,
        6,
        soc_TOP_MMU_DDR_PHY_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a1,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a2,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a3,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00100804, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a4,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a100,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a200,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a300,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL1_CTRL3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a400,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL1_SSC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a5,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a500,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a6,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a7,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a8,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00100804, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a9,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a600,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a700,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a800,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL2_CTRL3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a900,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL2_SSC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801aa,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL2_SSC_CTRL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201aa00,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801ab,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801ac,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801ad,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2r_fields,
        SOC_RESET_VAL_DEC(0x00100804, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801ae,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201ab00,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x40000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201ac00,
        0,
        12,
        soc_TOP_MMU_PLL1_CTRL1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x48440000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201ad00,
        0,
        4,
        soc_TOP_MMU_PLL1_CTRL2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL3_CTRL3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201ae00,
        0,
        15,
        soc_TOP_MMU_PLL1_CTRL3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL3_SSC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801af,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL3_SSC_CTRL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201af00,
        0,
        4,
        soc_TOP_MMU_PLL1_SSC_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL_INITr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801a0,
        0,
        7,
        soc_TOP_MMU_PLL_INITr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL_INIT_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201a000,
        0,
        7,
        soc_TOP_MMU_PLL_INIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL_STATUS0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801b0,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MMU_PLL_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_MMU_PLL_STATUS1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x801b1,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_MMU_PLL_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL_STATUS0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201b000,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_MMU_PLL_STATUS0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_MMU_PLL_STATUS1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x201b100,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_MMU_PLL_STATUS1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_OOBFC_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030600,
        0,
        3,
        soc_TOP_OOBFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_OOBFC_CONTROL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030a00,
        0,
        3,
        soc_TOP_OOBFC_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_OSC_COUNT_STATr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_OSC_COUNT_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_OSC_COUNT_STAT_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_OSC_COUNT_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_OSC_COUNT_STAT_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_OSC_COUNT_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_OSC_COUNT_STAT_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030a00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_OSC_COUNT_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_OSC_COUNT_STAT_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000e00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_OSC_COUNT_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_OTP_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036c00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_OTP_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203ac00,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035000,
        0,
        9,
        soc_TOP_PARALLEL_LED_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_CTRL_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035000,
        0,
        9,
        soc_TOP_PARALLEL_LED_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_0_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_1_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_MIXr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_MIXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PARALLEL_LED_FAULT_STATUS_MIX_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PARALLEL_LED_FAULT_STATUS_MIX_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PLL_BYP_AND_REFCLK_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034000,
        0,
        15,
        soc_TOP_PLL_BYP_AND_REFCLK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PLL_BYP_AND_REFCLK_CONTROL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034000,
        0,
        16,
        soc_TOP_PLL_BYP_AND_REFCLK_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2078c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079000,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2079800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PM_PORT_EN_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PM_PORT_EN_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009000,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009100,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PM_PORT_EN_STATUS_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_PM_PORT_EN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_0_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2080400,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037600,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034e00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009a00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_1_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2080800,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_1_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037700,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_1_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034f00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_1_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009b00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_2_1_0_DAC_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037f00,
        0,
        4,
        soc_TOP_PVTMON_2_1_0_DAC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_2_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2080c00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_2_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037800,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_2_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035000,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_2_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009c00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_3_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2081000,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_3_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037900,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_3_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035100,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_3_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009d00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_4_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2081400,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_4_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037a00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_4_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035200,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_4_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009e00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_5_4_3_DAC_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        4,
        soc_TOP_PVTMON_5_4_3_DAC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_5_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2081800,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_5_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037b00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_5_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035300,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_5_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009f00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_6_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2081c00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_6_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037c00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_6_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035400,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_6_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a000,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_7_6_DAC_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038100,
        0,
        3,
        soc_TOP_PVTMON_7_6_DAC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_7_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2082000,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_7_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037d00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_7_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035500,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_7_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a100,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_8_INTR_THRESHOLDr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2082400,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_8_INTR_THRESHOLD_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037e00,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_8_INTR_THRESHOLD_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035600,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLD_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_8_INTR_THRESHOLD_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a200,
        0,
        3,
        soc_TOP_PVTMON_0_INTR_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_CALIBRATIONr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PVTMON_CALIBRATIONr_fields,
        SOC_RESET_VAL_DEC(0x000002c3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_CALIBRATION_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PVTMON_CALIBRATION_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002c3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CALIBRATION_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_PVTMON_CALIBRATION_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002c3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        9,
        soc_TOP_PVTMON_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        4,
        soc_TOP_PVTMON_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        14,
        soc_TOP_PVTMON_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        9,
        soc_TOP_PVTMON_CTRL_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        15,
        soc_TOP_PVTMON_CTRL_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008100,
        0,
        15,
        soc_TOP_PVTMON_CTRL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008100,
        0,
        15,
        soc_TOP_PVTMON_CTRL_0_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003600,
        0,
        15,
        soc_TOP_PVTMON_CTRL_0_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008100,
        0,
        9,
        soc_TOP_PVTMON_CTRL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x001d2003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036900,
        0,
        14,
        soc_TOP_PVTMON_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        9,
        soc_TOP_PVTMON_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034200,
        0,
        14,
        soc_TOP_PVTMON_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050000,
        0,
        14,
        soc_TOP_PVTMON_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005b00,
        0,
        12,
        soc_TOP_PVTMON_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        6,
        soc_TOP_PVTMON_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        8,
        soc_TOP_PVTMON_CTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        4,
        soc_TOP_PVTMON_CTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        8,
        soc_TOP_PVTMON_CTRL_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008200,
        0,
        5,
        soc_TOP_PVTMON_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003700,
        0,
        5,
        soc_TOP_PVTMON_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008200,
        0,
        4,
        soc_TOP_PVTMON_CTRL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036a00,
        0,
        5,
        soc_TOP_PVTMON_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034300,
        0,
        5,
        soc_TOP_PVTMON_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050400,
        0,
        4,
        soc_TOP_PVTMON_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005c00,
        0,
        13,
        soc_TOP_PVTMON_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_INTR_MASKr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2080000,
        0,
        19,
        soc_TOP_PVTMON_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_INTR_MASK_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009900,
        0,
        19,
        soc_TOP_PVTMON_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_INTR_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2082800,
        0,
        19,
        soc_TOP_PVTMON_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_INTR_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a300,
        0,
        19,
        soc_TOP_PVTMON_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_MASKr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034d00,
        0,
        26,
        soc_TOP_PVTMON_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_MASK_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037500,
        0,
        26,
        soc_TOP_PVTMON_MASK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051400,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052400,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_PVTMON_RESULT_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_PVTMON_RESULT_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ff00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036b00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005d00,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_PVTMON_RESULT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008900,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003b00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ff00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008900,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005e00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008a00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036d00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034600,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005f00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008b00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036e00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051400,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034700,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036f00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_PVTMON_RESULT_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006100,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_5_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034900,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_5_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2051c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006200,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037100,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_6_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_6_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006300,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037200,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_7_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034b00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_7_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_7_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_8_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037300,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_8_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_8_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2052800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_PVTMON_RESULT_8_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_PVTMON_RESULT_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_PVTMON_VDAC_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008400,
        0,
        2,
        soc_TOP_PVTMON_VDAC_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_PVTMON_VDAC_DATA_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008400,
        0,
        2,
        soc_TOP_PVTMON_VDAC_DATA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_PVTMON_VDAC_DATA_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003900,
        0,
        2,
        soc_TOP_PVTMON_VDAC_DATA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_QGPHY_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033800,
        0,
        6,
        soc_TOP_QGPHY_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_QGPHY_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033c00,
        0,
        7,
        soc_TOP_QGPHY_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_QGPHY_CTRL_0_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033800,
        0,
        6,
        soc_TOP_QGPHY_CTRL_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_QGPHY_CTRL_1_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033c00,
        0,
        7,
        soc_TOP_QGPHY_CTRL_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_QSGMII2X_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033400,
        0,
        7,
        soc_TOP_QSGMII2X_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_QUAD0_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036600,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_QUAD0_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a600,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80080,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80082,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80084,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_QUAD1_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036700,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_QUAD1_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a700,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80081,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80083,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80085,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_QUAD2_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036800,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_QUAD2_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a800,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_QUAD3_LDO_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036900,
        0,
        11,
        soc_TOP_CORE_LDO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_QUAD3_LDO_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a900,
        0,
        11,
        soc_TOP_CORE_LDO_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL0_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035a00,
        0,
        11,
        soc_TOP_RESCAL0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL0_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039a00,
        0,
        11,
        soc_TOP_RESCAL0_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL0_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035b00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL0_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL0_RESULT_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039b00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL0_RESULT_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL1_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035d00,
        0,
        11,
        soc_TOP_RESCAL0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL1_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039d00,
        0,
        11,
        soc_TOP_RESCAL0_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL1_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035e00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL1_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL1_RESULT_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039e00,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL1_RESULT_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL2_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036000,
        0,
        11,
        soc_TOP_RESCAL0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL2_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a000,
        0,
        11,
        soc_TOP_RESCAL0_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL2_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036100,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL2_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL2_RESULT_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a100,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL2_RESULT_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL3_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036300,
        0,
        11,
        soc_TOP_RESCAL0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL3_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a300,
        0,
        11,
        soc_TOP_RESCAL0_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL3_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036400,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RESCAL3_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2036500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL3_RESULT_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a400,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_RESCAL0_RESULT_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RESCAL3_RESULT_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL0_RESULT_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2084000,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a800,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2085000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2085400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ac00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_0_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ad00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2084400,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a900,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2085800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2085c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ae00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_1_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200af00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2084800,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200aa00,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2086000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2086400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b000,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_2_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2084c00,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ab00,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2086800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2086c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b200,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RESCAL_3_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_RESCAL_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e000,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_RESCAL_CONTROL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006900,
        0,
        5,
        soc_TOP_RESCAL_0_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_RESCAL_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e100,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_RESCAL_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202e200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_RESCAL_STATUS_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006a00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_RESCAL_0_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_RESCAL_STATUS_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006b00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_RESCAL_0_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        10,
        soc_TOP_RING_OSC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        16,
        soc_TOP_RING_OSC_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        27,
        soc_TOP_RING_OSC_CTRL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030e00,
        0,
        25,
        soc_TOP_RING_OSC_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        27,
        soc_TOP_RING_OSC_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        25,
        soc_TOP_RING_OSC_CTRL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        22,
        soc_TOP_RING_OSC_CTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_CTRL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000d00,
        0,
        14,
        soc_TOP_RING_OSC_CTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_RING_OSC_V1P8_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030900,
        0,
        2,
        soc_TOP_RING_OSC_V1P8_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_RING_OSC_V1P8_CTRL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030f00,
        0,
        2,
        soc_TOP_RING_OSC_V1P8_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_SDIO_MISC_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207e500,
        0,
        4,
        soc_TOP_SDIO_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_TOP_SERDES_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009300,
        0,
        2,
        soc_TOP_SERDES_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00007d00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_FBDIV_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_TOP_SERDES_LCPLL_FBDIV_CTRL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_FBDIV_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009300,
        0,
        2,
        soc_TOP_SERDES_LCPLL_FBDIV_CTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009900,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SERDES_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2009900,
        0,
        2,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80006,
        0,
        19,
        soc_TOP_SOFT_RESET_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80007,
        0,
        13,
        soc_TOP_SOFT_RESET_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001200,
        0,
        9,
        soc_TOP_SOFT_RESET_REG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000400,
        0,
        32,
        soc_TOP_SOFT_RESET_REG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        14,
        soc_TOP_SOFT_RESET_REG_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        14,
        soc_TOP_SOFT_RESET_REG_2_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        13,
        soc_TOP_SOFT_RESET_REG_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001100,
        0,
        5,
        soc_TOP_SOFT_RESET_REG_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000300,
        0,
        3,
        soc_TOP_SOFT_RESET_REG_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        17,
        soc_TOP_SOFT_RESET_REG_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001100,
        0,
        5,
        soc_TOP_SOFT_RESET_REG_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030200,
        0,
        25,
        soc_TOP_SOFT_RESET_REG_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        15,
        soc_TOP_SOFT_RESET_REG_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030200,
        0,
        20,
        soc_TOP_SOFT_RESET_REG_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030800,
        0,
        22,
        soc_TOP_SOFT_RESET_REG_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000200,
        0,
        12,
        soc_TOP_SOFT_RESET_REG_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001200,
        0,
        9,
        soc_TOP_SOFT_RESET_REG_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000400,
        0,
        7,
        soc_TOP_SOFT_RESET_REG_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030300,
        0,
        15,
        soc_TOP_SOFT_RESET_REG_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202fc00,
        0,
        32,
        soc_TOP_SOFT_RESET_REG_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000300,
        0,
        32,
        soc_TOP_SOFT_RESET_REG_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        15,
        soc_TOP_SOFT_RESET_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        19,
        soc_TOP_SOFT_RESET_REG_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        19,
        soc_TOP_SOFT_RESET_REG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        13,
        soc_TOP_SOFT_RESET_REG_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001000,
        0,
        22,
        soc_TOP_SOFT_RESET_REG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000200,
        0,
        11,
        soc_TOP_SOFT_RESET_REG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        16,
        soc_TOP_SOFT_RESET_REG_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001000,
        0,
        29,
        soc_TOP_SOFT_RESET_REG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030100,
        0,
        8,
        soc_TOP_SOFT_RESET_REG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        16,
        soc_TOP_SOFT_RESET_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        13,
        soc_TOP_SOFT_RESET_REG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030100,
        0,
        13,
        soc_TOP_SOFT_RESET_REG_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        6,
        soc_TOP_SOFT_RESET_REG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_SOFT_RESET_REG_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000100,
        0,
        5,
        soc_TOP_SOFT_RESET_REG_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_SPARE_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a500,
        0,
        1,
        soc_TOP_SPARE_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_SPARE_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a600,
        0,
        1,
        soc_TOP_SPARE_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SPARE_CTRL0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203e300,
        0,
        1,
        soc_TOP_SPARE_CTRL0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SPARE_CTRL1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203e400,
        0,
        1,
        soc_TOP_SPARE_CTRL1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_SRAM_VTMON_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050900,
        0,
        4,
        soc_TOP_SRAM_VTMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_STRAP_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d400,
        SOC_REG_FLAG_RO,
        1,
        soc_IPROC_WRAP_TOP_STRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_STRAP_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d800,
        SOC_REG_FLAG_RO,
        1,
        soc_IPROC_WRAP_TOP_STRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_STRAP_STATUS_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d800,
        SOC_REG_FLAG_RO,
        11,
        soc_TOP_STRAP_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_STRAP_STATUS_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207d400,
        SOC_REG_FLAG_RO,
        24,
        soc_TOP_STRAP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01028000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLEr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a100,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_SWITCH_FEATURE_ENABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800a1,
        SOC_REG_FLAG_RO,
        11,
        soc_TOP_SWITCH_FEATURE_ENABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800a2,
        SOC_REG_FLAG_RO,
        15,
        soc_TOP_SWITCH_FEATURE_ENABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x54000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800a3,
        SOC_REG_FLAG_RO,
        16,
        soc_TOP_SWITCH_FEATURE_ENABLE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x800a4,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_SWITCH_FEATURE_ENABLE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a600,
        SOC_REG_FLAG_RO,
        12,
        soc_TOP_SWITCH_FEATURE_ENABLE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a700,
        SOC_REG_FLAG_RO,
        14,
        soc_TOP_SWITCH_FEATURE_ENABLE_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a800,
        SOC_REG_FLAG_RO,
        15,
        soc_TOP_SWITCH_FEATURE_ENABLE_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a100,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_SWITCH_FEATURE_ENABLE_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004700,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_SWITCH_FEATURE_ENABLE_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a200,
        SOC_REG_FLAG_RO,
        13,
        soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004800,
        SOC_REG_FLAG_RO,
        19,
        soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00380000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a200,
        SOC_REG_FLAG_RO,
        15,
        soc_TOP_SWITCH_FEATURE_ENABLE_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a300,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004900,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a300,
        SOC_REG_FLAG_RO,
        7,
        soc_TOP_SWITCH_FEATURE_ENABLE_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004a00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a400,
        SOC_REG_FLAG_RO,
        6,
        soc_TOP_SWITCH_FEATURE_ENABLE_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a500,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004b00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a500,
        SOC_REG_FLAG_RO,
        6,
        soc_TOP_SWITCH_FEATURE_ENABLE_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a600,
        SOC_REG_FLAG_RO,
        9,
        soc_TOP_SWITCH_FEATURE_ENABLE_5_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004c00,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_SWITCH_FEATURE_ENABLE_5_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_6_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a700,
        SOC_REG_FLAG_RO,
        14,
        soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffc7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_6_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004d00,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff9f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_6_BCM56450_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200a700,
        SOC_REG_FLAG_RO,
        16,
        soc_TOP_SWITCH_FEATURE_ENABLE_6_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff3ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_7_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004e00,
        SOC_REG_FLAG_RO,
        15,
        soc_TOP_SWITCH_FEATURE_ENABLE_7_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0xc001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_SWITCH_FEATURE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a900,
        0,
        12,
        soc_TOP_SW_BOND_OVRD_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x0000038f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202aa00,
        0,
        22,
        soc_TOP_SW_BOND_OVRD_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x03fffff7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202a900,
        0,
        9,
        soc_TOP_SW_BOND_OVRD_CTRL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000307, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005300,
        0,
        7,
        soc_TOP_SW_BOND_OVRD_CTRL0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202aa00,
        0,
        4,
        soc_TOP_SW_BOND_OVRD_CTRL1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_SW_BOND_OVRD_CTRL1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005400,
        0,
        1,
        soc_DDR_S0_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TAP_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80001,
        0,
        6,
        soc_CMIC_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000100,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000000,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000100,
        0,
        6,
        soc_TOP_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030700,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        0,
        6,
        soc_TOP_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030400,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56965_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031000,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TAP_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000600,
        0,
        6,
        soc_TOP_TAP_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TDPLL_SOFT_RESET_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2030500,
        0,
        2,
        soc_TOP_TDPLL_SOFT_RESET_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_CALIBRATIONr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80063,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_THERMAL_PVTMON_CALIBRATIONr_fields,
        SOC_RESET_VAL_DEC(0x000002c3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80061,
        0,
        9,
        soc_TOP_THERMAL_PVTMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80062,
        0,
        4,
        soc_TOP_THERMAL_PVTMON_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80068,
        SOC_REG_FLAG_RO,
        3,
        soc_CMIC_THERMAL_MON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80069,
        SOC_REG_FLAG_RO,
        3,
        soc_CMIC_THERMAL_MON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8006a,
        SOC_REG_FLAG_RO,
        3,
        soc_CMIC_THERMAL_MON_RESULT_0r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8006b,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_THERMAL_PVTMON_RESULT_3r_fields,
        SOC_RESET_VAL_DEC(0xffc00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80028,
        0,
        14,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80029,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8002a,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8002b,
        0,
        4,
        soc_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8002c,
        0,
        10,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004500,
        0,
        4,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004000,
        0,
        14,
        soc_IPROC_WRAP_IPROC_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001500,
        0,
        14,
        soc_IPROC_WRAP_IPROC_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003800,
        0,
        14,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004100,
        0,
        5,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001600,
        0,
        5,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003900,
        0,
        4,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004200,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001700,
        0,
        5,
        soc_TOP_CORE_PLL0_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003a00,
        0,
        4,
        soc_IPROC_DDR_PLL_CTRL_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004300,
        0,
        8,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001800,
        0,
        8,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003b00,
        0,
        4,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2004400,
        0,
        6,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001900,
        0,
        6,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003c00,
        0,
        11,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001a00,
        0,
        4,
        soc_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80041,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TIME_SYNC_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TIME_SYNC_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUS_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TIME_SYNC_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006100,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TIME_SYNC_PLL_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_TMON0_RESULTr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050d00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TMON0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_TMON1_RESULTr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050e00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TMON0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_TMON2_RESULTr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050f00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TMON0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_TMON_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2050c00,
        0,
        10,
        soc_TOP_TMON_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040800,
        SOC_REG_FLAG_RO,
        8,
        soc_TOP_TOP_CORE_PLL_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TOP_CORE_PLL_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2041000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_TOP_CORE_PLL_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040800,
        SOC_REG_FLAG_RO,
        5,
        soc_TOP_TOP_CORE_PLL_STATUS_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_1_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TOP_CORE_PLL_STATUS_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2040c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_TOP_CORE_PLL_STATUS_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_TOP_CORE_PLL_STATUS_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2041000,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_TOP_CORE_PLL_STATUS_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_TSCE_CONFIGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ac00,
        0,
        4,
        soc_TOP_TSCE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00014a08, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_0_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2087c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_0_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_10_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208a400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_10_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038f00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_11_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208a800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_11_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_12_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208ac00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_12_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039100,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_13_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208b000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_13_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039200,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_14_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208b400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_14_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039300,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_15_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208b800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_15_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_16_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208bc00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_16_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_17_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208c000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_17_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039600,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_18_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208c400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_19_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208c800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_1_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2088000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_1_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038600,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_20_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208cc00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_21_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208d000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_22_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208d400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_23_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208d800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_24_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208dc00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_25_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208e000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_26_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208e400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_27_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208e800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_28_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208ec00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_29_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208f000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_2_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2088400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_2_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038700,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_30_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208f400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_31_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208f800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_32_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208fc00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_3_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2088800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_3_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_4_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2088c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_4_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038900,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_5_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2089000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_5_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038a00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_6_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2089400,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_6_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038b00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_7_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2089800,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_7_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_8_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2089c00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_8_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038d00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_9_RESOLVED_SPEED_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x208a000,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_9_RESOLVED_SPEED_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038e00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_TSC_0_RESOLVED_SPEED_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060400,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_TSC_AFE_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006a00,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_TSC_AFE_PLL_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038400,
        0,
        19,
        soc_TOP_TSC_AFE_PLL_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035900,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_TSC_AFE_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060400,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_TSC_AFE_PLL_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TSC_AFE_PLL_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006900,
        SOC_REG_FLAG_RO,
        32,
        soc_TOP_TSC_AFE_PLL_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TSC_DISABLEr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060000,
        0,
        32,
        soc_TOP_TSC_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TSC_DISABLE_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2035800,
        0,
        32,
        soc_TOP_TSC_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TSC_ENABLEr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060000,
        0,
        32,
        soc_TOP_TSC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TSC_ENABLE_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006700,
        0,
        32,
        soc_TOP_TSC_ENABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TSC_ENABLE_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006800,
        0,
        2,
        soc_TOP_TSC_ENABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TSC_ENABLE_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038300,
        0,
        19,
        soc_TOP_TSC_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TSC_ENABLE_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006600,
        0,
        32,
        soc_TOP_TSC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TSC_SYNCE_DIV_CONFIG_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005100,
        0,
        4,
        soc_TOP_TSCE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00014a08, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_TSC_SYNCE_DIV_CONFIG_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005200,
        0,
        4,
        soc_TOP_TSCE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00014a08, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049800,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049c00,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a000,
        0,
        6,
        soc_TOP_TS_PLL_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a400,
        0,
        3,
        soc_TOP_TS_PLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        7,
        soc_TOP_BS_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033600,
        0,
        6,
        soc_TOP_BS_PLL_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003d00,
        0,
        9,
        soc_TOP_BS_PLL0_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f3ff7ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003e00,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049800,
        0,
        14,
        soc_TOP_CORE_PLL_CTRL0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034500,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049800,
        0,
        14,
        soc_TOP_BS_PLL_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033100,
        0,
        15,
        soc_TOP_BS_PLL_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049800,
        0,
        14,
        soc_TOP_BS_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003700,
        0,
        8,
        soc_TOP_TS_PLL_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0xe0000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffdff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049c00,
        0,
        8,
        soc_TOP_CORE_PLL_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034600,
        0,
        5,
        soc_TOP_BS_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049c00,
        0,
        8,
        soc_TOP_BS_PLL_CTRL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033200,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2049c00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003800,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a000,
        0,
        7,
        soc_TOP_TS_PLL_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a000,
        0,
        6,
        soc_TOP_TS_PLL_CTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034700,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a000,
        0,
        6,
        soc_TOP_TS_PLL_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x01c40000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033300,
        0,
        5,
        soc_TOP_BS_PLL_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a000,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003900,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x013ff3ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a400,
        0,
        3,
        soc_TOP_TS_PLL_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034800,
        0,
        7,
        soc_TOP_TS_PLL_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a400,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000008c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033400,
        0,
        6,
        soc_TOP_TS_PLL_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003a00,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffffc57, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        12,
        soc_TOP_TS_PLL_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011230, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        12,
        soc_TOP_TS_PLL_CTRL_4_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010230, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        7,
        soc_TOP_TS_PLL_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00001260, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034900,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_3_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        7,
        soc_TOP_BS_PLL_CTRL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001490, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033500,
        0,
        3,
        soc_TOP_BS_PLL_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204a800,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003b00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a3a200, 0x00000000)
        SOC_RESET_MASK_DEC(0x01f7f77f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034a00,
        0,
        6,
        soc_TOP_BS_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_CTRL_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003c00,
        0,
        16,
        soc_TOP_BS_PLL0_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204ac00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204ac00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_TS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034b00,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_BS_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033700,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x204ac00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_TS_PLL_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_BS_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_TS_TIMER_47_32_REGr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a400,
        0,
        1,
        soc_PORT_TS_TIMER_47_32_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075000,
        0,
        4,
        soc_TOP_UC_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075000,
        0,
        4,
        soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c000,
        0,
        4,
        soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c000,
        0,
        4,
        soc_TOP_UC_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203bf00,
        0,
        4,
        soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037f00,
        0,
        4,
        soc_TOP_UC_TAP_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_CONTROL_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008300,
        0,
        4,
        soc_TOP_UC_TAP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000038, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c100,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038100,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_READ_DATA_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UC_TAP_READ_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATAr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075400,
        0,
        1,
        soc_CX_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2075400,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c100,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c100,
        0,
        1,
        soc_CX_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203c000,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038000,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATA_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UC_TAP_WRITE_DATA_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_TOP_UC_TAP_WRITE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090100,
        0,
        8,
        soc_TOP_UPI_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090200,
        0,
        5,
        soc_TOP_UPI_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202c900,
        0,
        8,
        soc_TOP_UPI_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005600,
        0,
        8,
        soc_TOP_UPI_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203ce00,
        0,
        8,
        soc_TOP_UPI_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2038f00,
        0,
        8,
        soc_TOP_UPI_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b400,
        0,
        8,
        soc_TOP_UPI_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202ca00,
        0,
        5,
        soc_TOP_UPI_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005700,
        0,
        5,
        soc_TOP_UPI_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203cf00,
        0,
        5,
        soc_TOP_UPI_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039000,
        0,
        5,
        soc_TOP_UPI_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b500,
        0,
        5,
        soc_TOP_UPI_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000074, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_RING_OSC_V1P8_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202dc00,
        0,
        2,
        soc_TOP_RING_OSC_V1P8_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_RING_OSC_V1P8_CTRL_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006800,
        0,
        2,
        soc_TOP_RING_OSC_V1P8_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090a00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090b00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090c00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090d00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090e00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2090f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2091300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_17r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c700,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_18r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_19r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c900,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_20r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ca00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_21r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200cb00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202cb00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b600,
        SOC_REG_FLAG_RO,
        4,
        soc_TOP_UPI_STATUS_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d500,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006100,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203da00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039b00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_10_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_10_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203db00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_11_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_11_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d700,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203dc00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039d00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_12_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203dd00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039e00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_13_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c300,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_13_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d900,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203de00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_14_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_14_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202da00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203df00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_15_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202db00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006700,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203e000,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203a100,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_16_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200c600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_UPI_STATUS_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202cc00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d100,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202cd00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202ce00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005a00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200b900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202cf00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005b00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200ba00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d000,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200bb00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d100,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005d00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200bc00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005e00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_7_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200bd00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2005f00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_8_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200be00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOP_UPI_STATUS_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x202d400,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2006000,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x203d900,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2039a00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_UPI_STATUS_9_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x200bf00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_UPI_STATUS_9_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a400,
        0,
        1,
        soc_TOP_XG0_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a800,
        0,
        2,
        soc_TOP_XG0_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00007800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a400,
        0,
        1,
        soc_TOP_XG0_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a800,
        0,
        2,
        soc_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207a800,
        0,
        2,
        soc_TOP_XG0_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c400,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_FBDIV_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207ac00,
        0,
        1,
        soc_TOP_XG1_LCPLL_FBDIV_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_FBDIV_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b000,
        0,
        2,
        soc_TOP_XG1_LCPLL_FBDIV_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00007d00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207ac00,
        0,
        1,
        soc_TOP_XG1_LCPLL_FBDIV_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b000,
        0,
        2,
        soc_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003e80, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207b000,
        0,
        2,
        soc_TOP_XG1_LCPLL_FBDIV_CTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c800,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c35, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG1_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x207c800,
        0,
        1,
        soc_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80008,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x197d1414, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80009,
        0,
        7,
        soc_TOP_XGXS0_PLL_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000a,
        0,
        6,
        soc_TOP_XGXS0_PLL_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000b,
        0,
        16,
        soc_TOP_XGXS0_PLL_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000c,
        0,
        2,
        soc_TOP_XGXS0_PLL_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001d00,
        0,
        9,
        soc_TOP_XGXS0_PLL_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00080010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x11a40000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001f00,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00130000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001800,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d2014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000600,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d2014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001800,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x197d1014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001900,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000700,
        0,
        17,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001900,
        0,
        8,
        soc_TOP_XGXS0_PLL_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0460c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000800,
        0,
        15,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001a00,
        0,
        12,
        soc_TOP_XGXS0_PLL_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001b00,
        0,
        15,
        soc_TOP_XGXS0_PLL_CONTROL_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0031cd42, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001b00,
        0,
        15,
        soc_TOP_XGXS0_PLL_CONTROL_4_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x0cfd0f42, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000900,
        0,
        15,
        soc_TOP_XGXS0_PLL_CONTROL_4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x3c5caf40, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001b00,
        0,
        16,
        soc_TOP_XGXS0_PLL_CONTROL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001c00,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000a00,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001c00,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_6_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000b00,
        0,
        9,
        soc_TOP_XGXS0_PLL_CONTROL_6_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_7_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x11a4002a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_7_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000c00,
        0,
        2,
        soc_TOP_XGXS0_PLL_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x01a40022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_8_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000d00,
        0,
        7,
        soc_TOP_XGXS0_PLL_CONTROL_8_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a050000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80018,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS0_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS0_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_STATUS_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000e00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS0_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS0_PLL_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002800,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS0_PLL_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000d,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x197d1414, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000e,
        0,
        7,
        soc_TOP_XGXS0_PLL_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x0064c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x8000f,
        0,
        6,
        soc_TOP_XGXS0_PLL_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80010,
        0,
        16,
        soc_TOP_XGXS0_PLL_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_TOP_XGXS0_PLL_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002500,
        0,
        9,
        soc_TOP_XGXS1_PLL_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00080011, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002600,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_fields,
        SOC_RESET_VAL_DEC(0x11a40000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002700,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002000,
        0,
        4,
        soc_TOP_XGXS1_PLL_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d0714, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001d00,
        0,
        4,
        soc_TOP_XGXS1_PLL_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x197d2014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002100,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001e00,
        0,
        8,
        soc_TOP_XGXS0_PLL_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0460c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002200,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002200,
        0,
        1,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00805004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2001f00,
        0,
        12,
        soc_TOP_XGXS1_PLL_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00600000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002300,
        0,
        15,
        soc_TOP_XGXS1_PLL_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x0031cd46, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002300,
        0,
        15,
        soc_TOP_XGXS1_PLL_CONTROL_4_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x0cfd0f46, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002000,
        0,
        16,
        soc_TOP_XGXS0_PLL_CONTROL_4_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002400,
        0,
        3,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_5_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002100,
        0,
        4,
        soc_TOP_XGXS0_PLL_CONTROL_5_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_7_BCM56260_B0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002600,
        0,
        2,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x11a4002a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80019,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS1_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_STATUS_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002900,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS1_PLL_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS1_PLL_STATUS_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002900,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XGXS1_PLL_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80002,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80004,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x80005,
        0,
        4,
        soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2061000,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2061400,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2061800,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2061c00,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000a00,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000b00,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_10r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000c00,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000200,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0_BCM56270_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000200,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060000,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000300,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000300,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060400,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000400,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000400,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060800,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000500,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000500,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3_BCM56640_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2060c00,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_4_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000600,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_4_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000600,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_5_BCM56260_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000700,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_5_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000700,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_6_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000800,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_7_BCM56450_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000900,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_SGMIIr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2000800,
        0,
        4,
        soc_TOP_XGXS_MDIO_CONFIG_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x197d1014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042400,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0024c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfe3fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        16,
        soc_TOP_XG_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043000,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043100,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x005dc810, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043300,
        0,
        13,
        soc_TOP_BS_PLL0_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032100,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032200,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_10r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003200,
        0,
        1,
        soc_TOP_XG_PLL0_CTRL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_11r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003300,
        0,
        13,
        soc_TOP_XG_PLL0_CTRL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffdf, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_12r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_TOP_XG_PLL0_CTRL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_13r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_TOP_XG_PLL0_CTRL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x190a1914, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031900,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d1000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031100,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042000,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_0_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002800,
        0,
        14,
        soc_TOP_XG_PLL0_CTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000326, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff3fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042400,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042400,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031a00,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031200,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042400,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_1_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002900,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x000a047d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800078, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x07800078, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x07d0007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031b00,
        0,
        9,
        soc_TOP_XG_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031300,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_2_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002a00,
        0,
        1,
        soc_TOP_XG_PLL0_CTRL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        18,
        soc_TOP_BS_PLL0_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        17,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        16,
        soc_TOP_XG_PLL0_CTRL_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x15c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        16,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x15400000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        0,
        17,
        soc_TOP_XG_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031400,
        0,
        12,
        soc_TOP_XG_PLL0_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2042c00,
        0,
        12,
        soc_TOP_CORE_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_3_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002b00,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_3_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0280c8fa, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043000,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043000,
        0,
        3,
        soc_TOP_BS_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043000,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031d00,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031500,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043000,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_4_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002c00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_4_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00a00000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffff03f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_5_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043100,
        0,
        8,
        soc_TOP_XG_PLL0_CTRL_5_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00fd6425, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031e00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_5_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002d00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00500200, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_6_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043200,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a01a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031f00,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_6_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002e00,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3ffff777, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_7_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043300,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_7_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0075a00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_7_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043300,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00806000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032000,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_7_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2002f00,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x071fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_8_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_CTRL_9_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003100,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff03ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032300,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XG_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOP_XG_PLL0_STATUS_BCM56970_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2003600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x197d1014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043c00,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0024c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfe3fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        6,
        soc_TOP_XG_PLL1_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        16,
        soc_TOP_XG_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044800,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044900,
        0,
        8,
        soc_TOP_BS_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x005dc810, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044a00,
        0,
        2,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x000001a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044b00,
        0,
        13,
        soc_TOP_XG_PLL1_CTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00804000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032c00,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032d00,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        4,
        soc_TOP_XG_PLL1_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        4,
        soc_TOP_XG_PLL1_CTRL_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        4,
        soc_TOP_XG_PLL1_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x19081914, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032400,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d1000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031700,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043800,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043c00,
        0,
        7,
        soc_TOP_BS_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043c00,
        0,
        7,
        soc_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0060c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032500,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031800,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2043c00,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        7,
        soc_TOP_XG_PLL1_CTRL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        7,
        soc_TOP_XG_PLL1_CTRL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0000700, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        7,
        soc_TOP_XG_PLL1_CTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032600,
        0,
        9,
        soc_TOP_XG_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        6,
        soc_TOP_XG_PLL1_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031900,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044000,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        18,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000120, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        17,
        soc_TOP_XG_PLL1_CTRL_3_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        16,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x05400000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        17,
        soc_TOP_BS_PLL0_CTRL_3_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        16,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x15400000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032700,
        0,
        17,
        soc_TOP_XG_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031a00,
        0,
        12,
        soc_TOP_XG_PLL0_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044400,
        0,
        12,
        soc_TOP_XG_PLL1_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044800,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_4_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM56150_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044800,
        0,
        3,
        soc_TOP_XG_PLL2_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044800,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032800,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031b00,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044800,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_5_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044900,
        0,
        8,
        soc_TOP_XG_PLL1_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00feae13, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_5_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032900,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_6_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044a00,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a01a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_6_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044a00,
        0,
        2,
        soc_IPROC_WRAP_IPROC_XGPLL_CTRL_6_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x002a00a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_6_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032a00,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_7_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044b00,
        0,
        15,
        soc_TOP_XG_PLL1_CTRL_7_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0xc0a85a00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_7_BCM56160_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044b00,
        0,
        15,
        soc_TOP_XG_PLL1_CTRL_7_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00804000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_CTRL_7_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032b00,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_STATUS_BCM53400_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL1_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032e00,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XG_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL1_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2044c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045000,
        0,
        4,
        soc_TOP_XG_PLL2_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045400,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045800,
        0,
        6,
        soc_TOP_XG_PLL2_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045c00,
        0,
        16,
        soc_TOP_XG_PLL2_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046000,
        0,
        3,
        soc_TOP_XG_PLL2_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033400,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033500,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033600,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033700,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033800,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045000,
        0,
        4,
        soc_TOP_XG_PLL2_CTRL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032f00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045000,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d1000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031d00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045000,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045400,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033000,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045400,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0024c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfe3fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031e00,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045400,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045800,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033100,
        0,
        9,
        soc_TOP_XG_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045800,
        0,
        6,
        soc_TOP_XG_PLL1_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031f00,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045800,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033200,
        0,
        17,
        soc_TOP_XG_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045c00,
        0,
        16,
        soc_TOP_XG_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032000,
        0,
        12,
        soc_TOP_XG_PLL0_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2045c00,
        0,
        12,
        soc_TOP_XG_PLL1_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033300,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046000,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032100,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046000,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL2_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033900,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XG_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032200,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL2_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046800,
        0,
        4,
        soc_TOP_XG_PLL2_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046c00,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047000,
        0,
        6,
        soc_TOP_XG_PLL2_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_3r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047400,
        0,
        16,
        soc_TOP_XG_PLL2_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_4r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047800,
        0,
        3,
        soc_TOP_XG_PLL2_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_5r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033f00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_6r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034000,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_7r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034100,
        0,
        1,
        soc_TOP_BS_PLL0_CTRL_5_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_8r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034200,
        0,
        2,
        soc_TOP_XG_PLL0_CTRL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_9r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034300,
        0,
        2,
        soc_TOP_BS_PLL0_CTRL_7_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046800,
        0,
        4,
        soc_TOP_XG_PLL2_CTRL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033a00,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046800,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x197d1000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032300,
        0,
        4,
        soc_TOP_XG_PLL0_CTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_0_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046800,
        0,
        6,
        soc_TOP_XG_PLL0_CTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046c00,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_1_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033b00,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046c00,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x0024c000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfe3fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032400,
        0,
        10,
        soc_TOP_XG_PLL0_CTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_1_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2046c00,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2_BCM56340_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047000,
        0,
        7,
        soc_TOP_XG_PLL2_CTRL_2_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033c00,
        0,
        9,
        soc_TOP_XG_PLL0_CTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047000,
        0,
        6,
        soc_TOP_XG_PLL1_CTRL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032500,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_2_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047000,
        0,
        7,
        soc_TOP_XG_PLL0_CTRL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_3_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033d00,
        0,
        17,
        soc_TOP_XG_PLL0_CTRL_3_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_3_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047400,
        0,
        16,
        soc_TOP_XG_PLL0_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x35c00000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffdfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_3_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032600,
        0,
        12,
        soc_TOP_XG_PLL0_CTRL_3_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_3_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047400,
        0,
        12,
        soc_TOP_XG_PLL1_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_4_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2033e00,
        0,
        15,
        soc_TOP_XG_PLL0_CTRL_4_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_4_BCM56850_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047800,
        0,
        3,
        soc_TOP_XG_PLL0_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_4_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032700,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_CTRL_4_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047800,
        0,
        11,
        soc_TOP_XG_PLL0_CTRL_4_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_STATUSr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XG_PLL3_STATUS_BCM56560_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2034400,
        SOC_REG_FLAG_RO,
        3,
        soc_TOP_XG_PLL0_STATUS_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_STATUS_BCM56860_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2032800,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOP_XG_PLL3_STATUS_BCM56960_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2047c00,
        SOC_REG_FLAG_RO,
        2,
        soc_TOP_XG_PLL0_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOP_XTAL_CTRLr */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2031100,
        0,
        3,
        soc_TOP_XTAL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOP_XTAL_CTRL0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037000,
        0,
        5,
        soc_TOP_XTAL_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOP_XTAL_CTRL0_BCM53570_A0r */
        soc_block_list[101],
        soc_genreg,
        1,
        0x2037000,
        0,
        5,
        soc_TOP_XTAL_CTRL0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQEMPTYr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000047,
        SOC_REG_FLAG_RO,
        11,
        soc_TOQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQEMPTY_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000047,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_TOQEMPTY_64r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0001ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQEMPTY_64_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000047,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TOQEMPTY_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQEMPTY_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000060,
        SOC_REG_FLAG_RO,
        11,
        soc_TOQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQEMPTY_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000002,
        SOC_REG_FLAG_RO,
        11,
        soc_TOQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQEMPTY_CPU_PORT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008d,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQEMPTY_CPU_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQEMPTY_CPU_PORT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008e,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQEMPTY_CPU_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQEMPTY_CPU_PORT_0_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQEMPTY_CPU_PORT_0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000032,
        0,
        1,
        soc_TOQ_ACTIVATEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000032,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_ACTIVATEQ_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_64_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000032,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_ACTIVATEQ_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000043,
        0,
        1,
        soc_TOQ_ACTIVATEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000001,
        0,
        1,
        soc_TOQ_ACTIVATEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008b,
        0,
        1,
        soc_TOQ_ACTIVATEQ_CPU_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008c,
        0,
        1,
        soc_TOQ_ACTIVATEQ_CPU_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_0_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        0,
        2,
        soc_TOQ_ACTIVATEQ_CPU_PORT_0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_BW_LIMITING_MIDPKT_ENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003800,
        0,
        1,
        soc_TOQ_BW_LIMITING_MIDPKT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_BW_LIMITING_MIDPKT_EN0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003b00,
        0,
        1,
        soc_TOQ_BW_LIMITING_MIDPKT_EN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_BW_LIMITING_MIDPKT_EN1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003c00,
        0,
        2,
        soc_TOQ_BW_LIMITING_MIDPKT_EN1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_CELLHDRERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLHDRERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLHDRERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLHDRERRPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLHDRERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080012,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CELLLINKERRPTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        1,
        soc_TOQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_CONFIG_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_CONFIG_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        1,
        soc_TOQ_CONFIG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_CONFIG_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        1,
        soc_TOQ_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        1,
        soc_TOQ_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_COS_SWITCH_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000f,
        SOC_REG_FLAG_RO,
        3,
        soc_TOQ_COS_SWITCH_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_CPQLINKERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080014,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_CPQLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080024,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_EXT_PQE_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080025,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_EXT_PQE_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_EXT_PQE_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080023,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_INT_PQE_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080024,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_INT_PQE_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_INT_PQE_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_DEBUG_PQE_CREDITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_DEBUG_PQE_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00020100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_DEBUG_PQE_CREDIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_DEBUG_PQE_CREDIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_PQE_CREDIT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003400,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_DEBUG_PQE_CREDIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_REG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002900,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_REG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_DEBUG_REG1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_DEBUG_REG1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_REG1_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa802900,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TOQ_DEBUG_REG1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOQ_DEBUG_REG1_BCM56970_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0x6802900,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TOQ_DEBUG_REG1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_DIS_IPMC_REPLICATIONr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008f,
        0,
        1,
        soc_TOQ_DIS_IPMC_REPLICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_DIS_IPMC_REPLICATION_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080080,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_DIS_IPMC_REPLICATION_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080080,
        0,
        1,
        soc_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        6,
        soc_TOQ_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_ECC_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000700,
        0,
        18,
        soc_TOQ_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00015555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000800,
        0,
        16,
        soc_TOQ_ECC_DEBUG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_ECC_DEBUG_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        8,
        soc_TOQ_ECC_DEBUG_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000500,
        0,
        20,
        soc_TOQ_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00055555, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_EG_CREDITr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000040,
        0,
        1,
        soc_TOQ_EG_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_EG_CREDIT_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10004000,
        0,
        1,
        soc_TOQ_EG_CREDIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_EG_CREDIT_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10004000,
        0,
        1,
        soc_TOQ_EG_CREDIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        95,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_EG_CREDIT_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10004000,
        0,
        1,
        soc_TOQ_EG_CREDIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        76,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_EMPTY_DEQ_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080010,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_EMPTY_DEQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_ENQIPMCGRPERRPTR0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080087,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_ENQIPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_ENQIPMCGRPERRPTR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080088,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_ENQIPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_ENQ_DROP_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080008,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGED_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_EP_BP_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000e,
        0,
        17,
        soc_TOQ_EP_BP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_EP_CREDITr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000010,
        0,
        1,
        soc_ECRC_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_ERRINTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        5,
        soc_TOQ_ERRINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        0,
        1,
        soc_TOQ_ERRINTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        0,
        10,
        soc_TOQ_ERRINTR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_ERRINTR0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR0_64_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_ERRINTR0_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR1_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        0,
        5,
        soc_TOQ_ERRINTR1_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000020f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOQ_ERRINTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001100,
        0,
        6,
        soc_TOQ_ERRINTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_ERRINTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080011,
        0,
        5,
        soc_TOQ_ERRINTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080009,
        0,
        2,
        soc_TOQ_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_ERROR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000a00,
        0,
        20,
        soc_TOQ_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_ERROR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000b00,
        0,
        14,
        soc_TOQ_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_ERROR1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000b00,
        0,
        18,
        soc_TOQ_ERROR1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_ERROR1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000c00,
        0,
        16,
        soc_TOQ_ERROR1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_ERROR1_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000c00,
        0,
        20,
        soc_TOQ_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_ERROR1_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000d00,
        0,
        18,
        soc_TOQ_ERROR1_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_ERROR1_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000e00,
        0,
        16,
        soc_TOQ_ERROR1_MASK_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_ERROR2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000c00,
        0,
        12,
        soc_TOQ_ERROR2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_ERROR2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000d00,
        0,
        12,
        soc_TOQ_ERROR2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_ERROR2_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000d00,
        0,
        14,
        soc_TOQ_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_ERROR2_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000e00,
        0,
        12,
        soc_TOQ_ERROR2_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_ERROR2_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000f00,
        0,
        12,
        soc_TOQ_ERROR2_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_ERROR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        0,
        17,
        soc_TOQ_ERROR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_ERROR_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        0,
        19,
        soc_TOQ_ERROR_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000a,
        0,
        2,
        soc_TOQ_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_ERROR_MASK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        0,
        17,
        soc_TOQ_ERROR_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_ERROR_MASK_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        0,
        19,
        soc_TOQ_ERROR_MASK_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLEr */
        soc_block_list[4],
        soc_genreg,
        16,
        0x4080029,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TOQ_EXT_MEM_BW_MAP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x1f400000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x12003900,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x1f400000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x408002a,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TOQ_EXT_MEM_BW_MAP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x1f400000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x12003d00,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_TOQ_EXT_MEM_BW_MAP_TABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x1f400000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080028,
        0,
        3,
        soc_TOQ_EXT_MEM_BW_TIMER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00100810, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003700,
        0,
        2,
        soc_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000810, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080029,
        0,
        3,
        soc_TOQ_EXT_MEM_BW_TIMER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00100810, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003a00,
        0,
        2,
        soc_TOQ_EXT_MEM_BW_TIMER_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000810, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_FAST_FLUSHr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080091,
        0,
        1,
        soc_TOQ_FAST_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_FATALr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_FATALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_FATAL_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_FATAL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_FATAL_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa800200,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TOQ_FATAL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOQ_FATAL_BCM56970_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0x6800200,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TOQ_FATAL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_FLUSH0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000900,
        0,
        6,
        soc_TOQ_FLUSH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_FLUSH1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000800,
        0,
        2,
        soc_TOQ_FLUSH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_FLUSH2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000700,
        0,
        2,
        soc_TOQ_FLUSH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_FLUSH3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000600,
        0,
        2,
        soc_TOQ_FLUSH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_FLUSH0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000a00,
        0,
        6,
        soc_TOQ_FLUSH0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_FLUSH0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000b00,
        0,
        5,
        soc_TOQ_FLUSH0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_FLUSH1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000900,
        0,
        3,
        soc_TOQ_FLUSH1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_FLUSH1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000a00,
        0,
        3,
        soc_TOQ_FLUSH1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_FLUSH2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000800,
        0,
        3,
        soc_TOQ_FLUSH2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_FLUSH2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000900,
        0,
        3,
        soc_TOQ_FLUSH2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_GEN_CFGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        3,
        soc_TOQ_GEN_CFGr_fields,
        SOC_RESET_VAL_DEC(0x001fe060, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_GEN_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        1,
        soc_TOQ_GEN_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_GEN_CFG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        4,
        soc_TOQ_GEN_CFG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x2003fc30, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_GEN_CFG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        3,
        soc_TOQ_GEN_CFG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1001fe30, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_INTERRUPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000e00,
        0,
        2,
        soc_TOQ_INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_INTERRUPT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000f00,
        0,
        2,
        soc_TOQ_INTERRUPT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_INTERRUPT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001000,
        0,
        2,
        soc_TOQ_INTERRUPT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_INTERRUPT_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000f00,
        0,
        2,
        soc_TOQ_INTERRUPT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_INTERRUPT_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001000,
        0,
        2,
        soc_TOQ_INTERRUPT_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_INTERRUPT_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001100,
        0,
        2,
        soc_TOQ_INTERRUPT_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_IPMCERRINTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        0,
        16,
        soc_TOQ_IPMCERRINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080009,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_ENQIPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080009,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCGRPERRPTR0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_ENQIPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_IPMCGRPERRPTR1_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080008,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_ENQIPMCGRPERRPTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_IPMCVLANERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCVLANERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCVLANERRPTR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCVLANERRPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMCVLANERRPTR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_IPMC_FAST_FLUSHr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080082,
        0,
        1,
        soc_TOQ_IPMC_FAST_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_IPMC_FAST_FLUSH_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080082,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_IPMC_FAST_FLUSH_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080082,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_IPMC_REPLICATION_STATr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080090,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMC_REPLICATION_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_IPMC_REPLICATION_STAT_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080090,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMC_REPLICATION_STAT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080090,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_LINKPHY_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        0,
        1,
        soc_TOQ_LINKPHY_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_COUNT_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000500,
        SOC_REG_FLAG_RO,
        4,
        soc_TOQ_MC_CACHE_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_COUNT_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000500,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_MC_CACHE_COUNT_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_COUNT_DEBUG_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa800500,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_TOQ_MC_CACHE_COUNT_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        12,
        soc_TOQ_MC_CACHE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        6,
        soc_TOQ_MC_CACHE_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_MC_CACHE_DEBUG_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa800300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_TOQ_MC_CACHE_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_MC_CFG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        2,
        soc_TOQ_MC_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x000000a4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_MC_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        2,
        soc_TOQ_MC_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_MC_CFG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12006100,
        0,
        2,
        soc_TOQ_MC_CFG2r_fields,
        SOC_RESET_VAL_DEC(0x00000440, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_MC_CFG0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        2,
        soc_MMU_SCFG_TOQ_MC_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x000000a4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_MC_CFG1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        1,
        soc_TOQ_MC_CFG1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_MC_CFG2_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002a00,
        0,
        2,
        soc_TOQ_MC_CFG2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        7,
        soc_TOQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        0,
        2,
        soc_TOQ_MEM_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        0,
        4,
        soc_TOQ_MEM_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        3,
        soc_TOQ_MEM_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000400,
        0,
        1,
        soc_TOQ_MEM_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000600,
        0,
        2,
        soc_TOQ_MEM_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        2,
        soc_TOQ_MEM_DEBUG0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        2,
        soc_TOQ_MEM_DEBUG1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG1_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000400,
        0,
        2,
        soc_TOQ_MEM_DEBUG1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG2_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000400,
        0,
        2,
        soc_TOQ_MEM_DEBUG2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG2_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000500,
        0,
        2,
        soc_TOQ_MEM_DEBUG2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG3_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000500,
        0,
        2,
        soc_TOQ_MEM_DEBUG3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG3_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000600,
        0,
        2,
        soc_TOQ_MEM_DEBUG3_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG4_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000700,
        0,
        1,
        soc_TOQ_MEM_DEBUG4_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        8,
        soc_TOQ_MEM_DEBUG_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        4,
        soc_TOQ_MEM_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_PKTHDR1ERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTHDR1ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080008,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTHDR1ERRPTR_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080008,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTHDR1ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTHDR1ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRINTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        1,
        soc_TOQ_PKTLINKERRINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTRr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000008,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400000b,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTR_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400000b,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001300,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000009,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080013,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PKTLINKERRPTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_ACTIVATE_PIPE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080145,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_PORT_ACTIVATE_PIPE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_ACTIVATE_PIPE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080146,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TOQ_PORT_ACTIVATE_PIPE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffffe, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_PORT_BW_CTRLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400002a,
        0,
        2,
        soc_TOQ_PORT_BW_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0001fc00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOQ_PORT_BW_CTRL_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10003a00,
        0,
        2,
        soc_TOQ_PORT_BW_CTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001fc00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        81,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_PORT_BW_CTRL_BCM56440_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400002b,
        0,
        2,
        soc_TOQ_PORT_BW_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0001fc00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_PORT_BW_CTRL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10003e00,
        0,
        2,
        soc_TOQ_PORT_BW_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001fc00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        76,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_NOTEMPTY_PIPE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080141,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PORT_NOTEMPTY_PIPE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_NOTEMPTY_PIPE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080142,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PORT_NOTEMPTY_PIPE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_PORT_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PORT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_PORT_STATUS_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        0,
        1,
        soc_TOQ_PORT_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_STATUS_PIPE0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080143,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PORT_STATUS_PIPE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_PORT_STATUS_PIPE1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080144,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PORT_STATUS_PIPE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffffe, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_PTR_SEL_CFGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000b,
        0,
        2,
        soc_TOQ_PTR_SEL_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_PTR_SEL_STATUS0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000c,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_PTR_SEL_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_PTR_SEL_STATUS1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000d,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_PTR_SEL_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_TOQ_QEN_ACCOUNT_CFGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080025,
        0,
        2,
        soc_TOQ_QEN_ACCOUNT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_QEN_ACCOUNT_CFG_BCM56440_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080026,
        0,
        2,
        soc_TOQ_QEN_ACCOUNT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOQ_QEN_ACCOUNT_CFG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12003600,
        0,
        2,
        soc_TOQ_QEN_ACCOUNT_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTATr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400001d,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400001d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTAT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_64_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x400001d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTAT_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000026,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000000,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080089,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTAT_CPU_PORT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408008a,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_QUEUESTAT_CPU_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_0_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_QUEUESTAT_CPU_PORT_0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_QUEUE_FLUSH0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        0,
        5,
        soc_TOQ_QUEUE_FLUSH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_QUEUE_FLUSH1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        0,
        2,
        soc_TOQ_QUEUE_FLUSH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_QUEUE_FLUSH2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        0,
        2,
        soc_TOQ_QUEUE_FLUSH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOQ_QUEUE_FLUSH3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        0,
        2,
        soc_TOQ_QUEUE_FLUSH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_RDEFIFOERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408000c,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_RDEFIFOERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_RDE_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x40800a2,
        0,
        1,
        soc_TOQ_RDE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOQ_SPAREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408009f,
        0,
        1,
        soc_TOQ_SPAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_SPARE_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408009f,
        0,
        1,
        soc_DEQ_SPAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002800,
        0,
        2,
        soc_TOQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_STATUS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002700,
        0,
        2,
        soc_TOQ_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_STATUS_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa802800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TOQ_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOQ_STATUS_BCM56970_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0x6802800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TOQ_STATUS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOQ_UCQDBERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001500,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_UCQDBERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_UCQRPERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080016,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_UCQRPERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOQ_UCQWPERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080015,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_UCQWPERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_COUNT_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000600,
        SOC_REG_FLAG_RO,
        2,
        soc_TOQ_UC_CACHE_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_COUNT_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000600,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_UC_CACHE_COUNT_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_COUNT_DEBUG_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa800600,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TOQ_UC_CACHE_COUNT_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000400,
        0,
        6,
        soc_TOQ_UC_CACHE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000400,
        0,
        3,
        soc_TOQ_UC_CACHE_DEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOQ_UC_CACHE_DEBUG_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa800400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_TOQ_UC_CACHE_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOQ_WAMULINKERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOQ_WAMULINKERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOQ_WLP_THROTTLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x40800a0,
        0,
        2,
        soc_TOQ_WLP_THROTTLEr_fields,
        SOC_RESET_VAL_DEC(0x003fc100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801cc,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOS_FN_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010e00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOS_FN_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010800,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d08,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801cd,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010900,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d09,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801ce,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010a00,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOS_FN_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d0a,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b300000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f350000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b300000,
        0,
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b300000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b300000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b300000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f350000,
        0,
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f350000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f350000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOS_FN_RAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f350000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_TOTALDYNCELLLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80019,
        0,
        2,
        soc_TOTALDYNCELLLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00001f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001a,
        0,
        2,
        soc_TOTALDYNCELLLIMIT_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x03dc1f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001a,
        0,
        2,
        soc_TOTALDYNCELLLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00001f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_TOTALDYNCELLLIMIT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00001f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000da8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2030400,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2057e00,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2030400,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_TOTALDYNCELLRESETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_TOTALDYNCELLSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_TOTALDYNCELLSETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000dc0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2025b00,
        0,
        1,
        soc_TOTALDYNCELLSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2049000,
        0,
        1,
        soc_TOTALDYNCELLSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2025b00,
        0,
        1,
        soc_TOTALDYNCELLSETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSEDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001a,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2025c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2049800,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2025c00,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80014,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM56314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001b,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001b,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSED_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8001c,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTALDYNCELLUSED_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080040,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080040,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080077,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080077,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080077,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007700,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080077,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa007700,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2080100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa010000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080104,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080104,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        SOC_REG_FLAG_RO,
        1,
        soc_THDIEMA_TOTAL_BUFFER_COUNT_CELL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080078,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080078,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_SPr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2080105,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080109,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_BUFFER_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOTAL_LIMIT_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x20801d2,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_LIMIT_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOTAL_SHARED_AVAIL_THRESHr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x20801d1,
        0,
        1,
        soc_TOTAL_SHARED_AVAIL_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080041,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080041,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080079,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080079,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208007a,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208007a,
        SOC_REG_FLAG_RO,
        1,
        soc_TOTAL_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_TOTAL_SHARED_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080000,
        0,
        1,
        soc_TOTAL_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOTAL_SHARED_LIMIT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080000,
        0,
        1,
        soc_TOTAL_SHARED_LIMIT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080000,
        0,
        1,
        soc_TOTAL_SHARED_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_LIMIT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080001,
        0,
        1,
        soc_TOTAL_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TOTAL_SHARED_LIMIT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080001,
        0,
        1,
        soc_TOTAL_SHARED_LIMIT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOT_PKT_CNTr */
        soc_block_list[99],
        soc_portreg,
        1,
        0xa,
        0,
        1,
        soc_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TOVRr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TOVR_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TOVR_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TOVR_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TOVR_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TOVR_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TOVR_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TOVR_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TOVR_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TOVR_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TOVR_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TOVR_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TOVR_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TOVR_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TOVR_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TOVR_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TOVR_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TOVR_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TOVR_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TOVR_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TOVR_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TOVR_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TOVR_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TOVR_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TOVR_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TOVR_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TOVR_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TOVR_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TOVR_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TOVR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TOVR_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_TPCEr */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPCE_64r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR |
                          (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TPCE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        54,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPCE_BCM53400_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TPCE_BCM53570_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_TPCE_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPCE_BCM56150_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x34000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPCE_BCM56160_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x30000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        2,
        soc_TPCE_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPCE_BCM56260_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        44,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPCE_BCM56270_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        44,
        90,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPCE_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        38,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPCE_BCM56450_A0r */
        soc_block_list[3],
        soc_ppportreg,
        1,
        0x2c000c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        44,
        74,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_TPCE_BCM56514_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPCE_BCM56560_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TPCE_BCM56624_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xd00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TPCE_BCM56634_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xc00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPCE_BCM56640_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TPCE_BCM56800_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPCE_BCM56840_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0xa00000f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPCE_BCM56850_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x28000f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPCE_BCM88732_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x700000c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TDBGC0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPCHSTr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c00,
        0,
        1,
        soc_TPCHSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPECFGr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80a00,
        0,
        2,
        soc_TPECFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC1r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC2r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC3r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC4r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC5r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC6r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPFC7r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC0_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC0_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC0_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC0_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC0_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC0_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC0_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC0_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC0_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC0_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC0_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC0_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC0_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC0_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC0_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC0_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC0_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC0_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC0_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC0_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC0_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC0_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC0_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC0_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC0_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC0_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC1_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC1_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC1_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC1_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC1_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC1_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC1_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC1_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC1_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC1_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC1_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC1_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC1_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC1_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC1_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC1_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC1_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC1_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC1_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC1_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC1_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC1_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC1_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC1_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC1_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC1_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC2_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC2_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC2_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC2_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC2_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC2_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC2_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC2_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC2_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC2_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC2_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC2_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC2_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC2_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC2_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC2_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC2_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC2_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC2_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC2_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC2_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC2_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC2_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC2_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC2_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC2_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC3_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC3_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC3_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC3_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC3_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC3_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC3_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC3_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC3_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC3_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC3_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC3_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC3_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC3_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC3_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC3_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC3_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC3_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC3_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC3_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC3_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC3_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC3_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC3_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC3_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC3_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC4_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC4_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC4_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC4_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC4_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC4_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC4_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC4_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC4_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC4_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC4_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC4_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC4_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC4_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC4_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC4_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC4_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC4_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC4_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC4_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC4_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC4_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC4_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC4_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC4_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC4_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC5_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC5_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC5_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC5_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC5_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC5_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC5_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC5_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC5_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC5_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC5_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC5_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC5_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC5_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC5_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC5_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC5_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC5_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC5_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC5_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC5_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC5_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC5_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC5_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC5_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC5_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC5_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC6_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC6_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC6_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC6_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC6_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC6_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC6_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC6_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC6_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC6_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC6_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC6_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC6_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC6_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC6_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC6_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC6_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC6_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC6_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC6_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC6_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC6_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC6_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC6_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC6_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC6_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC6_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x61,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPFC7_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPFC7_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPFC7_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPFC7_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPFC7_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPFC7_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPFC7_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPFC7_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPFC7_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPFC7_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFC7_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPFC7_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPFC7_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPFC7_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPFC7_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPFC7_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPFC7_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPFC7_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPFC7_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPFC7_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPFC7_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPFC7_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPFC7_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPFC7_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPFC7_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC7_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPFC7_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x62,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF0r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF1r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF2r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF3r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF4r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF5r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF6r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7f00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPFCOFF7r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x8000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_1r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_2r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_3r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_4r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_5r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_6r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPFC_7r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_0_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_0_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_1_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_1_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_2_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_2_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_3_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_3_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_4_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_4_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_5_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_5_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_6_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_6_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPFC_7_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPFC_7_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPFC_7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPKTr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x45,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPKT_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPKT_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPKT_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPKT_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPKT_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPKT_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPKT_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPKT_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x45,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPKT_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPKT_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPKT_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPKT_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPKT_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x45,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPKT_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPKT_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPKT_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPKT_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPKT_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPKT_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPKT_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPKT_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPKT_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPKT_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPKT_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPKT_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPKT_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPKT_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPKT_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPKT_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x45,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TPOKr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x44,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TPOK_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TPOK_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TPOK_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TPOK_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TPOK_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TPOK_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TPOK_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPOK_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x44,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TPOK_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TPOK_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TPOK_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TPOK_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TPOK_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x44,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TPOK_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TPOK_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TPOK_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TPOK_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TPOK_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TPOK_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TPOK_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TPOK_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TPOK_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TPOK_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TPOK_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TPOK_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TPOK_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TPOK_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TPOK_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TPOK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TPOK_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x44,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TPPCFGr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c0c,
        0,
        2,
        soc_TPPCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_CAM_BIST_CONFIGr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002b00,
        0,
        2,
        soc_PP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_CAM_BIST_CONTROLr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002900,
        0,
        5,
        soc_TP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_CAM_BIST_DBG_DATAr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002c00,
        0,
        1,
        soc_PP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_CAM_BIST_STATUSr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002a00,
        0,
        1,
        soc_TP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_DEBUG0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002100,
        0,
        16,
        soc_TP_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_DEBUG1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002200,
        0,
        20,
        soc_TP_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_DEBUG2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002300,
        0,
        20,
        soc_TP_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_DEBUG3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002400,
        0,
        8,
        soc_TP_ECC_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_ERRORr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002500,
        0,
        8,
        soc_TP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_ERROR_MASKr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002600,
        0,
        8,
        soc_TP_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_STATUS0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002700,
        0,
        2,
        soc_TP_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ff83ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_ECC_STATUS1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002800,
        0,
        2,
        soc_TP_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_CONFIGr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2000000,
        0,
        1,
        soc_TP_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_DEBUGr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002d00,
        0,
        3,
        soc_TP_GLOBAL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_DEBUG_VALUE0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002e00,
        0,
        3,
        soc_TP_GLOBAL_DEBUG_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_DEBUG_VALUE1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002f00,
        0,
        3,
        soc_TP_GLOBAL_DEBUG_VALUE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_DEBUG_VALUE2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003000,
        0,
        1,
        soc_TP_GLOBAL_DEBUG_VALUE2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_DEBUG_VALUE3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003100,
        0,
        1,
        soc_TP_GLOBAL_DEBUG_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_EVENTr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2000100,
        0,
        3,
        soc_TP_GLOBAL_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_EVENT_MASKr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2000200,
        0,
        3,
        soc_TP_GLOBAL_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_GLOBAL_STATUSr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2000300,
        0,
        4,
        soc_TP_GLOBAL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_PD_ASSIST_DEBUGr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2006000,
        0,
        2,
        soc_CM_PD_ASSIST_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_SEGMENT_CONFIG0_Sr */
        soc_block_list[116],
        soc_genreg,
        8,
        0x2000400,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TP_SEGMENT_CONFIG0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_SEGMENT_CONFIG1_Sr */
        soc_block_list[116],
        soc_genreg,
        8,
        0x2000c00,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TP_SEGMENT_CONFIG1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf303ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_SEGMENT_CONFIG2_Sr */
        soc_block_list[116],
        soc_genreg,
        8,
        0x2001400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_TP_SEGMENT_CONFIG2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TCAM_SCAN_DEBUG0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2001c00,
        0,
        2,
        soc_TP_TCAM_SCAN_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TCAM_SCAN_DEBUG1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2001d00,
        0,
        1,
        soc_PP_TCAM_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TCAM_SCAN_ERRORr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_TP_TCAM_SCAN_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TCAM_SCAN_ERROR_MASKr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2001f00,
        0,
        2,
        soc_TP_TCAM_SCAN_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TCAM_SCAN_STATUSr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2002000,
        0,
        4,
        soc_TP_TCAM_SCAN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TEST_MODE_CONFIG0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003200,
        0,
        4,
        soc_TP_TEST_MODE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TEST_MODE_CONFIG1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003300,
        0,
        1,
        soc_TP_TEST_MODE_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CAPT_0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004000,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CAPT_1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004100,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CAPT_2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004200,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CAPT_3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004300,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CAPT_4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004400,
        0,
        4,
        soc_TP_TRACE_IF_INPUT_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_CONTROLr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003400,
        0,
        2,
        soc_PP_TRACE_IF_LR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_COUNTERr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_MASK0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003b00,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_MASK1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_MASK2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_MASK3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_MASK4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003f00,
        0,
        4,
        soc_TP_TRACE_IF_INPUT_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_VALUE0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003600,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_VALUE1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_VALUE2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003800,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_VALUE3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_TP_TRACE_IF_INPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_INPUT_FIELD_VALUE4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2003a00,
        0,
        4,
        soc_TP_TRACE_IF_INPUT_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005700,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005800,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005900,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005a00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005b00,
        0,
        5,
        soc_TP_TRACE_IF_OUTPUT_CAPT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_5r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005c00,
        0,
        1,
        soc_TP_GLOBAL_DEBUG_VALUE2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CAPT_6r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005d00,
        0,
        1,
        soc_TP_GLOBAL_DEBUG_VALUE3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_CONTROLr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004700,
        0,
        2,
        soc_PP_TRACE_IF_LR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003fffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_COUNTERr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004800,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005000,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005100,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005200,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005300,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005400,
        0,
        5,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK5r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005500,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_MASK6r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005600,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_MASK6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004900,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE1r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004a00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE2r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004b00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE3r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004c00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE4r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004d00,
        0,
        5,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE5r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004e00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_OUTPUT_FIELD_VALUE6r */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004f00,
        0,
        1,
        soc_TP_TRACE_IF_OUTPUT_FIELD_VALUE6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_STATUS_INPUTr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004500,
        0,
        1,
        soc_OC_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_STATUS_INPUT_MASKr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2004600,
        0,
        1,
        soc_OC_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_STATUS_OUTPUTr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005e00,
        0,
        1,
        soc_OC_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TP_TRACE_IF_STATUS_OUTPUT_MASKr */
        soc_block_list[116],
        soc_genreg,
        1,
        0x2005f00,
        0,
        1,
        soc_OC_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80079,
        0,
        6,
        soc_TRACE_IF_DEQDONE_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007a,
        0,
        1,
        soc_TRACE_IF_DEQDONE_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007b,
        0,
        1,
        soc_TRACE_IF_DEQDONE_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80071,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80072,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_MASK0_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80074,
        0,
        6,
        soc_TRACE_IF_DEQDONE_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_MASK1_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80076,
        0,
        1,
        soc_TRACE_IF_DEQDONE_MASK1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_MASK2_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80078,
        0,
        1,
        soc_TRACE_IF_DEQDONE_MASK2_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_VALUE0_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80073,
        0,
        6,
        soc_TRACE_IF_DEQDONE_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_VALUE1_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80075,
        0,
        1,
        soc_TRACE_IF_DEQDONE_VALUE1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQDONE_VALUE2_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80077,
        0,
        1,
        soc_TRACE_IF_DEQDONE_VALUE2_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_CAPT_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005c,
        0,
        5,
        soc_TRACE_IF_DEQD_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_CAPT_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005d,
        0,
        5,
        soc_TRACE_IF_DEQD_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_CONTROLr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80058,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_COUNTERr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80059,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_MASK_FIELDr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005b,
        0,
        5,
        soc_TRACE_IF_DEQD_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQD_VALUE_FIELDr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005a,
        0,
        5,
        soc_TRACE_IF_DEQD_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQR_CONTROLr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002d,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQR_COUNTERr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQR_MASK_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80030,
        0,
        5,
        soc_TRACE_IF_DEQR_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_DEQR_VALUE_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002f,
        0,
        5,
        soc_TRACE_IF_DEQR_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_CAPT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080039,
        SOC_REG_FLAG_RO,
        12,
        soc_TRACE_IF_DEQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_CAPT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08003a,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080035,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080036,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_MASK_FIELDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080038,
        0,
        12,
        soc_TRACE_IF_DEQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_DEQ_VALUE_FIELDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080037,
        0,
        12,
        soc_TRACE_IF_DEQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_CAPT_0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006f,
        0,
        4,
        soc_TRACE_IF_ENQDONE_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_CAPT_1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80070,
        0,
        1,
        soc_TRACE_IF_DEQDONE_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_CONTROLr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80069,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_COUNTERr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006a,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_MASK0_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006c,
        0,
        4,
        soc_TRACE_IF_ENQDONE_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_MASK1_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006e,
        0,
        1,
        soc_TRACE_IF_DEQDONE_MASK1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_VALUE0_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006b,
        0,
        4,
        soc_TRACE_IF_ENQDONE_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQDONE_VALUE1_FIELDr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8006d,
        0,
        1,
        soc_TRACE_IF_DEQDONE_VALUE1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQD_CONTROLr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80052,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQD_COUNTERr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80053,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQD_MASK_FIELDr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80055,
        0,
        1,
        soc_TRACE_IF_ENQD_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQD_VALUE_FIELDr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80054,
        0,
        1,
        soc_TRACE_IF_ENQD_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQR_CONTROLr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80027,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQR_COUNTERr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQR_MASK_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002a,
        0,
        4,
        soc_TRACE_IF_ENQR_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_ENQR_VALUE_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80029,
        0,
        4,
        soc_TRACE_IF_ENQR_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_CAPT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080033,
        SOC_REG_FLAG_RO,
        11,
        soc_TRACE_IF_ENQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_CAPT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080034,
        SOC_REG_FLAG_RO,
        2,
        soc_TRACE_IF_ENQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08002f,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080030,
        SOC_REG_FLAG_RO,
        1,
        soc_TRACE_IF_DEQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_MASK_FIELDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080032,
        0,
        11,
        soc_TRACE_IF_ENQ_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRACE_IF_ENQ_VALUE_FIELDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080031,
        0,
        11,
        soc_TRACE_IF_ENQ_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003d,
        0,
        8,
        soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003e,
        0,
        3,
        soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CONTROLr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80033,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_COUNTERr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80036,
        0,
        8,
        soc_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80038,
        0,
        3,
        soc_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x000001bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80035,
        0,
        8,
        soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80037,
        0,
        3,
        soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80045,
        0,
        4,
        soc_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_CONTROLr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80041,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_COUNTERr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80044,
        0,
        4,
        soc_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80043,
        0,
        4,
        soc_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_CAPT_0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80052,
        0,
        1,
        soc_TRACE_IF_QM_QS_RATE_READ_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_CONTROLr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004e,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_COUNTERr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004f,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80051,
        0,
        1,
        soc_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80050,
        0,
        1,
        soc_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_QS_DEQR_CAPTr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80031,
        0,
        6,
        soc_TRACE_IF_QS_DEQR_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_RB_ENQD_CAPT_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80056,
        0,
        2,
        soc_TRACE_IF_RB_ENQD_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_RB_ENQD_CAPT_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80057,
        0,
        2,
        soc_TRACE_IF_RB_ENQD_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_RB_ENQR_CAPT_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002b,
        0,
        3,
        soc_TRACE_IF_RB_ENQR_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_RB_ENQR_CAPT_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8002c,
        0,
        9,
        soc_TRACE_IF_RB_ENQR_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004c,
        0,
        1,
        soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004d,
        0,
        1,
        soc_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CONTROLr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80046,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_COUNTERr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80047,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80049,
        0,
        1,
        soc_TRACE_IF_ENQD_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80048,
        0,
        1,
        soc_TRACE_IF_ENQD_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8004a,
        0,
        1,
        soc_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_CAPT_0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80036,
        0,
        6,
        soc_TRACE_IF_SCPB_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_CAPT_1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80037,
        0,
        4,
        soc_TRACE_IF_SCPB_CAPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_CONTROLr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80032,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_COUNTERr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_MASK_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_TRACE_IF_ENQD_MASK_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_SCPB_VALUE_FIELDr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_TRACE_IF_ENQD_VALUE_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000e,
        0,
        3,
        soc_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TRACE_IF_STATUS_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000f,
        0,
        3,
        soc_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc0806a0,
        0,
        6,
        soc_TRILL_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4a00a000,
        0,
        6,
        soc_TRILL_DROP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001000,
        0,
        6,
        soc_TRILL_DROP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a00a000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_TRILL_DROP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4a00a000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_TRILL_DROP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_TRILL_DROP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRILL_DROP_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x82000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_TRILL_DROP_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080642,
        0,
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004200,
        0,
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002e00,
        0,
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a001800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5e001800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_TRILL_RBRIDGE_NICKNAME_SELECT_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da2,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a800,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019400,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da3,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d9d,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da4,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d9e,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a600,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da5,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01ab00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019700,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a700,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da6,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a800,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da7,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da1,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a900,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d9f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a500,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019100,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d9a,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080da1,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d9b,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e01a300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TRPKTr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x59,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TRPKT_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TRPKT_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TRPKT_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRPKT_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRPKT_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRPKT_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TRPKT_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRPKT_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x59,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRPKT_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TRPKT_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TRPKT_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TRPKT_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRPKT_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x59,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TRPKT_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TRPKT_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRPKT_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TRPKT_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TRPKT_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TRPKT_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TRPKT_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TRPKT_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TRPKT_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TRPKT_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TRPKT_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TRPKT_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TRPKT_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TRPKT_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TRPKT_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TRPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRPKT_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x59,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TRUNK_BITMAP_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80801c4,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080252,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011a00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e012200,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e011e00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d21,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e012100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011b00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011f00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080253,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d22,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e012200,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1d,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080254,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d23,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e012300,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1e,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08024f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011800,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011900,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012500,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42011d00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080250,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080251,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080255,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012600,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42013200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012a00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a012200,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080d1e,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012700,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42013300,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012b00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080256,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080d1f,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080257,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080d20,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d19,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e011f00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e011b00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1e,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e011e00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1a,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1f,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e011f00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d1b,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e012000,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000900,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000900,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000900,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TRUNK_RAND_LB_SEED_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TS125M1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c54,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TS125M2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80c56,
        SOC_REG_FLAG_RO,
        1,
        soc_RTPTSI1_TCID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TSCLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TSCL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TSCL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TSCL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TSCL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TSCL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TSCL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TSCL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSCL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TSCL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TSCL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TSCL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TSCL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TSCL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TSCL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TSCL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TSCL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TSCL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TSCL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TSCL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TSCL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TSCL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TSCL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TSCL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TSCL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TSCL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TSCL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TSCL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TSCL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TSCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TSCL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x51,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOFPH_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f238,
        SOC_REG_FLAG_RO,
        2,
        soc_SYSTSOFPH_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER1_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f230,
        0,
        2,
        soc_TSOSPER1_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TSOSPER2_CID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f232,
        0,
        1,
        soc_STSOSPER2_SI_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TSPARE0r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TSPARE1r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TSPARE2r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TSPARE3r */
        soc_block_list[166],
        soc_portreg,
        1,
        0x7400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TSPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80000,
        0,
        5,
        soc_TS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80001,
        0,
        5,
        soc_TS_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80002,
        0,
        5,
        soc_TS_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000808, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG3r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80003,
        0,
        3,
        soc_TS_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x001f0920, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG4r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80004,
        0,
        6,
        soc_TS_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG5r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_TS_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_CONFIG6r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_TS_CONFIG6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TS_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080017,
        0,
        2,
        soc_TS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x88f7000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TS_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208001d,
        0,
        1,
        soc_TS_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc200000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TS_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208001c,
        0,
        1,
        soc_TS_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TS_CONTROL_1_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208003c,
        0,
        1,
        soc_TS_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc200000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TS_CONTROL_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa001c00,
        0,
        1,
        soc_TS_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0xc200000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TS_CONTROL_1_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080041,
        0,
        1,
        soc_TS_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc200000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TS_CONTROL_1_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080641,
        0,
        1,
        soc_TS_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xc200000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TS_CONTROL_2_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208003d,
        0,
        1,
        soc_TS_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TS_CONTROL_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa001d00,
        0,
        1,
        soc_TS_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TS_CONTROL_2_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080042,
        0,
        1,
        soc_TS_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TS_CONTROL_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080642,
        0,
        1,
        soc_TS_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TS_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208003b,
        0,
        2,
        soc_TS_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d88f7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TS_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa001b00,
        0,
        2,
        soc_TS_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d88f7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TS_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080040,
        0,
        2,
        soc_TS_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d88f7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TS_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080640,
        0,
        2,
        soc_TS_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x000d88f7, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_INFOr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_TS_DEBUG_INFOr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L1_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80038,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L1_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80039,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L2_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003a,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L2_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003b,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L3_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003c,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L3_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003d,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L4_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003e,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L4_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8003f,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L5_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80040,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L5_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80041,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L6_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80042,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L6_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80043,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L7_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80044,
        0,
        6,
        soc_TS_DEBUG_L1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_L7_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80045,
        0,
        6,
        soc_TS_DEBUG_L1_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_LEAF_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80036,
        0,
        7,
        soc_TS_DEBUG_LEAF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_LEAF_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80037,
        0,
        7,
        soc_TS_DEBUG_LEAF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_GRANT_CAPT0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80032,
        0,
        6,
        soc_TS_DEBUG_TRACE_GRANT_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_GRANT_CONTROLr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002e,
        0,
        4,
        soc_CI_DEBUG_TRACE_RB_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_GRANT_COUNTERr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80031,
        0,
        6,
        soc_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80030,
        0,
        6,
        soc_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_CAPT0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002c,
        0,
        7,
        soc_TS_DEBUG_TRACE_PRI_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_CAPT1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002d,
        0,
        3,
        soc_TS_DEBUG_TRACE_PRI_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_CONTROLr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80026,
        0,
        4,
        soc_CI_DEBUG_TRACE_RB_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_COUNTERr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_CI_DEBUG_TRACE_RB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_MASK0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002a,
        0,
        7,
        soc_TS_DEBUG_TRACE_PRI_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_MASK1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8002b,
        0,
        3,
        soc_TS_DEBUG_TRACE_PRI_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_VALUE0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80028,
        0,
        7,
        soc_TS_DEBUG_TRACE_PRI_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_VALUE1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80029,
        0,
        3,
        soc_TS_DEBUG_TRACE_PRI_FIELD_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_STATUSr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80033,
        0,
        2,
        soc_TS_DEBUG_TRACE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_DEBUG_TRACE_STATUS_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80034,
        0,
        2,
        soc_TS_DEBUG_TRACE_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_DEBUG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000f,
        0,
        32,
        soc_TS_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x55555555, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_DEBUG1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80010,
        0,
        28,
        soc_TS_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x55555550, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_DEBUG2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80011,
        0,
        8,
        soc_TS_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80012,
        0,
        32,
        soc_TS_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80014,
        0,
        28,
        soc_TS_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80016,
        0,
        8,
        soc_TS_ECC_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR0_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80013,
        0,
        32,
        soc_TS_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR1_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80015,
        0,
        28,
        soc_TS_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xfffffff0, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_ERROR2_MASKr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80017,
        0,
        8,
        soc_TS_ECC_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80018,
        0,
        2,
        soc_TS_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80019,
        0,
        2,
        soc_TS_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001a,
        0,
        2,
        soc_TS_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS3r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001b,
        0,
        2,
        soc_TS_ECC_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS4r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001c,
        0,
        2,
        soc_TS_ECC_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS5r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001d,
        0,
        2,
        soc_TS_ECC_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS6r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001e,
        0,
        2,
        soc_TS_ECC_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS7r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8001f,
        0,
        2,
        soc_TS_ECC_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS8r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80020,
        0,
        3,
        soc_TS_ECC_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS9r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80021,
        0,
        3,
        soc_TS_ECC_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS10r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80022,
        0,
        3,
        soc_TS_ECC_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS11r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80023,
        0,
        3,
        soc_TS_ECC_STATUS11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS12r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80024,
        0,
        2,
        soc_TS_ECC_STATUS12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_ECC_STATUS13r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80025,
        0,
        4,
        soc_TS_ECC_STATUS13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL1_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80007,
        0,
        5,
        soc_TS_LEVEL1_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL2_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80008,
        0,
        4,
        soc_TS_LEVEL2_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x007fcfff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL3_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80009,
        0,
        4,
        soc_TS_LEVEL3_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x007fc3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL4_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000a,
        0,
        4,
        soc_TS_LEVEL4_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x007fc0ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL5_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000b,
        0,
        3,
        soc_TS_LEVEL5_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x0007c084, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL6_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000c,
        0,
        3,
        soc_TS_LEVEL6_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x0007c030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_LEVEL7_CONFIG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000d,
        0,
        3,
        soc_TS_LEVEL7_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x0007c005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_MEM_DEBUG0r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80046,
        0,
        8,
        soc_TS_MEM_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_MEM_DEBUG1r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80047,
        0,
        8,
        soc_TS_MEM_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_MEM_DEBUG2r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80048,
        0,
        8,
        soc_TS_MEM_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_MEM_DEBUG3r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x80049,
        0,
        8,
        soc_TS_MEM_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_MEM_DEBUG4r */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8004a,
        0,
        5,
        soc_TS_MEM_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_PRI_SB_DEBUGr */
        soc_block_list[24],
        soc_genreg,
        1,
        0x8000e,
        0,
        5,
        soc_TS_PRI_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_QSB_RATE_SB_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80055,
        0,
        5,
        soc_QM_QSB_RAND_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRLr */
        soc_block_list[229],
        soc_portreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM53314_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO,
        4,
        soc_TS_STATUS_CNTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO,
        3,
        soc_UNIMAC0_TS_STATUS_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x5c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TS_STATUS_CNTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TS_STATUS_CNTRL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c6,
        SOC_REG_FLAG_RO,
        3,
        soc_TS_STATUS_CNTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2010a00,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2010b00,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2010700,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2012500,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56260_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2012600,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2012700,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2011f00,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x771b0000,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x77170000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x77180000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2290000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2290000,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2290000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2290000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2290000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22f0000,
        0,
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22f0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TS_TO_CORE_SYNC_ENABLE_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x22f0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_TS_TO_CORE_SYNC_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801c9,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TTL_FN_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010b00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TTL_FN_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010500,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d05,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801ca,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010600,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d06,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb0801cb,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32010700,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TTL_FN_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080d07,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b2f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f340000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b2f0000,
        0,
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b2f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b2f0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b2f0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_DST_COMPRESSION_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f340000,
        0,
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f340000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f340000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TTL_FN_RAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f340000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_DST_COMPRESSION_RAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TUCAr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x46,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TUCA_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TUCA_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TUCA_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TUCA_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TUCA_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TUCA_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TUCA_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TUCA_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x46,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TUCA_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TUCA_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TUCA_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TUCA_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TUCA_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x46,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TUCA_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x44d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TUCA_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TUCA_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TUCA_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TUCA_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TUCA_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TUCA_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TUCA_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TUCA_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TUCA_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TUCA_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TUCA_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TUCA_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TUCA_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TUCA_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TUCA_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x46,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TUFLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TUFL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TUFL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TUFL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TUFL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TUFL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TUFL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TUFL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TUFL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TUFL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TUFL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TUFL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TUFL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TUFL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TUFL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TUFL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TUFL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TUFL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TUFL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TUFL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TUFL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TUFL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TUFL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TUFL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TUFL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TUFL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TUFL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TUFL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TUFL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TUFL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TUFL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TVLNr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x57,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TVLN_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TVLN_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TVLN_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TVLN_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TVLN_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TVLN_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TVLN_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TVLN_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x57,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TVLN_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TVLN_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TVLN_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TVLN_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TVLN_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x57,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TVLN_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TVLN_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TVLN_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TVLN_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TVLN_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TVLN_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TVLN_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TVLN_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TVLN_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TVLN_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TVLN_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TVLN_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TVLN_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TVLN_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TVLN_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TVLN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TVLN_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x57,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TWO_LAYER_SCH_MODEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1d000,
        0,
        1,
        soc_TWO_LAYER_SCH_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXAEMPTHr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80314,
        0,
        2,
        soc_TXAEMPTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXAFULLTHr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80312,
        0,
        2,
        soc_TXAFULLTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x90826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x91826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x92826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x93826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x94826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x95826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x96826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x97826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x98826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x99826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9a826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9b826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9c826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9d826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9e826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9f826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_32r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa0826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_33r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa1826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_34r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa2826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_35r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa3826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_36r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa4826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_37r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa5826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_38r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa6826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_39r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa7826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_40r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa8826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_41r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa9826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_42r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaa826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_43r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xab826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_44r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xac826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_45r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xad826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_46r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xae826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_47r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaf826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_48r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb0826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_49r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb1826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_50r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb2826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_51r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb3826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_52r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb4826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_53r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb5826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_54r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb6826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_55r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb7826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_56r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb8826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_57r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb9826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_58r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xba826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_59r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbb826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_60r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbc826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_61r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbd826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_62r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbe826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASCFG_CHID_63r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbf826,
        0,
        2,
        soc_TXCASCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCASDELr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8082a,
        0,
        3,
        soc_TXCASDELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TXCFr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TXCF_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TXCF_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TXCF_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TXCF_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXCF_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXCF_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TXCF_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCF_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXCF_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TXCF_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TXCF_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TXCF_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TXCF_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TXCF_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TXCF_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TXCF_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TXCF_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXCF_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TXCF_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TXCF_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXCF_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXCF_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TXCF_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TXCF_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TXCF_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TXCF_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TXCF_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TXCF_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TXCF_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TXCLr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x54,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TXCL_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TXCL_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TXCL_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TXCL_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXCL_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXCL_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TXCL_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXCL_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x54,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXCL_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TXCL_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TXCL_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RALN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TXCL_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TXCL_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x54,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TXCL_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TXCL_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_REG_INT_TXCL_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TXCL_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXCL_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TXCL_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TXCL_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXCL_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXCL_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TXCL_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TXCL_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TXCL_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TXCL_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TXCL_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TXCL_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TXCL_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x54,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TXFIFO_STATr */
        soc_block_list[228],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO,
        3,
        soc_TXFIFO_STAT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO,
        2,
        soc_UNIMAC0_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x5cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x2cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1cf00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TXFIFO_STAT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TXFIFO_STAT_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5cf,
        SOC_REG_FLAG_RO,
        2,
        soc_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXFILLTHr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80310,
        0,
        2,
        soc_TXFILLTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8a806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8b806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8c806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8d806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8e806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8f806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x90806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x91806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x92806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x93806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x94806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x95806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x96806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x97806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x98806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x99806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9a806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9b806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9c806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9d806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9e806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9f806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_32r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa0806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_33r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa1806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_34r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa2806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_35r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa3806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_36r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa4806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_37r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa5806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_38r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa6806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_39r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa7806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_40r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa8806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_41r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa9806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_42r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaa806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_43r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xab806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_44r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xac806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_45r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xad806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_46r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xae806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_47r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaf806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_48r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb0806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_49r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb1806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_50r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb2806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_51r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb3806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_52r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb4806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_53r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb5806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_54r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb6806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_55r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb7806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_56r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb8806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_57r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb9806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_58r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xba806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_59r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbb806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_60r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbc806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_61r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbd806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_62r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbe806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXHDRCFG_CHID_63r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbf806,
        0,
        5,
        soc_TXHDRCFG_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TXLLFCMSGCNTr */
        soc_block_list[227],
        soc_portreg,
        1,
        0x82e,
        0,
        1,
        soc_TXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TXLLFCMSGCNT_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0x82e,
        0,
        1,
        soc_TXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TXLLFCMSGCNT_BCM56634_A0r */
        soc_block_list[231],
        soc_portreg,
        1,
        0x82e,
        0,
        1,
        soc_TXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TXLLFCMSGCNT_BCM56820_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x82e,
        0,
        1,
        soc_TXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TXLLFCMSGCNT_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x82e,
        0,
        1,
        soc_TXLLFCMSGCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002100,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002400,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002600,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002200,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002500,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_COUNTER_MEM_PARITY_STATUS_NACK_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002700,
        0,
        4,
        soc_TXLP_COUNTER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_CSTATEBUF_PARITY_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001f00,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_CTRLBUF_ECC_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001a00,
        0,
        3,
        soc_TXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DATABUF_ECC_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001900,
        0,
        3,
        soc_TXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_DATABUF_ECC_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001c00,
        0,
        3,
        soc_TXLP_DATABUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DATABUF_ECC_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001e00,
        0,
        3,
        soc_TXLP_DATABUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000d00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT1r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000e00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT2r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000f00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT3r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT4r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT5r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT6r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT7r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT0_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000d00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT1_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000e00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT2_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000f00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT3_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001000,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT4_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT5_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001200,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT6_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT6_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT7_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001400,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_DEBUG_COUNTER_SELECT7_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_ECC_PARITY_CONTROLr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001800,
        0,
        7,
        soc_TXLP_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_ECC_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001b00,
        0,
        7,
        soc_TXLP_ECC_PARITY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_ECC_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001d00,
        0,
        7,
        soc_TXLP_ECC_PARITY_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_HW_RESET_CONTROL_0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_HW_RESET_CONTROL_1r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_TXLP_HW_RESET_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_HW_RESET_CONTROL_0_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_HW_RESET_CONTROL_1_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_TXLP_HW_RESET_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001d00,
        0,
        3,
        soc_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002000,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002200,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001e00,
        0,
        3,
        soc_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002100,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACK_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002300,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_INTR_ENABLEr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002400,
        0,
        8,
        soc_TXLP_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_INTR_ENABLE_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002700,
        0,
        8,
        soc_TXLP_INTR_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INTR_ENABLE_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002900,
        0,
        8,
        soc_TXLP_INTR_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_INTR_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002300,
        0,
        8,
        soc_TXLP_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_INTR_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002600,
        0,
        8,
        soc_TXLP_INTR_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INTR_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002800,
        0,
        8,
        soc_TXLP_INTR_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_INT_STREAM_ID_BASEr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_INT_STREAM_ID_BASE_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_INT_STREAM_ID_BASE_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000600,
        0,
        1,
        soc_RXLP_INT_STREAM_ID_BASE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_LENGTH_FIELD_SELECTORr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_LENGTH_FIELD_SELECTOR_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x900,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_LENGTH_FIELD_SELECTOR_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0xb00,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_RXLP_LENGTH_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_MIN_STARTCNTr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000a00,
        0,
        2,
        soc_TXLP_MIN_STARTCNTr_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_MIN_STARTCNT_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000a00,
        0,
        2,
        soc_TXLP_MIN_STARTCNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_MIN_STARTCNT_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000c00,
        0,
        2,
        soc_TXLP_MIN_STARTCNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PFC_CONTROLr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000b00,
        0,
        2,
        soc_TXLP_PFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PFC_CONTROL_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000b00,
        0,
        2,
        soc_TXLP_PFC_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PFC_CONTROL_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000d00,
        0,
        2,
        soc_TXLP_PFC_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_CREDIT_RESETr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000c00,
        0,
        4,
        soc_TXLP_PORT_CREDIT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PORT_CREDIT_RESET_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000c00,
        0,
        4,
        soc_TXLP_PORT_CREDIT_RESET_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_CREDIT_RESET_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000e00,
        0,
        4,
        soc_TXLP_PORT_CREDIT_RESET_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_ENABLEr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_TXLP_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_ENABLE_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_TXLP_PORT_ENABLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_FAR_END_MAC_ADDRr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXLP_PORT_FAR_END_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PORT_FAR_END_MAC_ADDR_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IDB_OBM0_PROTOCOL_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_FAR_END_MAC_ADDR_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IDB_OBM0_PROTOCOL_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_LP_MODE_CONTROLr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x300,
        0,
        3,
        soc_TXLP_PORT_LP_MODE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x300,
        0,
        3,
        soc_TXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_LP_MODE_CONTROL_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x500,
        0,
        3,
        soc_TXLP_PORT_LP_MODE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_NEAR_END_MAC_ADDRr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXLP_PORT_FAR_END_MAC_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PORT_NEAR_END_MAC_ADDR_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IDB_OBM0_PROTOCOL_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_NEAR_END_MAC_ADDR_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_IDB_OBM0_PROTOCOL_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_PKT_CTRLr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000400,
        SOC_REG_FLAG_RO,
        11,
        soc_EGR_PORT_PKT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_PKT_SOP_ENABLEr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_TXLP_PORT_PKT_SOP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_PORT_VLAN_TPIDr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x700,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_PORT_VLAN_TPID_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x700,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPID_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_PORT_VLAN_TPID_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x900,
        0,
        1,
        soc_RXLP_PORT_VLAN_TPID_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_TXLP_RAM_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_1r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001600,
        0,
        2,
        soc_TXLP_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_2r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001700,
        0,
        2,
        soc_TXLP_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_3r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_4r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_5r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001900,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_6r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_1_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001500,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_1_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001700,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_2_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001600,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_2_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001800,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_3_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001900,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_4_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001a00,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_5_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001b00,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RAM_CONTROL_6_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001c00,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_RESICRCBUF_PARITY_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001c00,
        0,
        3,
        soc_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RESICRCBUF_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001e00,
        0,
        3,
        soc_TXLP_CSTATEBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_RESIDATABUF_ECC_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001b00,
        0,
        3,
        soc_TXLP_CTRLBUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_RESIDATABUF_ECC_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001d00,
        0,
        3,
        soc_TXLP_DATABUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_RESIDATABUF_ECC_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001f00,
        0,
        3,
        soc_TXLP_DATABUF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_TCI_FIELD_SELECTORr */
        soc_block_list[158],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_TXLP_TCI_FIELD_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x000fed76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_TCI_FIELD_SELECTOR_BCM56260_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0x800,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_TXLP_TCI_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x000fed76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_TCI_FIELD_SELECTOR_BCM56270_A0r */
        soc_block_list[158],
        soc_portreg,
        1,
        0xa00,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_TXLP_TCI_FIELD_SELECTOR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x000fed76)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUSr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2001f00,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002200,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002400,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002000,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002300,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXLP_TRIGGER_MEM_PARITY_STATUS_NACK_BCM56270_A0r */
        soc_block_list[158],
        soc_genreg,
        1,
        0x2002500,
        0,
        4,
        soc_TXLP_TRIGGER_MEM_PARITY_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TXPFr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x49,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TXPF_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TXPF_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TXPF_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TXPF_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXPF_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXPF_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TXPF_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXPF_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x49,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXPF_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TXPF_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TXPF_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TXPF_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TXPF_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x49,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TXPF_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TXPF_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TXPF_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TXPF_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXPF_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TXPF_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TXPF_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXPF_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXPF_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TXPF_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TXPF_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TXPF_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TXPF_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TXPF_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TXPF_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TXPF_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x49,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TXPPr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TXPP_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TXPP_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TXPP_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TXPP_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TXPP_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TXPP_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TXPP_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXPP_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TXPP_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TXPP_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TXPP_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TXPP_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TXPP_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TXPP_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x45100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TXPP_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TXPP_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TXPP_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXPP_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TXPP_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TXPP_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXPP_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXPP_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TXPP_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TXPP_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TXPP_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TXPP_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TXPP_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TXPP_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x5100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TXPP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TXPP_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x4a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXPREAMBLEr */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80316,
        0,
        2,
        soc_TXPREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_DESTINATION_ID_FORMAT_TO_FABRICr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRICr_fields,
        SOC_RESET_VAL_DEC(0x00000122, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x103,
        0,
        3,
        soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000122, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x105,
        0,
        3,
        soc_TXQ_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000122, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_DTQ_CRDIT_STATUSr */
        soc_block_list[182],
        soc_genreg,
        3,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_TXQ_DTQ_CRDIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_DTQ_CRDIT_STATUS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        3,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        7,
        soc_TXQ_DTQ_CRDIT_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_DTQ_STATUSr */
        soc_block_list[182],
        soc_genreg,
        6,
        0x109,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_TXQ_DTQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_DTQ_STATUS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        6,
        0x109,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_TXQ_DTQ_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_1B_ERR_CNTr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_1B_ERR_CNT_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_1B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_2B_ERR_CNTr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_2B_ERR_CNT_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_2B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_TXQ_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_INITIATEr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_TXQ_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_INITIATE_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa4,
        0,
        6,
        soc_TXQ_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa4,
        0,
        8,
        soc_TXQ_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9a,
        0,
        6,
        soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9a,
        0,
        8,
        soc_TXQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_INITIATEr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_TXQ_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_INITIATE_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa6,
        0,
        6,
        soc_TXQ_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa6,
        0,
        8,
        soc_TXQ_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9c,
        0,
        6,
        soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x9c,
        0,
        8,
        soc_TXQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_TXQ_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TXQ_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_TXQ_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_EGQ_COUNTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TXQ_EGQ_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_EGQ_COUNTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TXQ_EGQ_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_EGQ_COUNTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TXQ_EGQ_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_TXQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_ERROR_INITIATION_DATAr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TXQ_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_ERROR_INITIATION_DATA_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TXQ_ERROR_INITIATION_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_TXQ_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_FC_STATUS_VECr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        11,
        soc_TXQ_FC_STATUS_VECr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x333f3f3f, 0x00111113)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_FC_STATUS_VEC_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_RO,
        7,
        soc_TXQ_FC_STATUS_VEC_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01111333, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_FC_STATUS_VEC_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        11,
        soc_TXQ_FC_STATUS_VEC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x333f3f3f, 0x00111113)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_FDT_COUNTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_TXQ_FDT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_FDT_COUNTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_TXQ_FDT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_FDT_PRG_COUNTER_CFGr */
        soc_block_list[182],
        soc_genreg,
        4,
        0x116,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_TXQ_FDT_PRG_COUNTER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_FDT_PRG_COUNTER_CFG_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        4,
        0x116,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        6,
        soc_TXQ_FDT_PRG_COUNTER_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_TXQ_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_GENERAL_CFG_1_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_TXQ_GLOBAL_GENERAL_CFG_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_GLOBAL_GENERAL_CFG_1_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_TXQ_GLOBAL_GENERAL_CFG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_MEM_OPTIONSr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TXQ_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_MEM_OPTIONS_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TXQ_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc0,
        0,
        6,
        soc_TXQ_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTIONr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc5,
        0,
        2,
        soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTIONr_fields,
        SOC_RESET_VAL_DEC(0x000001fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc5,
        0,
        2,
        soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xc5,
        0,
        2,
        soc_TXQ_GLOBAL_ONE_PLUS_ONE_PORT_PROTECTION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_GTIMER_CONFIGURATIONr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TXQ_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_GTIMER_CONFIGURATION_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TXQ_GTIMER_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x88,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_TXQ_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMANDr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TXQ_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TXQ_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_TXQ_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TXQ_INDIRECT_COMMAND_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_TXQ_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TXQ_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TXQ_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TXQ_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_TXQ_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_TXQ_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TXQ_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INDIRECT_FORCE_BUBBLE_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TXQ_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_TXQ_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_MASK_REGISTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_TXQ_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_MASK_REGISTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_TXQ_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_TXQ_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TXQ_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TXQ_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_TXQ_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTER_TESTr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TXQ_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TXQ_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_TXQ_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_LOCAL_FIFO_CFGr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_TXQ_LOCAL_FIFO_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_LOCAL_FIFO_CFG_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_TXQ_LOCAL_FIFO_CFG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_LOCAL_FIFO_CFG_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_TXQ_LOCAL_FIFO_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_LTQ_STATUSr */
        soc_block_list[182],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_TXQ_LTQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_LTQ_STATUS_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        2,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_TXQ_LTQ_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_LTQ_STATUS_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        2,
        0x10f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        3,
        soc_TXQ_LTQ_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_PDQ_STATUS_VEC_FLIP_POLARITYr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x112,
        0,
        11,
        soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x107,
        0,
        7,
        soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x112,
        0,
        11,
        soc_TXQ_PDQ_STATUS_VEC_FLIP_POLARITY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MIRROR_ADDRr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TXQ_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MIRROR_ADDR_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TXQ_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_TXQ_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCDr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TXQ_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCD_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TXQ_RESERVED_MTCD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_TXQ_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCPr */
        soc_block_list[182],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TXQ_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCP_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TXQ_RESERVED_MTCP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_TXQ_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_1r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_2r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_3r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_0_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_1_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_2_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_3_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_TXQ_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_RXI_COUNTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_RXI_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_RXI_COUNTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_RXI_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_RXI_COUNTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_RXI_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_SBUS_BROADCAST_IDr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TXQ_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_SBUS_BROADCAST_ID_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TXQ_SBUS_BROADCAST_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_TXQ_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_SBUS_LAST_IN_CHAINr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TXQ_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_SBUS_LAST_IN_CHAIN_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TXQ_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_TXQ_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_TXI_COUNTERr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_TXI_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_TXI_COUNTER_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_TXI_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_TXI_COUNTER_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_TXQ_TXI_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_TXQ_DEBUG_CONFIGURATIONr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_TXQ_TXQ_DEBUG_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x101,
        0,
        4,
        soc_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x101,
        0,
        2,
        soc_TXQ_TXQ_DEBUG_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TXQ_TXQ_GENERAL_CONFIGURATIONr */
        soc_block_list[182],
        soc_genreg,
        1,
        0x100,
        0,
        6,
        soc_TXQ_TXQ_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00001ff2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88270_A0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x100,
        0,
        6,
        soc_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001ff2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88470_B0r */
        soc_block_list[182],
        soc_genreg,
        1,
        0x100,
        0,
        6,
        soc_TXQ_TXQ_GENERAL_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001ff2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8aa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ba08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ca08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8da08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ea08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8fa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x90a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x91a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x92a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x93a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x94a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x95a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x96a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x97a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x98a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x99a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9aa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ba08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ca08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9da08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ea08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9fa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_32r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa0a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_33r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa1a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_34r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa2a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_35r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa3a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_36r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa4a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_37r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa5a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_38r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa6a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_39r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa7a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_40r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa8a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_41r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa9a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_42r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaaa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_43r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaba08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_44r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaca08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_45r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xada08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_46r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaea08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_47r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xafa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_48r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb0a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_49r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb1a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_50r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb2a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_51r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb3a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_52r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb4a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_53r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb5a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_54r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb6a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_55r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb7a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_56r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb8a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_57r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb9a08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_58r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbaa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_59r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbba08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_60r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbca08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_61r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbda08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_62r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbea08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS1_CHID_63r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbfa08,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_0r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x80a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_1r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x81a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_2r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x82a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_3r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x83a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_4r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x84a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_5r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x85a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_6r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x86a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_7r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x87a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_8r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x88a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_9r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x89a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_10r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8aa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_11r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ba0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_12r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ca0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_13r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8da0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_14r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8ea0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_15r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x8fa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_16r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x90a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_17r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x91a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_18r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x92a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_19r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x93a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_20r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x94a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_21r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x95a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_22r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x96a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_23r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x97a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_24r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x98a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_25r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x99a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_26r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9aa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_27r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ba0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_28r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ca0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_29r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9da0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_30r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9ea0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_31r */
        soc_block_list[100],
        soc_genreg,
        1,
        0x9fa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_32r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa0a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_33r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa1a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_34r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa2a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_35r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa3a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_36r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa4a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_37r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa5a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_38r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa6a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_39r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa7a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_40r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa8a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_41r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xa9a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_42r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaaa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_43r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaba0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_44r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaca0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_45r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xada0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_46r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xaea0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_47r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xafa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_48r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb0a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_49r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb1a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_50r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb2a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_51r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb3a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_52r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb4a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_53r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb5a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_54r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb6a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_55r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb7a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_56r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb8a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_57r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xb9a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_58r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbaa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_59r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbba0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_60r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbca0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_61r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbda0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_62r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbea0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TXRTPTS2_CHID_63r */
        soc_block_list[100],
        soc_genreg,
        1,
        0xbfa0a,
        SOC_REG_FLAG_RO,
        1,
        soc_TXRTPTS1_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CI_CONFIGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80008,
        0,
        4,
        soc_RB_CI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000299, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080010,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TX_CNT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_64r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x8a001000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        5,
        soc_TX_CNT_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080010,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TX_CNT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x82001000,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TX_CNT_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080010,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_TX_CNT_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x20080010,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TX_CNT_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x8a001000,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_TX_CNT_CONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM56960_A0r */
        soc_block_list[160],
        soc_xpereg,
        8,
        0x2a801000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_TX_CNT_CONFIG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_CNT_CONFIG_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080010,
        SOC_REG_FLAG_ARRAY,
        8,
        soc_TX_CNT_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80001,
        0,
        10,
        soc_TX_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x05c00007, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80002,
        0,
        4,
        soc_TX_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00ffc02e, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80003,
        0,
        10,
        soc_TX_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x000fa940, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG3r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80004,
        0,
        6,
        soc_TX_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x3e3784ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG4r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80005,
        0,
        5,
        soc_TX_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0xfff1bc27, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG5r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80006,
        0,
        9,
        soc_TX_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x03fdffdf, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_CONFIG6r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80007,
        0,
        4,
        soc_TX_CONFIG6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_CAPTURE_CONFIGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80024,
        0,
        3,
        soc_TX_DEBUG_CAPTURE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_CRC_ERROR_CNTr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80025,
        0,
        6,
        soc_TX_DEBUG_DEQUEUE_REQUEST_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80026,
        0,
        3,
        soc_TX_DEBUG_DEQUEUE_REQUEST_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80027,
        0,
        3,
        soc_TX_DEBUG_DEQUEUE_REQUEST_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_3r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80028,
        0,
        2,
        soc_TX_DEBUG_DEQUEUE_REQUEST_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_4r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80029,
        0,
        2,
        soc_TX_DEBUG_DEQUEUE_REQUEST_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_5r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002a,
        0,
        2,
        soc_TX_DEBUG_DEQUEUE_REQUEST_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_GRANT_TO_DEQr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_TX_DEBUG_GRANT_TO_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_HEC_CORR_ERROR_CNTr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_HEC_UNCORR_ERROR_CNTr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_INFO_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80031,
        0,
        7,
        soc_TX_DEBUG_INFO_0r_fields,
        SOC_RESET_VAL_DEC(0x000e0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_INFO_1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80032,
        0,
        5,
        soc_TX_DEBUG_INFO_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_TEST_BYTE_CNTr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_RB_DEBUG_ERESP_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_TEST_PCKT_CNTr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_TX_DEBUG_TEST_PCKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_DEBUG_TEST_PCKT_THRESHOLDr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ECC_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80021,
        0,
        4,
        soc_TX_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ECC_ERROR_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80036,
        0,
        6,
        soc_TX_ECC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ECC_ERROR_0_MASKr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80037,
        0,
        6,
        soc_TX_ECC_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ECC_STATUS0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80022,
        0,
        3,
        soc_TX_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x3f,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x68,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x68,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x68,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x68,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x3e,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x67,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_TX_ERROR_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80038,
        0,
        16,
        soc_TX_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ERROR_0_BCM88230_C0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80038,
        0,
        17,
        soc_TX_ERROR_0_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_TX_ERROR_0_MASKr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80039,
        0,
        16,
        soc_TX_ERROR_0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ERROR_0_MASK_BCM88230_C0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80039,
        0,
        17,
        soc_TX_ERROR_0_MASK_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_ERROR_HALT_MASK_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8003a,
        0,
        14,
        soc_TX_ERROR_HALT_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80009,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000a,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP1r_fields,
        SOC_RESET_VAL_DEC(0x54321098, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000b,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP2r_fields,
        SOC_RESET_VAL_DEC(0x32109876, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP3r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000c,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP3r_fields,
        SOC_RESET_VAL_DEC(0x10987654, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP4r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000d,
        0,
        8,
        soc_RB_FIRST_CI_LOOKUP4r_fields,
        SOC_RESET_VAL_DEC(0x98765432, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_FIRST_CI_LOOKUP5r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_RB_FIRST_CI_LOOKUP5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTERr */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_HCFC_COUNTER_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_HCFC_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTHr */
        soc_block_list[228],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM53314_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x117,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_UNIMAC0_TX_IPG_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x117,
        0,
        1,
        soc_TX_IPG_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x517,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56820_A0r */
        soc_block_list[229],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x517,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x517,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11700,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_IPG_LENGTH_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x517,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTERr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM2801PM_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM53400_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56150_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56160_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56260_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56270_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56340_A0r */
        soc_block_list[237],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56440_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56450_A0r */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56560_A0r */
        soc_block_list[239],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56560_B0r */
        soc_block_list[242],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56640_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56850_A0r */
        soc_block_list[154],
        soc_portreg,
        1,
        0x46c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56960_A0r */
        soc_block_list[238],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56965_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88030_A0r */
        soc_block_list[235],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88270_A0r */
        soc_block_list[75],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88375_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88375_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88470_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88470_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88650_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88675_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88675_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88680_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x6c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_TX_LLFC_LOG_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x6c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TX_PAD_THRESHOLDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11600,
        0,
        1,
        soc_TX_PAD_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PFC_CONFIGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8003b,
        0,
        4,
        soc_TX_PFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PFC_SRC_PORT_LKUP_CFGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8003c,
        0,
        2,
        soc_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PFC_SRC_PORT_LKUP_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_TX_PKT_CNTr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XTHOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_64r */
        soc_block_list[160],
        soc_xpereg,
        8,
        0x2a802000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MMU_RXD_PKT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_31_0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080020,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_DEQ_PURGE_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_39_32r */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080028,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_DIAG_LOOPBACK_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_39_32_SNAPr */
        soc_block_list[4],
        soc_genreg,
        8,
        0xe080030,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_TX_PKT_CNT_39_32_SNAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_64_BCM56970_A0r */
        soc_block_list[160],
        soc_xpereg,
        8,
        0x2a802000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MMU_RXD_PKT_64_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_TX_PKT_CNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x8a002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x82002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_PKT_CNT_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x20080020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XTHOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_TX_PKT_CNT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x8a002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PKT_HDR_ADJUST0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8000f,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PKT_HDR_ADJUST1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80010,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PKT_HDR_ADJUST2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80011,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PKT_HDR_ADJUST3r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80012,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_PKT_HDR_ADJUST4r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80013,
        0,
        3,
        soc_TX_PKT_HDR_ADJUST4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_PREAMBLEr */
        soc_block_list[35],
        soc_portreg,
        1,
        0x515,
        0,
        1,
        soc_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_UNIMAC0_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x515,
        0,
        1,
        soc_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x515,
        0,
        1,
        soc_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x11500,
        0,
        1,
        soc_TX_PREAMBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_PREAMBLE_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x515,
        0,
        1,
        soc_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_RAM_TM0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80014,
        0,
        4,
        soc_TX_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_SW_RESETr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_TEST_IFH_0r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_TX_TEST_IFH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_TEST_IFH_1r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_TX_TEST_IFH_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_TEST_IFH_2r */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_TX_TEST_IFH_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_TX_TS_DATAr */
        soc_block_list[229],
        soc_portreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM53314_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO,
        1,
        soc_UNIMAC0_TX_TS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56334_A0r */
        soc_block_list[233],
        soc_portreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x5c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56634_A0r */
        soc_block_list[230],
        soc_portreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56685_A0r */
        soc_block_list[232],
        soc_portreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56840_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM56840_B0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88230_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x2c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x1c700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_TX_TS_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_TX_TS_DATA_BCM88732_A0r */
        soc_block_list[35],
        soc_portreg,
        1,
        0x5c7,
        SOC_REG_FLAG_RO,
        1,
        soc_TX_TS_DATA_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_IDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TX_TS_SEQ_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TX_TS_SEQ_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO,
        2,
        soc_UNIMAC0_TX_TS_SEQ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO,
        2,
        soc_TX_TS_SEQ_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x50f,
        SOC_REG_FLAG_RO,
        2,
        soc_TX_TS_SEQ_ID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_TX_TS_SEQ_ID_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0x10f00,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_TX_TS_SEQ_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TRUSTZONE_ERROR_ENABLEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18036000,
        0,
        2,
        soc_TZPC_TRUSTZONE_ERROR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TRUSTZONE_ERROR_INTERRUPT_CLEARr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18036008,
        0,
        13,
        soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TRUSTZONE_ERROR_INTERRUPT_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18036004,
        SOC_REG_FLAG_RO,
        13,
        soc_TZPC_TRUSTZONE_ERROR_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0CLRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044808,
        0,
        4,
        soc_TZPC_TZPCDECPROT0CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0CLR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034808,
        0,
        5,
        soc_TZPC_TZPCDECPROT0CLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0CLR_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034808,
        0,
        2,
        soc_TZPC_TZPCDECPROT0CLR_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0SETr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044804,
        0,
        4,
        soc_TZPC_TZPCDECPROT0SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0SET_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034804,
        0,
        5,
        soc_TZPC_TZPCDECPROT0SET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0SET_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034804,
        0,
        2,
        soc_TZPC_TZPCDECPROT0SET_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0STATr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044800,
        SOC_REG_FLAG_RO,
        4,
        soc_TZPC_TZPCDECPROT0STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0STAT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034800,
        SOC_REG_FLAG_RO,
        5,
        soc_TZPC_TZPCDECPROT0STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT0STAT_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034800,
        SOC_REG_FLAG_RO,
        2,
        soc_TZPC_TZPCDECPROT0STAT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1CLRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044814,
        0,
        7,
        soc_TZPC_TZPCDECPROT1CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1CLR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034814,
        0,
        5,
        soc_TZPC_TZPCDECPROT1CLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1CLR_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034814,
        0,
        5,
        soc_TZPC_TZPCDECPROT1CLR_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1SETr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044810,
        0,
        7,
        soc_TZPC_TZPCDECPROT1SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1SET_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034810,
        0,
        5,
        soc_TZPC_TZPCDECPROT1SET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1SET_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034810,
        0,
        5,
        soc_TZPC_TZPCDECPROT1SET_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1STATr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804480c,
        SOC_REG_FLAG_RO,
        7,
        soc_TZPC_TZPCDECPROT1STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1STAT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1803480c,
        SOC_REG_FLAG_RO,
        5,
        soc_TZPC_TZPCDECPROT1STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT1STAT_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1803480c,
        SOC_REG_FLAG_RO,
        5,
        soc_TZPC_TZPCDECPROT1STAT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2CLRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044820,
        0,
        7,
        soc_TZPC_TZPCDECPROT2CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2CLR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034820,
        0,
        5,
        soc_TZPC_TZPCDECPROT2CLR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2SETr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804481c,
        0,
        7,
        soc_TZPC_TZPCDECPROT2SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2SET_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1803481c,
        0,
        5,
        soc_TZPC_TZPCDECPROT2SET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2STATr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044818,
        SOC_REG_FLAG_RO,
        7,
        soc_TZPC_TZPCDECPROT2STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCDECPROT2STAT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034818,
        SOC_REG_FLAG_RO,
        5,
        soc_TZPC_TZPCDECPROT2STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_TZPC_TZPCR0SIZEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18044000,
        0,
        2,
        soc_TZPC_TZPCR0SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_TZPC_TZPCR0SIZE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18034000,
        0,
        2,
        soc_TZPC_TZPCR0SIZE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_64r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_127r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_255r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_511r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_1023r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_1518r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_2047r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_4095r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_9216r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_T_16383r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_16383r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_1023_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1023_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_1023_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1023_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_127_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_127_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_127_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_127_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_1518_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1518_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_1518_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_1518_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_16383_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_16383_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_16383_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_16383_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_2047_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_2047_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_2047_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_2047_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_255_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_255_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_255_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_255_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_4095_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_4095_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_4095_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_4095_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_511_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_511_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_511_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_511_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_64_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_64_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_64_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_64_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_T_9216_BCM88650_B0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_9216_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_T_9216_BCM88660_A0r */
        soc_block_list[234],
        soc_portreg,
        1,
        0x4900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_T_9216_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        73,
        -1,
    },
#endif /* chips */

