{
    "Address Width": 32,
    "Data Width": 32,
    "Ports": [
        {
            "Port Name": "CPU",
            "Port Type": "slave",
            "Address Width": 32,
            "Data Width": 32
        },
        {
            "Port Name": "RAM",
            "Port Type": "master",
            "Address Width": 32,
            "Data Width": 32,
            "Address Map": "0x40000000 to 0x50000000"
        },
        {
            "Port Name": "PERIPHERAL",
            "Port Type": "master",
            "Address Width": 32,
            "Data Width": 32,
            "Address Map": "0x50000000 to 0x60000000"
        }
    ]
}

