-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity load64_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    x_offset : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of load64_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln31_fu_66_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_139 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_76_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal r_fu_123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln30_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_44 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_0_reg_55 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln31_1_fu_82_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln31_fu_86_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_91_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln31_2_fu_101_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_105_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln31_fu_97_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_1_fu_113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln31_fu_117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv64_0;
            else
                if (((icmp_ln30_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_return_preg <= r_0_reg_55;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_44 <= i_fu_76_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_44 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    r_0_reg_55_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_0_reg_55 <= r_fu_123_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                r_0_reg_55 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln31_reg_139 <= trunc_ln31_fu_66_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln30_fu_70_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln30_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln30_fu_70_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln30_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln30_fu_70_p2)
    begin
        if (((icmp_ln30_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state2, icmp_ln30_fu_70_p2, r_0_reg_55, ap_return_preg)
    begin
        if (((icmp_ln30_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_return <= r_0_reg_55;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    i_fu_76_p2 <= std_logic_vector(unsigned(i_0_reg_44) + unsigned(ap_const_lv4_1));
    icmp_ln30_fu_70_p2 <= "1" when (i_0_reg_44 = ap_const_lv4_8) else "0";
    r_fu_123_p2 <= (shl_ln31_fu_117_p2 or r_0_reg_55);
    select_ln31_fu_91_p3 <= 
        x_1_read when (xor_ln31_fu_86_p2(0) = '1') else 
        x_0_read;
    shl_ln31_fu_117_p2 <= std_logic_vector(shift_left(unsigned(zext_ln31_fu_97_p1),to_integer(unsigned('0' & zext_ln31_1_fu_113_p1(31-1 downto 0)))));
    shl_ln_fu_105_p3 <= (trunc_ln31_2_fu_101_p1 & ap_const_lv3_0);
    trunc_ln31_1_fu_82_p1 <= i_0_reg_44(1 - 1 downto 0);
    trunc_ln31_2_fu_101_p1 <= i_0_reg_44(3 - 1 downto 0);
    trunc_ln31_fu_66_p1 <= x_offset(1 - 1 downto 0);
    xor_ln31_fu_86_p2 <= (trunc_ln31_reg_139 xor trunc_ln31_1_fu_82_p1);
    zext_ln31_1_fu_113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_105_p3),64));
    zext_ln31_fu_97_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln31_fu_91_p3),64));
end behav;
