{"sha": "a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTAyYWQxYWExNzk3NGYxYzk4YTRmOTA0ZTZmMDlkNmE1MGYwMGRjMA==", "commit": {"author": {"name": "Tejas Belagod", "email": "tejas.belagod@arm.com", "date": "2013-01-08T16:21:51Z"}, "committer": {"name": "Tejas Belagod", "email": "belagod@gcc.gnu.org", "date": "2013-01-08T16:21:51Z"}, "message": "aarch64-simd.md (aarch64_simd_vec_<su>mult_lo_<mode>, [...]): Separate instruction and operand with tab instead of space.\n\n2013-01-08  Tejas Belagod  <tejas.belagod@arm.com>\n\n\t* config/aarch64/aarch64-simd.md (aarch64_simd_vec_<su>mult_lo_<mode>,\n\taarch64_simd_vec_<su>mult_hi_<mode>): Separate instruction and operand\n\twith tab instead of space.\n\nFrom-SVN: r195023", "tree": {"sha": "4ae2fdcce21bd2544802ea6e7203d8c0c69e1180", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4ae2fdcce21bd2544802ea6e7203d8c0c69e1180"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0/comments", "author": {"login": "tejas-belagod-arm", "id": 92718852, "node_id": "U_kgDOBYbHBA", "avatar_url": "https://avatars.githubusercontent.com/u/92718852?v=4", "gravatar_id": "", "url": "https://api.github.com/users/tejas-belagod-arm", "html_url": "https://github.com/tejas-belagod-arm", "followers_url": "https://api.github.com/users/tejas-belagod-arm/followers", "following_url": "https://api.github.com/users/tejas-belagod-arm/following{/other_user}", "gists_url": "https://api.github.com/users/tejas-belagod-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/tejas-belagod-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/tejas-belagod-arm/subscriptions", "organizations_url": "https://api.github.com/users/tejas-belagod-arm/orgs", "repos_url": "https://api.github.com/users/tejas-belagod-arm/repos", "events_url": "https://api.github.com/users/tejas-belagod-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/tejas-belagod-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "83ffd96445eddb41a8f296e463e40d56e851f3b9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/83ffd96445eddb41a8f296e463e40d56e851f3b9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/83ffd96445eddb41a8f296e463e40d56e851f3b9"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "0862196b2a4b491b71a4298edc6d16fcacfb21c0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "patch": "@@ -1,3 +1,9 @@\n+2013-01-08  Tejas Belagod  <tejas.belagod@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (aarch64_simd_vec_<su>mult_lo_<mode>,\n+\taarch64_simd_vec_<su>mult_hi_<mode>): Separate instruction and operand\n+\twith tab instead of space.\n+\n 2013-01-08  Nick Clifton  <nickc@redhat.com>\n \n \t* config/rl78/rl78.c (rl78_expand_prologue): Always select"}, {"sha": "cbf8b885fb81700b60b329c08a41fecebc8625df", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=a02ad1aa17974f1c98a4f904e6f09d6a50f00dc0", "patch": "@@ -1054,7 +1054,7 @@\n                            (match_operand:VQW 2 \"register_operand\" \"w\")\n                            (match_dup 3)))))]\n   \"TARGET_SIMD\"\n-  \"<su>mull %0.<Vwtype>, %1.<Vhalftype>, %2.<Vhalftype>\"\n+  \"<su>mull\\\\t%0.<Vwtype>, %1.<Vhalftype>, %2.<Vhalftype>\"\n   [(set_attr \"simd_type\" \"simd_mull\")\n    (set_attr \"simd_mode\" \"<MODE>\")]\n )\n@@ -1082,7 +1082,7 @@\n \t\t\t    (match_operand:VQW 2 \"register_operand\" \"w\")\n \t\t\t    (match_dup 3)))))]\n   \"TARGET_SIMD\"\n-  \"<su>mull2 %0.<Vwtype>, %1.<Vtype>, %2.<Vtype>\"\n+  \"<su>mull2\\\\t%0.<Vwtype>, %1.<Vtype>, %2.<Vtype>\"\n   [(set_attr \"simd_type\" \"simd_mull\")\n    (set_attr \"simd_mode\" \"<MODE>\")]\n )"}]}