

================================================================
== Vitis HLS Report for 'aes_encrypt_block'
================================================================
* Date:           Sat Dec 10 13:08:40 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      116|      116|  1.160 us|  1.160 us|  116|  116|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_loc = alloca i64 1"   --->   Operation 8 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_promoted_i_loc = alloca i64 1"   --->   Operation 9 'alloca' 'state_promoted_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_round_keys_addr = getelementptr i128 %this_round_keys, i64 0, i64 0"   --->   Operation 10 'getelementptr' 'this_round_keys_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%this_round_keys_load = load i4 %this_round_keys_addr"   --->   Operation 11 'load' 'this_round_keys_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/2] (3.25ns)   --->   "%this_round_keys_load = load i4 %this_round_keys_addr"   --->   Operation 12 'load' 'this_round_keys_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 13 'read' 'p_read_7' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 14 [1/1] (1.03ns)   --->   "%xor_ln859 = xor i128 %this_round_keys_load, i128 %p_read_7"   --->   Operation 14 'xor' 'xor_ln859' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [2/2] (1.58ns)   --->   "%call_ln859 = call void @aes_encrypt_block_Pipeline_loop_aes_encrypt_block, i128 %xor_ln859, i128 %this_round_keys, i128 %state_promoted_i_loc, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V"   --->   Operation 15 'call' 'call_ln859' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 16 [1/2] (1.30ns)   --->   "%call_ln859 = call void @aes_encrypt_block_Pipeline_loop_aes_encrypt_block, i128 %xor_ln859, i128 %this_round_keys, i128 %state_promoted_i_loc, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V"   --->   Operation 16 'call' 'call_ln859' <Predicate = true> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%state_promoted_i_loc_load = load i128 %state_promoted_i_loc"   --->   Operation 17 'load' 'state_promoted_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (1.58ns)   --->   "%call_ln0 = call void @aes_encrypt_block_Pipeline_loop_aes_sub_bytes, i128 %state_promoted_i_loc_load, i128 %t_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 19 [1/2] (1.36ns)   --->   "%call_ln0 = call void @aes_encrypt_block_Pipeline_loop_aes_sub_bytes, i128 %state_promoted_i_loc_load, i128 %t_loc"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%this_round_keys_addr_1 = getelementptr i128 %this_round_keys, i64 0, i64 10"   --->   Operation 20 'getelementptr' 'this_round_keys_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (3.25ns)   --->   "%this_round_keys_load_1 = load i4 %this_round_keys_addr_1"   --->   Operation 21 'load' 'this_round_keys_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%t_loc_load = load i128 %t_loc"   --->   Operation 22 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 120, i32 127"   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 80, i32 87"   --->   Operation 24 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 40, i32 47"   --->   Operation 25 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %t_loc_load"   --->   Operation 26 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 88, i32 95"   --->   Operation 27 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 48, i32 55"   --->   Operation 28 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 8, i32 15"   --->   Operation 29 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 96, i32 103"   --->   Operation 30 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 56, i32 63"   --->   Operation 31 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 16, i32 23"   --->   Operation 32 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 104, i32 111"   --->   Operation 33 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 64, i32 71"   --->   Operation 34 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 24, i32 31"   --->   Operation 35 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 112, i32 119"   --->   Operation 36 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 72, i32 79"   --->   Operation 37 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %t_loc_load, i32 32, i32 39"   --->   Operation 38 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %tmp, i8 %tmp_s, i8 %tmp_16, i8 %trunc_ln628, i8 %tmp_17, i8 %tmp_18, i8 %tmp_19, i8 %tmp_20, i8 %tmp_21, i8 %tmp_22, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i8 %tmp_26, i8 %tmp_27, i8 %tmp_28"   --->   Operation 39 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (3.25ns)   --->   "%this_round_keys_load_1 = load i4 %this_round_keys_addr_1"   --->   Operation 40 'load' 'this_round_keys_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>
ST_7 : Operation 41 [1/1] (1.03ns)   --->   "%xor_ln859_2 = xor i128 %this_round_keys_load_1, i128 %p_Result_s"   --->   Operation 41 'xor' 'xor_ln859_2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln58 = ret i128 %xor_ln859_2" [hw-impl/src/pynqrypt.cpp:58]   --->   Operation 42 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('this_round_keys_addr') [8]  (0 ns)
	'load' operation ('this_round_keys_load') on array 'this_round_keys' [9]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_round_keys_load') on array 'this_round_keys' [9]  (3.25 ns)

 <State 3>: 6.26ns
The critical path consists of the following:
	wire read operation ('p_read_7') on port 'p_read' [5]  (3.63 ns)
	'xor' operation ('xor_ln859') [10]  (1.03 ns)
	'call' operation ('call_ln859') to 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' [11]  (1.59 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ln859') to 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' [11]  (1.3 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	'load' operation ('state_promoted_i_loc_load') on local variable 'state_promoted_i_loc' [12]  (0 ns)
	'call' operation ('call_ln0') to 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' [13]  (1.59 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('this_round_keys_addr_1') [32]  (0 ns)
	'load' operation ('this_round_keys_load_1') on array 'this_round_keys' [33]  (3.25 ns)

 <State 7>: 4.29ns
The critical path consists of the following:
	'load' operation ('this_round_keys_load_1') on array 'this_round_keys' [33]  (3.25 ns)
	'xor' operation ('xor_ln859_2') [34]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
