{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730984707159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730984707159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 18:35:06 2024 " "Processing started: Thu Nov 07 18:35:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730984707159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730984707159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off behaviour -c HA " "Command: quartus_map --read_settings_files=on --write_settings_files=off behaviour -c HA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730984707159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730984708024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "HA.v" "" { Text "E:/bb/verilog codes/behaviroul/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 2 2 " "Found 2 design units, including 2 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "E:/bb/verilog codes/behaviroul/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708147 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA_tb " "Found entity 2: FA_tb" {  } { { "FA.v" "" { Text "E:/bb/verilog codes/behaviroul/FA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "facase.v 2 2 " "Found 2 design units, including 2 entities, in source file facase.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAcase " "Found entity 1: FAcase" {  } { { "FAcase.v" "" { Text "E:/bb/verilog codes/behaviroul/FAcase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708157 ""} { "Info" "ISGN_ENTITY_NAME" "2 FAcase_tb " "Found entity 2: FAcase_tb" {  } { { "FAcase.v" "" { Text "E:/bb/verilog codes/behaviroul/FAcase.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hacase.v 2 2 " "Found 2 design units, including 2 entities, in source file hacase.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAcase " "Found entity 1: HAcase" {  } { { "HAcase.v" "" { Text "E:/bb/verilog codes/behaviroul/HAcase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""} { "Info" "ISGN_ENTITY_NAME" "2 HAcase_tb " "Found entity 2: HAcase_tb" {  } { { "HAcase.v" "" { Text "E:/bb/verilog codes/behaviroul/HAcase.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compc.v 2 2 " "Found 2 design units, including 2 entities, in source file compc.v" { { "Info" "ISGN_ENTITY_NAME" "1 compc " "Found entity 1: compc" {  } { { "compc.v" "" { Text "E:/bb/verilog codes/behaviroul/compc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp2_tb " "Found entity 2: comp2_tb" {  } { { "compc.v" "" { Text "E:/bb/verilog codes/behaviroul/compc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 2 2 " "Found 2 design units, including 2 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.v" "" { Text "E:/bb/verilog codes/behaviroul/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708177 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_tb " "Found entity 2: comp_tb" {  } { { "comp.v" "" { Text "E:/bb/verilog codes/behaviroul/comp.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddpc.v 2 2 " "Found 2 design units, including 2 entities, in source file oddpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddpc " "Found entity 1: oddpc" {  } { { "oddpc.v" "" { Text "E:/bb/verilog codes/behaviroul/oddpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708187 ""} { "Info" "ISGN_ENTITY_NAME" "2 oddp_tb " "Found entity 2: oddp_tb" {  } { { "oddpc.v" "" { Text "E:/bb/verilog codes/behaviroul/oddpc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddp.v 2 2 " "Found 2 design units, including 2 entities, in source file oddp.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddp " "Found entity 1: oddp" {  } { { "oddp.v" "" { Text "E:/bb/verilog codes/behaviroul/oddp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708198 ""} { "Info" "ISGN_ENTITY_NAME" "2 odd_tb " "Found entity 2: odd_tb" {  } { { "oddp.v" "" { Text "E:/bb/verilog codes/behaviroul/oddp.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greytobin.v 2 2 " "Found 2 design units, including 2 entities, in source file greytobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 greytobin " "Found entity 1: greytobin" {  } { { "greytobin.v" "" { Text "E:/bb/verilog codes/behaviroul/greytobin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""} { "Info" "ISGN_ENTITY_NAME" "2 greytobin_tb " "Found entity 2: greytobin_tb" {  } { { "greytobin.v" "" { Text "E:/bb/verilog codes/behaviroul/greytobin.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greytobinc.v 2 2 " "Found 2 design units, including 2 entities, in source file greytobinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 greytobinc " "Found entity 1: greytobinc" {  } { { "greytobinc.v" "" { Text "E:/bb/verilog codes/behaviroul/greytobinc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""} { "Info" "ISGN_ENTITY_NAME" "2 greytobinc_tb " "Found entity 2: greytobinc_tb" {  } { { "greytobinc.v" "" { Text "E:/bb/verilog codes/behaviroul/greytobinc.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 2 2 " "Found 2 design units, including 2 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "E:/bb/verilog codes/behaviroul/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708219 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_tb " "Found entity 2: mux4_tb" {  } { { "mux4.v" "" { Text "E:/bb/verilog codes/behaviroul/mux4.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 2 2 " "Found 2 design units, including 2 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/behaviroul/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708229 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_tb " "Found entity 2: demux_tb" {  } { { "demux.v" "" { Text "E:/bb/verilog codes/behaviroul/demux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxc.v 2 2 " "Found 2 design units, including 2 entities, in source file demuxc.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxc " "Found entity 1: demuxc" {  } { { "demuxc.v" "" { Text "E:/bb/verilog codes/behaviroul/demuxc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708239 ""} { "Info" "ISGN_ENTITY_NAME" "2 demuxc_tb " "Found entity 2: demuxc_tb" {  } { { "demuxc.v" "" { Text "E:/bb/verilog codes/behaviroul/demuxc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderc.v 2 2 " "Found 2 design units, including 2 entities, in source file decoderc.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderc " "Found entity 1: decoderc" {  } { { "decoderc.v" "" { Text "E:/bb/verilog codes/behaviroul/decoderc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708245 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoderc_tb " "Found entity 2: decoderc_tb" {  } { { "decoderc.v" "" { Text "E:/bb/verilog codes/behaviroul/decoderc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/behaviroul/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708255 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_tb " "Found entity 2: decoder_tb" {  } { { "decoder.v" "" { Text "E:/bb/verilog codes/behaviroul/decoder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8.v 2 2 " "Found 2 design units, including 2 entities, in source file encoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8 " "Found entity 1: encoder8" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/behaviroul/encoder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708270 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder8_tb " "Found entity 2: encoder8_tb" {  } { { "encoder8.v" "" { Text "E:/bb/verilog codes/behaviroul/encoder8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seven.v(2) " "Verilog HDL Declaration information at seven.v(2): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seven.v(23) " "Verilog HDL Declaration information at seven.v(23): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seven.v(23) " "Verilog HDL Declaration information at seven.v(23): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seven.v(23) " "Verilog HDL Declaration information at seven.v(23): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seven.v(23) " "Verilog HDL Declaration information at seven.v(23): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730984708282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.v 2 2 " "Found 2 design units, including 2 entities, in source file seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708282 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_TB " "Found entity 2: seven_TB" {  } { { "seven.v" "" { Text "E:/bb/verilog codes/behaviroul/seven.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl.v 2 2 " "Found 2 design units, including 2 entities, in source file dl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dl " "Found entity 1: dl" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/behaviroul/dl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708290 ""} { "Info" "ISGN_ENTITY_NAME" "2 dl_tb " "Found entity 2: dl_tb" {  } { { "dl.v" "" { Text "E:/bb/verilog codes/behaviroul/dl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlret.v 2 2 " "Found 2 design units, including 2 entities, in source file dlret.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlret " "Found entity 1: dlret" {  } { { "dlret.v" "" { Text "E:/bb/verilog codes/behaviroul/dlret.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708301 ""} { "Info" "ISGN_ENTITY_NAME" "2 dlret_tb " "Found entity 2: dlret_tb" {  } { { "dlret.v" "" { Text "E:/bb/verilog codes/behaviroul/dlret.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlpre.v 2 2 " "Found 2 design units, including 2 entities, in source file dlpre.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlpre " "Found entity 1: dlpre" {  } { { "dlpre.v" "" { Text "E:/bb/verilog codes/behaviroul/dlpre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""} { "Info" "ISGN_ENTITY_NAME" "2 dlpre_tb " "Found entity 2: dlpre_tb" {  } { { "dlpre.v" "" { Text "E:/bb/verilog codes/behaviroul/dlpre.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 2 2 " "Found 2 design units, including 2 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "E:/bb/verilog codes/behaviroul/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_tb " "Found entity 2: clk_tb" {  } { { "clk.v" "" { Text "E:/bb/verilog codes/behaviroul/clk.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.v 2 2 " "Found 2 design units, including 2 entities, in source file t.v" { { "Info" "ISGN_ENTITY_NAME" "1 t " "Found entity 1: t" {  } { { "t.v" "" { Text "E:/bb/verilog codes/behaviroul/t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708325 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_tb " "Found entity 2: t_tb" {  } { { "t.v" "" { Text "E:/bb/verilog codes/behaviroul/t.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 countera_tb " "Found entity 1: countera_tb" {  } { { "counter.v" "" { Text "E:/bb/verilog codes/behaviroul/counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxr4.v 1 1 " "Found 1 design units, including 1 entities, in source file muxr4.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxr4_tb " "Found entity 1: muxr4_tb" {  } { { "muxr4.v" "" { Text "E:/bb/verilog codes/behaviroul/muxr4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greycounter.v 2 2 " "Found 2 design units, including 2 entities, in source file greycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 greycounter " "Found entity 1: greycounter" {  } { { "greycounter.v" "" { Text "E:/bb/verilog codes/behaviroul/greycounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708351 ""} { "Info" "ISGN_ENTITY_NAME" "2 greycounter_tb " "Found entity 2: greycounter_tb" {  } { { "greycounter.v" "" { Text "E:/bb/verilog codes/behaviroul/greycounter.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkchange.v 2 2 " "Found 2 design units, including 2 entities, in source file clkchange.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkchange " "Found entity 1: clkchange" {  } { { "clkchange.v" "" { Text "E:/bb/verilog codes/behaviroul/clkchange.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708361 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkchange_tb " "Found entity 2: clkchange_tb" {  } { { "clkchange.v" "" { Text "E:/bb/verilog codes/behaviroul/clkchange.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 2 2 " "Found 2 design units, including 2 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "E:/bb/verilog codes/behaviroul/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708372 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_tb " "Found entity 2: shift_tb" {  } { { "shift.v" "" { Text "E:/bb/verilog codes/behaviroul/shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 2 2 " "Found 2 design units, including 2 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "E:/bb/verilog codes/behaviroul/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708384 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_tb " "Found entity 2: sram_tb" {  } { { "sram.v" "" { Text "E:/bb/verilog codes/behaviroul/sram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm111moore.v 2 2 " "Found 2 design units, including 2 entities, in source file fsm111moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm111moore " "Found entity 1: fsm111moore" {  } { { "fsm111moore.v" "" { Text "E:/bb/verilog codes/behaviroul/fsm111moore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708397 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm111moore_tb " "Found entity 2: fsm111moore_tb" {  } { { "fsm111moore.v" "" { Text "E:/bb/verilog codes/behaviroul/fsm111moore.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_register.v 2 2 " "Found 2 design units, including 2 entities, in source file bidirectional_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bidirectional_Register " "Found entity 1: Bidirectional_Register" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708402 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bidirectional_Register_tb " "Found entity 2: Bidirectional_Register_tb" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730984708402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730984708402 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "YL packed Bidirectional_Register.v(4) " "Verilog HDL Port Declaration warning at Bidirectional_Register.v(4): data type declaration for \"YL\" declares packed dimensions but the port declaration declaration does not" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1730984708402 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "YL Bidirectional_Register.v(2) " "HDL info at Bidirectional_Register.v(2): see declaration for object \"YL\"" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730984708402 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "YR packed Bidirectional_Register.v(5) " "Verilog HDL Port Declaration warning at Bidirectional_Register.v(5): data type declaration for \"YR\" declares packed dimensions but the port declaration declaration does not" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1730984708402 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "YR Bidirectional_Register.v(2) " "HDL info at Bidirectional_Register.v(2): see declaration for object \"YR\"" {  } { { "Bidirectional_Register.v" "" { Text "E:/bb/verilog codes/behaviroul/Bidirectional_Register.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730984708402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp " "Elaborating entity \"comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730984708467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730984709070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/bb/verilog codes/behaviroul/output_files/HA.map.smsg " "Generated suppressed messages file E:/bb/verilog codes/behaviroul/output_files/HA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730984709256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730984709541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730984709541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730984709713 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730984709713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730984709713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730984709713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730984709744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 18:35:09 2024 " "Processing ended: Thu Nov 07 18:35:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730984709744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730984709744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730984709744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730984709744 ""}
