{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690524275261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690524275261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 14:04:35 2023 " "Processing started: Fri Jul 28 14:04:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690524275261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690524275261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690524275261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1690524275527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "IPcore/pll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_ad9481.v 1 1 " "Found 1 design units, including 1 entities, in source file hs_ad9481.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_AD9481 " "Found entity 1: HS_AD9481" {  } { { "HS_AD9481.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/HS_AD9481.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_250_2fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_250_2fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_250_2FIFO " "Found entity 1: ADC_250_2FIFO" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "IPcore/FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "IPcore/FIFO2.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate " "Found entity 1: Baud_Rate" {  } { { "Baud_Rate.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/Baud_Rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txclk_en ADC_250_2FIFO.v(101) " "Verilog HDL Implicit Net warning at ADC_250_2FIFO.v(101): created implicit net for \"txclk_en\"" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524275575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_250_2FIFO " "Elaborating entity \"ADC_250_2FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690524275783 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdreq_en2 ADC_250_2FIFO.v(56) " "Verilog HDL Always Construct warning at ADC_250_2FIFO.v(56): inferring latch(es) for variable \"rdreq_en2\", which holds its previous value in one or more paths through the always construct" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1690524275785 "|ADC_250_2FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrreq_en2 ADC_250_2FIFO.v(56) " "Verilog HDL Always Construct warning at ADC_250_2FIFO.v(56): inferring latch(es) for variable \"wrreq_en2\", which holds its previous value in one or more paths through the always construct" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1690524275785 "|ADC_250_2FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq_en2 ADC_250_2FIFO.v(56) " "Inferred latch for \"wrreq_en2\" at ADC_250_2FIFO.v(56)" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690524275785 "|ADC_250_2FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdreq_en2 ADC_250_2FIFO.v(56) " "Inferred latch for \"rdreq_en2\" at ADC_250_2FIFO.v(56)" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690524275785 "|ADC_250_2FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_m " "Elaborating entity \"pll\" for hierarchy \"pll:pll_m\"" {  } { { "ADC_250_2FIFO.v" "pll_m" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_m\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_m\|altpll:altpll_component\"" {  } { { "IPcore/pll.v" "altpll_component" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_m\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_m\|altpll:altpll_component\"" {  } { { "IPcore/pll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524275819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_m\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_m\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275820 ""}  } { { "IPcore/pll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690524275820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_AD9481 HS_AD9481:HS_AD9481_m " "Elaborating entity \"HS_AD9481\" for hierarchy \"HS_AD9481:HS_AD9481_m\"" {  } { { "ADC_250_2FIFO.v" "HS_AD9481_m" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8 " "Elaborating entity \"FIFO\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\"" {  } { { "HS_AD9481.v" "fifo_16to8" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/HS_AD9481.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPcore/FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPcore/FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 6 " "Parameter \"lpm_widthu_r\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275919 ""}  } { { "IPcore/FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690524275919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jej1 " "Found entity 1: dcfifo_jej1" {  } { { "db/dcfifo_jej1.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524275962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524275962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jej1 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated " "Elaborating entity \"dcfifo_jej1\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524275964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_p57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|a_graycounter_p57:rdptr_g1p " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|a_graycounter_p57:rdptr_g1p\"" {  } { { "db/dcfifo_jej1.tdf" "rdptr_g1p" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_jej1.tdf" "wrptr_g1p" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8i31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8i31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8i31 " "Found entity 1: altsyncram_8i31" {  } { { "db/altsyncram_8i31.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_8i31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8i31 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|altsyncram_8i31:fifo_ram " "Elaborating entity \"altsyncram_8i31\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|altsyncram_8i31:fifo_ram\"" {  } { { "db/dcfifo_jej1.tdf" "fifo_ram" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_jej1.tdf" "rs_dgwp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_jej1.tdf" "ws_dgrp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_jej1.tdf" "rdempty_eq_comp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"HS_AD9481:HS_AD9481_m\|FIFO:fifo_16to8\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_jej1.tdf" "cntr_b" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_jej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FIFO2:FIFO2_m " "Elaborating entity \"FIFO2\" for hierarchy \"FIFO2:FIFO2_m\"" {  } { { "ADC_250_2FIFO.v" "FIFO2_m" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPcore/FIFO2.v" "dcfifo_mixed_widths_component" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPcore/FIFO2.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276283 ""}  } { { "IPcore/FIFO2.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/FIFO2.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690524276283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_29k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_29k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_29k1 " "Found entity 1: dcfifo_29k1" {  } { { "db/dcfifo_29k1.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_29k1 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated " "Elaborating entity \"dcfifo_29k1\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_29k1.tdf" "rdptr_g1p" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_29k1.tdf" "wrptr_g1p" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij31 " "Found entity 1: altsyncram_ij31" {  } { { "db/altsyncram_ij31.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_ij31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ij31 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|altsyncram_ij31:fifo_ram " "Elaborating entity \"altsyncram_ij31\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|altsyncram_ij31:fifo_ram\"" {  } { { "db/dcfifo_29k1.tdf" "fifo_ram" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_29k1.tdf" "rs_dgwp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe12" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_29k1.tdf" "ws_dgrp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe15" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524276572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524276572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"FIFO2:FIFO2_m\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_29k1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_29k1.tdf" "rdempty_eq_comp" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/dcfifo_29k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate Baud_Rate:UART_Baud_Rate " "Elaborating entity \"Baud_Rate\" for hierarchy \"Baud_Rate:UART_Baud_Rate\"" {  } { { "ADC_250_2FIFO.v" "UART_Baud_Rate" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_DATA " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_DATA\"" {  } { { "ADC_250_2FIFO.v" "UART_TX_DATA" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690524276580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/altsyncram_e124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690524277860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690524277860 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524277908 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_mjc.tdf" 41 2 0 } } { "db/a_graycounter_p57.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_p57.tdf" 37 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1690524278540 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1690524278540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_en VCC " "Pin \"wr_en\" is stuck at VCC" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690524278604 "|ADC_250_2FIFO|wr_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1690524278604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524278678 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1690524278781 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1690524279091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690524279108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690524279108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1224 " "Implemented 1224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690524279220 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690524279220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1141 " "Implemented 1141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690524279220 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1690524279220 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1690524279220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690524279220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524279242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:04:39 2023 " "Processing ended: Fri Jul 28 14:04:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524279242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524279242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524279242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690524279242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690524280184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 14:04:39 2023 " "Processing started: Fri Jul 28 14:04:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690524280185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1690524280185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1690524280185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1690524280252 ""}
{ "Info" "0" "" "Project  = ADC_250_2FIFO" {  } {  } 0 0 "Project  = ADC_250_2FIFO" 0 0 "Fitter" 0 0 1690524280252 ""}
{ "Info" "0" "" "Revision = ADC_250_2FIFO" {  } {  } 0 0 "Revision = ADC_250_2FIFO" 0 0 "Fitter" 0 0 1690524280252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690524280327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_250_2FIFO EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ADC_250_2FIFO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690524280341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524280365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524280365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690524280366 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1690524280407 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1690524280407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690524280433 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524280551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524280551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1690524280551 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690524280551 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3236 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524280554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3238 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524280554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524280554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524280554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1690524280554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690524280554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690524280555 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1690524280557 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 42 " "No exact pin location assignment(s) for 19 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysclk_250m " "Pin sysclk_250m not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { sysclk_250m } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 10 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_250m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[0\] " "Pin ADC_DOUT\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[0] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[0\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[1\] " "Pin ADC_DOUT\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[1] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[1\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[2\] " "Pin ADC_DOUT\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[2] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[2\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[3\] " "Pin ADC_DOUT\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[3] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[3\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[4\] " "Pin ADC_DOUT\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[4] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[4\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[5\] " "Pin ADC_DOUT\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[5] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[5\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[6\] " "Pin ADC_DOUT\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[6] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[6\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_DOUT\[7\] " "Pin ADC_DOUT\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_DOUT[7] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT\[7\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 12 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[0\] " "Pin uart_out\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[0] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[0\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[1\] " "Pin uart_out\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[1] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[1\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[2\] " "Pin uart_out\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[2] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[2\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[3\] " "Pin uart_out\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[3] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[3\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[4\] " "Pin uart_out\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[4] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[4\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[5\] " "Pin uart_out\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[5] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[5\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[6\] " "Pin uart_out\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[6] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[6\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_out\[7\] " "Pin uart_out\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { uart_out[7] } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_out\[7\]" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 15 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Pin wr_en not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { wr_en } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wr_en" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 17 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_busy " "Pin tx_busy not assigned to an exact location on the device" {  } { { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { tx_busy } } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_busy" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 19 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1690524280702 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1690524280702 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sysclk_250m pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"sysclk_250m\" (external output clock of PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0} { 0 { 0 ""} 0 75 9224 9983 0}  }  } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 10 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_250m } "NODE_NAME" } } { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { sysclk_250m } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1690524280709 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "ADC_CLK pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"ADC_CLK\" (external output clock of PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0} { 0 { 0 ""} 0 76 9224 9983 0}  }  } } { "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus13/installation_directory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 11 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK } "NODE_NAME" } } { "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus13/installation_directory/quartus/bin64/pin_planner.ppl" { ADC_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1690524280709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1690524280897 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_29k1 " "Entity dcfifo_29k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524280899 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1690524280899 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_250_2FIFO.sdc " "Synopsys Design Constraints File file not found: 'ADC_250_2FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690524280906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_50m " "Node: sysclk_50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524280908 "|ADC_250_2FIFO|sysclk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524280908 "|ADC_250_2FIFO|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524280908 "|ADC_250_2FIFO|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690524280908 "|ADC_250_2FIFO|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280915 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1690524280915 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524280915 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524280915 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1690524280915 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1690524280916 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280916 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1690524280916 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1690524280916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 92 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk_50m~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sysclk_50m~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 3 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_50m~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } { { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX:UART_TX_DATA\|state.STATE_IDLE~_wirecell  " "Automatically promoted node UART_TX:UART_TX_DATA\|state.STATE_IDLE~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 21 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|state.STATE_IDLE~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX:UART_TX_DATA\|state.STATE_IDLE  " "Automatically promoted node UART_TX:UART_TX_DATA\|state.STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[5\] " "Destination node UART_TX:UART_TX_DATA\|data\[5\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[6\] " "Destination node UART_TX:UART_TX_DATA\|data\[6\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[4\] " "Destination node UART_TX:UART_TX_DATA\|data\[4\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[7\] " "Destination node UART_TX:UART_TX_DATA\|data\[7\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[2\] " "Destination node UART_TX:UART_TX_DATA\|data\[2\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[1\] " "Destination node UART_TX:UART_TX_DATA\|data\[1\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[0\] " "Destination node UART_TX:UART_TX_DATA\|data\[0\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|data\[3\] " "Destination node UART_TX:UART_TX_DATA\|data\[3\]" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 23 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|Selector7~3 " "Destination node UART_TX:UART_TX_DATA\|Selector7~3" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 25 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|Selector7~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX:UART_TX_DATA\|Selector2~2 " "Destination node UART_TX:UART_TX_DATA\|Selector2~2" {  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 25 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|Selector2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524280955 ""}  } { { "UART_TX.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/UART_TX.v" 21 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX:UART_TX_DATA|state.STATE_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HS_AD9481:HS_AD9481_m\|rdreq_en~0 " "Destination node HS_AD9481:HS_AD9481_m\|rdreq_en~0" {  } { { "HS_AD9481.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/HS_AD9481.v" 33 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HS_AD9481:HS_AD9481_m|rdreq_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_PDWN~output " "Destination node ADC_PDWN~output" {  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 13 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_PDWN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524280956 ""}  } { { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 2 0 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 3201 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 2448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1690524280956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1690524280956 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus13/installation_directory/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 0 { 0 ""} 0 1996 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690524280956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690524281221 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690524281223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690524281223 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690524281225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690524281227 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690524281228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690524281229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690524281230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690524281254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1690524281257 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690524281257 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1690524281261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1690524281261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1690524281261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1690524281262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1690524281262 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1690524281262 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ADC_CLK~output " "PLL \"pll:pll_m\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartus13/installation_directory/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPcore/pll.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/IPcore/pll.v" 103 0 0 } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 36 0 0 } } { "ADC_250_2FIFO.v" "" { Text "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/ADC_250_2FIFO.v" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690524281278 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524281289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690524281686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524281841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690524281851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690524282191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524282191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690524282492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1690524283238 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690524283238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524283358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1690524283361 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1690524283361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690524283361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1690524283384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690524283425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690524283580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690524283618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690524283815 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690524284169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/output_files/ADC_250_2FIFO.fit.smsg " "Generated suppressed messages file E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/output_files/ADC_250_2FIFO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690524284433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5923 " "Peak virtual memory: 5923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524284840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:04:44 2023 " "Processing ended: Fri Jul 28 14:04:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524284840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524284840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524284840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690524284840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1690524285633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690524285633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 14:04:45 2023 " "Processing started: Fri Jul 28 14:04:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690524285633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1690524285633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1690524285634 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1690524286130 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1690524286141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524286304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:04:46 2023 " "Processing ended: Fri Jul 28 14:04:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524286304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524286304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524286304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1690524286304 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1690524286872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1690524287257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 14:04:46 2023 " "Processing started: Fri Jul 28 14:04:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690524287257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690524287257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_250_2FIFO -c ADC_250_2FIFO " "Command: quartus_sta ADC_250_2FIFO -c ADC_250_2FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690524287257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1690524287337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1690524287471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1690524287471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1690524287497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1690524287497 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1690524287643 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_29k1 " "Entity dcfifo_29k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1690524287698 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1690524287698 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_250_2FIFO.sdc " "Synopsys Design Constraints File file not found: 'ADC_250_2FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1690524287705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_50m " "Node: sysclk_50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524287707 "|ADC_250_2FIFO|sysclk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524287707 "|ADC_250_2FIFO|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524287707 "|ADC_250_2FIFO|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524287707 "|ADC_250_2FIFO|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287770 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287770 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524287771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524287771 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1690524287771 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1690524287772 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1690524287778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.995 " "Worst-case setup slack is 41.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.995         0.000 altera_reserved_tck  " "   41.995         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524287791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524287794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.278 " "Worst-case recovery slack is 48.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.278         0.000 altera_reserved_tck  " "   48.278         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524287796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.135 " "Worst-case removal slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135         0.000 altera_reserved_tck  " "    1.135         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524287798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445         0.000 altera_reserved_tck  " "   49.445         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524287799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524287799 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1690524287850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1690524287867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1690524288100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_50m " "Node: sysclk_50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288186 "|ADC_250_2FIFO|sysclk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288186 "|ADC_250_2FIFO|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288186 "|ADC_250_2FIFO|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288186 "|ADC_250_2FIFO|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288188 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288188 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524288188 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524288188 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1690524288188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.545 " "Worst-case setup slack is 42.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.545         0.000 altera_reserved_tck  " "   42.545         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "    0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.544 " "Worst-case recovery slack is 48.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.544         0.000 altera_reserved_tck  " "   48.544         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.034 " "Worst-case removal slack is 1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034         0.000 altera_reserved_tck  " "    1.034         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.300 " "Worst-case minimum pulse width slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300         0.000 altera_reserved_tck  " "   49.300         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288209 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1690524288260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk_50m " "Node: sysclk_50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288412 "|ADC_250_2FIFO|sysclk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288412 "|ADC_250_2FIFO|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288412 "|ADC_250_2FIFO|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1690524288412 "|ADC_250_2FIFO|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288415 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288415 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524288415 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1690524288415 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1690524288415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.558 " "Worst-case setup slack is 46.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.558         0.000 altera_reserved_tck  " "   46.558         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.428 " "Worst-case recovery slack is 49.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.428         0.000 altera_reserved_tck  " "   49.428         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 altera_reserved_tck  " "    0.499         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448         0.000 altera_reserved_tck  " "   49.448         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1690524288436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1690524288436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1690524288720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1690524288720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524288792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:04:48 2023 " "Processing ended: Fri Jul 28 14:04:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524288792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524288792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524288792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690524288792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690524289619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690524289620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 14:04:49 2023 " "Processing started: Fri Jul 28 14:04:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690524289620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690524289620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC_250_2FIFO -c ADC_250_2FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690524289620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_8_1200mv_85c_slow.vho E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_8_1200mv_85c_slow.vho in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_8_1200mv_0c_slow.vho E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_8_1200mv_0c_slow.vho in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_min_1200mv_0c_fast.vho E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_min_1200mv_0c_fast.vho in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO.vho E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO.vho in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_8_1200mv_85c_vhd_slow.sdo E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_8_1200mv_85c_vhd_slow.sdo in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_8_1200mv_0c_vhd_slow.sdo E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_8_1200mv_0c_vhd_slow.sdo in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290449 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_min_1200mv_0c_vhd_fast.sdo E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_250_2FIFO_vhd.sdo E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/ simulation " "Generated file ADC_250_2FIFO_vhd.sdo in folder \"E:/Quartus13/Quatus_Sequential_Logic/ADC_250_2FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690524290648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690524290741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 14:04:50 2023 " "Processing ended: Fri Jul 28 14:04:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690524290741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690524290741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690524290741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690524290741 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690524291314 ""}
