<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>My Project: arch/mem/DDR.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
   <div id="projectbrief">MGSim</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_d_d_r_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">DDR.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_d_r_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef DDR_H</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define DDR_H</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">=== Overview of DDR (Double Data Rate) SDRAM ===</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">DDR uses modules (&quot;DIMMs&quot;) that each has a number of DRAM devices (&quot;chips&quot;)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">on them. The number of devices on a module is a multiple of 8 (Non-ECC) or</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">9 (ECC). The devices on a module can be grouped into 1, 2 or 4 ranks.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">Only 1 rank on a module can be active. Each device has a 4 or 8 bit data path.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">Thus, for the full 64-bit data path, 16 or 8 devices are accessed in parallel.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">DDR has a prefetch buffer that buffers N consecutive words in a single read</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">and streams them out on the I/O bus, running at a higher frequency (a prefetch</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">buffer of 8 words requires a frequency multiplier on a double-date rate I/O</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">bus of 4).</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">For instance, the Micron MT18JSF25672PD is a 2 GB DDR3 DIMM with a 64-bit</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">data bus and ECC. It uses 18 (sixteen + two for ECC) Micron MT41J128M8 memory</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">devices, which have a 128 MB capacity and a 8-bit data bus, arranged in 2</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">ranks.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">The 128 MB memory device internally has eight banks, each with 16384 rows of</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">128 columns of 64 bits. Per memory clock cycle, 64 bits can be read with</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">pipelined column reads. These 64 bits are latched and returned over an 8-bit</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">databus in 4 double pumped I/O bus cycles (which has a 4x multiplier w.r.t.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">the memory clock).</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">Accessing a bank in a memory device involves the following:</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* If the wrong row is opened, it must be precharged (closed) with a Row</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  Precharge (RP). This has a latency of tRP cycles.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* Opening the desired row. It takes tRCD (RAS to CAS Delay cycles before the</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  columns in the row can be read. Multiple columns can be read or written</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  without reopening the row.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* Selecting the column from an open row. The data is available on the output</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  pins after a tCL (CAS Latency) latency.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">As such, the latency for a read is:</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">* tCL + tRCD cycles if no row is open.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">* tCL + tRCD + tRP cycles if the wrong row is open</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">* tCL cycles if the correct row is open.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">Note that a row cannot be precharged (closed) until at least tWR (Write</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">Recovery) cycles after the last write and at least tRAS (Row Active to</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">Precharge Delay) cycles after opening the row.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">Each generation of DDR increases the maximum size of the memory device and</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">doubled the I/O bus frequency multiplier (and, consequently, the prefetch</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">buffer size). Below is an overview of some common DDR modules:</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  Name    Mem Clock I/O Clock Bandwidth Module Name</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">--------- --------- --------- --------- -----------</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">DDR1-200   100 Mhz   100 MHz   1.6 GB/s   PC-1600</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">DDR1-266   133 MHz   133 MHz   2.1 GB/s   PC-2100</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">DDR1-333   166 MHz   166 MHz   2.7 GB/s   PC-2700</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">DDR1-400   200 MHz   200 MHz   3.2 GB/s   PC-3200</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">DDR2-400   100 Mhz   200 MHz   3.2 GB/s  PC2-3200</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">DDR2-533   133 MHz   266 MHz   4.2 GB/s  PC2-4200</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">DDR2-667   166 MHz   333 MHz   5.3 GB/s  PC2-5300</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">DDR2-800   200 MHz   400 MHz   6.4 GB/s  PC2-6400</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">DDR2-1066  266 MHz   533 MHz   8.5 GB/s  PC2-8500</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">DDR3-800   100 MHz   400 MHz   6.4 GB/s  PC3-6400</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">DDR3-1066  133 MHz   533 MHz   8.5 GB/s  PC3-8500</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">DDR3-1333  166 MHz   667 MHz  10.6 GB/s PC3-10600</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">DDR3-1600  200 MHz   800 MHz  12.8 GB/s PC3-12800</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">Bandwidth of DDR memory is identified by the number behind it. For instance,</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">DDR3-800 means the data rate is 800 MHz (thus, the I/O bus frequency is 400</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">MHz and the memory clock 100 MHz). Together with a 64-bit wide databus and</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">2 transfers/cycle, DDR3-800 can support up to 6.4 GB/s.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="kernel_8h.html">sim/kernel.h</a>&gt;</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="inspect_8h.html">sim/inspect.h</a>&gt;</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_memory_8h.html">arch/Memory.h</a>&gt;</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">class </span><a class="code" href="class_config.html">Config</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">class </span><a class="code" href="class_component_model_registry.html">ComponentModelRegistry</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespace_simulator.html">Simulator</a></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel.html">   83</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_simulator_1_1_d_d_r_channel.html">DDRChannel</a> : <span class="keyword">public</span> <a class="code" href="class_simulator_1_1_object.html">Object</a></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html">   86</a></span>&#160;    <span class="keyword">class </span><a class="code" href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html">ICallback</a></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html#a2782fe111ea6a02b44216d1b654c9425">OnReadCompleted</a>() = 0;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html#a7613e882433ff328d9cae5d1051082dc">   90</a></span>&#160;        <span class="keyword">virtual</span> <a class="code" href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html#a7613e882433ff328d9cae5d1051082dc">~ICallback</a>() {}</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    };</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keyword">typedef</span> std::set&lt;MemAddr&gt; TraceMap;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keyword">struct </span>Request</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        MemAddr      address;   </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        MemSize      size;      </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="struct_simulator_1_1_mem_data.html">MemData</a>      data;      </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> offset;    </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordtype">bool</span>         write;     </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="namespace_simulator.html#a928f1e2101eba21bb0fe409e8c9ce573">CycleNo</a>      done;      </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    };</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">class </span>DDRConfig : <span class="keyword">public</span> <a class="code" href="class_simulator_1_1_object.html#a009dfade33295cace40b14804a0482c3">Object</a> {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nBurstLength;    </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="comment">// Timing configuration</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tRCD;    </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tRP;     </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tCL;     </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tWR;     </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tCCD;    </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tCWL;    </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_tRAS;    </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="comment">// Address configuration</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nDevicesPerRank; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nBankBits;       </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nRankBits;       </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nRowBits;        </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nColumnBits;     </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nColumnStart;    </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nBankStart;      </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nRankStart;      </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nRowStart;       </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_nBurstSize;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        DDRConfig(<span class="keyword">const</span> std::string&amp; <a class="code" href="mtconf_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>, <a class="code" href="class_simulator_1_1_object.html#a009dfade33295cace40b14804a0482c3">Object</a>&amp; parent, Clock&amp; clock, <a class="code" href="class_config.html">Config</a>&amp;);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    };</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Runtime parameters</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="class_component_model_registry.html">ComponentModelRegistry</a>&amp;    m_registry;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    DDRConfig                  m_ddrconfig;      </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    std::vector&lt;unsigned long&gt; m_currentRow;     </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    ICallback*                 m_callback;       </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    Request                    m_request;        </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    Buffer&lt;Request&gt;            m_pipeline;       </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    SingleFlag                 m_busy;           </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="namespace_simulator.html#a928f1e2101eba21bb0fe409e8c9ce573">CycleNo</a>                    m_next_command;   </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="namespace_simulator.html#a928f1e2101eba21bb0fe409e8c9ce573">CycleNo</a>                    m_next_precharge; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    TraceMap                   m_traces;         </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// Processes</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    Process p_Request;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    Process p_Pipeline;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// Statistics</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="namespace_simulator.html#a928f1e2101eba21bb0fe409e8c9ce573">CycleNo</a> m_busyCycles;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="namespace_simulator.html#a4b6b5616e7236c0c131516a441776805">Result</a> DoRequest();</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="namespace_simulator.html#a4b6b5616e7236c0c131516a441776805">Result</a> DoPipeline();</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a28fdeeb9ee0a0cd45284f60caf697500">SetClient</a>(ICallback&amp; cb, StorageTraceSet&amp; sts, <span class="keyword">const</span> StorageTraceSet&amp; storages);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a98cb4b191579e38a55d7f2fa151d506e">Read</a>(MemAddr address, MemSize size);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a9e9ac679badb89117777eab0c995b6a8">Write</a>(MemAddr address, MemSize size);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">DDRChannel</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="mtconf_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>, <a class="code" href="class_simulator_1_1_object.html#a009dfade33295cace40b14804a0482c3">Object</a>&amp; parent, Clock&amp; clock, <a class="code" href="class_config.html">Config</a>&amp; config);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">DDRChannel</a>(<span class="keyword">const</span> <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">DDRChannel</a>&amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">DDRChannel</a>&amp; <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a482cd16d9b4290f53ad8e035aa042f8e">operator=</a>(<span class="keyword">const</span> <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">DDRChannel</a>&amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel.html#a3f2fb176c7188dd1bf0969d4cb173aac">~DDRChannel</a>();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel_registry.html">  169</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_simulator_1_1_d_d_r_channel_registry.html">DDRChannelRegistry</a> : <span class="keyword">public</span> <a class="code" href="class_simulator_1_1_object.html">Object</a></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    std::vector&lt;DDRChannel*&gt; m_channels;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel_registry.html#a500ef7dcbf386ab0608ee54656a2c92b">DDRChannelRegistry</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="mtconf_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>, <a class="code" href="class_simulator_1_1_object.html">Object</a>&amp; parent, <a class="code" href="class_config.html">Config</a>&amp; config, <span class="keywordtype">size_t</span> defaultNumChannels);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel_registry.html#a26cae4cb88c6b53c0fb4176ffee0c615">~DDRChannelRegistry</a>();</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel_registry.html#a8f56980d7029bd4fa10a0a004cee96c2">  177</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="class_simulator_1_1_d_d_r_channel_registry.html#a8f56980d7029bd4fa10a0a004cee96c2">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> m_channels.size(); }</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="class_simulator_1_1_d_d_r_channel_registry.html#aa57fb3c193fb088d89d8933adf9b03bf">  178</a></span>&#160;    <a class="code" href="class_simulator_1_1_d_d_r_channel.html">DDRChannel</a>* <a class="code" href="class_simulator_1_1_d_d_r_channel_registry.html#aa57fb3c193fb088d89d8933adf9b03bf">operator[]</a>(<span class="keywordtype">size_t</span> i)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> m_channels[i]; }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_1_1_i_callback_html_a7613e882433ff328d9cae5d1051082dc"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html#a7613e882433ff328d9cae5d1051082dc">Simulator::DDRChannel::ICallback::~ICallback</a></div><div class="ttdeci">virtual ~ICallback()</div><div class="ttdef"><b>Definition:</b> DDR.h:90</div></div>
<div class="ttc" id="namespace_simulator_html_a928f1e2101eba21bb0fe409e8c9ce573"><div class="ttname"><a href="namespace_simulator.html#a928f1e2101eba21bb0fe409e8c9ce573">Simulator::CycleNo</a></div><div class="ttdeci">uint64_t CycleNo</div><div class="ttdoc">Cycle Number. </div><div class="ttdef"><b>Definition:</b> kernel.h:25</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a28fdeeb9ee0a0cd45284f60caf697500"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a28fdeeb9ee0a0cd45284f60caf697500">Simulator::DDRChannel::SetClient</a></div><div class="ttdeci">void SetClient(ICallback &amp;cb, StorageTraceSet &amp;sts, const StorageTraceSet &amp;storages)</div><div class="ttdef"><b>Definition:</b> DDR.cpp:269</div></div>
<div class="ttc" id="inspect_8h_html"><div class="ttname"><a href="inspect_8h.html">inspect.h</a></div></div>
<div class="ttc" id="kernel_8h_html"><div class="ttname"><a href="kernel_8h.html">kernel.h</a></div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html">Simulator::DDRChannel</a></div><div class="ttdoc">Double-Data Rate Memory. </div><div class="ttdef"><b>Definition:</b> DDR.h:83</div></div>
<div class="ttc" id="class_simulator_1_1_object_html"><div class="ttname"><a href="class_simulator_1_1_object.html">Simulator::Object</a></div><div class="ttdoc">Base class for simulator components. The Object class is the base object for all simulated components...</div><div class="ttdef"><b>Definition:</b> kernel.h:387</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a482cd16d9b4290f53ad8e035aa042f8e"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a482cd16d9b4290f53ad8e035aa042f8e">Simulator::DDRChannel::operator=</a></div><div class="ttdeci">DDRChannel &amp; operator=(const DDRChannel &amp;)=delete</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a9e9ac679badb89117777eab0c995b6a8"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a9e9ac679badb89117777eab0c995b6a8">Simulator::DDRChannel::Write</a></div><div class="ttdeci">bool Write(MemAddr address, MemSize size)</div><div class="ttdef"><b>Definition:</b> DDR.cpp:44</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_registry_html_a8f56980d7029bd4fa10a0a004cee96c2"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_registry.html#a8f56980d7029bd4fa10a0a004cee96c2">Simulator::DDRChannelRegistry::size</a></div><div class="ttdeci">size_t size() const </div><div class="ttdef"><b>Definition:</b> DDR.h:177</div></div>
<div class="ttc" id="class_component_model_registry_html"><div class="ttname"><a href="class_component_model_registry.html">ComponentModelRegistry</a></div><div class="ttdef"><b>Definition:</b> config.h:193</div></div>
<div class="ttc" id="class_config_html"><div class="ttname"><a href="class_config.html">Config</a></div><div class="ttdoc">Config class used by the simulation. </div><div class="ttdef"><b>Definition:</b> config.h:329</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a98cb4b191579e38a55d7f2fa151d506e"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a98cb4b191579e38a55d7f2fa151d506e">Simulator::DDRChannel::Read</a></div><div class="ttdeci">bool Read(MemAddr address, MemSize size)</div><div class="ttdef"><b>Definition:</b> DDR.cpp:20</div></div>
<div class="ttc" id="struct_simulator_1_1_mem_data_html"><div class="ttname"><a href="struct_simulator_1_1_mem_data.html">Simulator::MemData</a></div><div class="ttdef"><b>Definition:</b> Memory.h:16</div></div>
<div class="ttc" id="namespace_simulator_html"><div class="ttname"><a href="namespace_simulator.html">Simulator</a></div><div class="ttdef"><b>Definition:</b> BankSelector.cpp:48</div></div>
<div class="ttc" id="class_simulator_1_1_object_html_a009dfade33295cace40b14804a0482c3"><div class="ttname"><a href="class_simulator_1_1_object.html#a009dfade33295cace40b14804a0482c3">Simulator::Object::Object</a></div><div class="ttdeci">Object(const std::string &amp;name, Clock &amp;clock)</div><div class="ttdef"><b>Definition:</b> kernel.cpp:68</div></div>
<div class="ttc" id="_memory_8h_html"><div class="ttname"><a href="_memory_8h.html">Memory.h</a></div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_1_1_i_callback_html_a2782fe111ea6a02b44216d1b654c9425"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html#a2782fe111ea6a02b44216d1b654c9425">Simulator::DDRChannel::ICallback::OnReadCompleted</a></div><div class="ttdeci">virtual bool OnReadCompleted()=0</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a3f2fb176c7188dd1bf0969d4cb173aac"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a3f2fb176c7188dd1bf0969d4cb173aac">Simulator::DDRChannel::~DDRChannel</a></div><div class="ttdeci">~DDRChannel()</div><div class="ttdef"><b>Definition:</b> DDR.cpp:284</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_registry_html_a26cae4cb88c6b53c0fb4176ffee0c615"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_registry.html#a26cae4cb88c6b53c0fb4176ffee0c615">Simulator::DDRChannelRegistry::~DDRChannelRegistry</a></div><div class="ttdeci">~DDRChannelRegistry()</div><div class="ttdef"><b>Definition:</b> DDR.cpp:301</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_html_a3b5be35a15d75db4599d9975dcbddf56"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel.html#a3b5be35a15d75db4599d9975dcbddf56">Simulator::DDRChannel::DDRChannel</a></div><div class="ttdeci">DDRChannel(const std::string &amp;name, Object &amp;parent, Clock &amp;clock, Config &amp;config)</div><div class="ttdef"><b>Definition:</b> DDR.cpp:230</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_registry_html_aa57fb3c193fb088d89d8933adf9b03bf"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_registry.html#aa57fb3c193fb088d89d8933adf9b03bf">Simulator::DDRChannelRegistry::operator[]</a></div><div class="ttdeci">DDRChannel * operator[](size_t i) const </div><div class="ttdef"><b>Definition:</b> DDR.h:178</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_registry_html_a500ef7dcbf386ab0608ee54656a2c92b"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_registry.html#a500ef7dcbf386ab0608ee54656a2c92b">Simulator::DDRChannelRegistry::DDRChannelRegistry</a></div><div class="ttdeci">DDRChannelRegistry(const std::string &amp;name, Object &amp;parent, Config &amp;config, size_t defaultNumChannels)</div><div class="ttdef"><b>Definition:</b> DDR.cpp:288</div></div>
<div class="ttc" id="namespace_simulator_html_a4b6b5616e7236c0c131516a441776805"><div class="ttname"><a href="namespace_simulator.html#a4b6b5616e7236c0c131516a441776805">Simulator::Result</a></div><div class="ttdeci">Result</div><div class="ttdef"><b>Definition:</b> delegate.h:11</div></div>
<div class="ttc" id="mtconf_8c_html_a8f8f80d37794cde9472343e4487ba3eb"><div class="ttname"><a href="mtconf_8c.html#a8f8f80d37794cde9472343e4487ba3eb">name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> mtconf.c:207</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_1_1_i_callback_html"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_1_1_i_callback.html">Simulator::DDRChannel::ICallback</a></div><div class="ttdef"><b>Definition:</b> DDR.h:86</div></div>
<div class="ttc" id="class_simulator_1_1_d_d_r_channel_registry_html"><div class="ttname"><a href="class_simulator_1_1_d_d_r_channel_registry.html">Simulator::DDRChannelRegistry</a></div><div class="ttdef"><b>Definition:</b> DDR.h:169</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_5ed2f9f92345f7f047dcca674026a375.html">mem</a></li><li class="navelem"><a class="el" href="_d_d_r_8h.html">DDR.h</a></li>
    <li class="footer">Generated on Sat Jun 6 2015 00:37:35 for My Project by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
