$date
	Tue Sep  6 19:00:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module rom_tb $end
$var wire 8 ! q3 [7:0] $end
$var wire 8 " q2 [7:0] $end
$var wire 8 # q1 [7:0] $end
$var wire 8 $ q0 [7:0] $end
$var reg 16 % a [15:0] $end
$var reg 1 & clk $end
$var reg 1 ' re $end
$scope module r $end
$var wire 16 ( a [15:0] $end
$var wire 1 & clk $end
$var wire 1 ' re $end
$var reg 8 ) q0 [7:0] $end
$var reg 8 * q1 [7:0] $end
$var reg 8 + q2 [7:0] $end
$var reg 8 , q3 [7:0] $end
$scope begin $ivl_for_loop0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz ,
bz +
bz *
bz )
b0 (
1'
0&
b0 %
bz $
bz #
bz "
bz !
$end
#10
1&
#20
0&
#30
1&
#40
0&
#50
1&
#60
0&
#70
1&
#80
0&
#90
1&
#100
b1 !
b1 ,
b1100000 "
b1100000 +
b101 #
b101 *
b1011110 $
b1011110 )
0&
b1000000000000000 %
b1000000000000000 (
#110
1&
#120
0&
#130
1&
#140
0&
#150
b10 !
b10 ,
b1 "
b1 +
b1100000 #
b1100000 *
b101 $
b101 )
1&
b1000000000000001 %
b1000000000000001 (
#160
0&
#170
1&
#180
0&
#190
1&
#200
b0 !
b0 ,
b0 "
b0 +
b0 #
b0 *
b0 $
b0 )
0&
b1001110001000000 %
b1001110001000000 (
#210
1&
#220
0&
#230
1&
#240
0&
#250
bz !
bz ,
bz "
bz +
bz #
bz *
bz $
bz )
1&
0'
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
b1000000000000000 %
b1000000000000000 (
#310
1&
#320
0&
#330
1&
#340
0&
#350
1&
b1010 %
b1010 (
#360
0&
#370
1&
#380
0&
#390
1&
#400
0&
b1 %
b1 (
#410
1&
#420
0&
#430
1&
#440
0&
#450
1&
1'
#460
0&
#470
1&
#480
0&
#490
1&
#500
b10 !
b10 ,
b1 "
b1 +
b1100000 #
b1100000 *
b101 $
b101 )
0&
b1000000000000001 %
b1000000000000001 (
#510
1&
#520
0&
#530
1&
#540
0&
#550
bz !
bz ,
bz "
bz +
bz #
bz *
bz $
bz )
1&
b1010 %
b1010 (
#560
0&
#570
1&
#580
0&
#590
1&
#600
0&
#610
b1 !
b1 ,
b1100000 "
b1100000 +
b101 #
b101 *
b1011110 $
b1011110 )
1&
b1000000000000000 %
b1000000000000000 (
#620
0&
#630
1&
#640
0&
#650
1&
#660
b10 !
b10 ,
b1 "
b1 +
b1100000 #
b1100000 *
b101 $
b101 )
0&
b1000000000000001 %
b1000000000000001 (
#670
1&
#680
0&
#690
1&
#700
0&
#710
b1101101 !
b1101101 ,
b10 "
b10 +
b1 #
b1 *
b1100000 $
b1100000 )
1&
b1000000000000010 %
b1000000000000010 (
#720
0&
#730
1&
#740
0&
#750
1&
#760
0&
