Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/Lab6/Datapath_Datapath_sch_tb_isim_beh.exe -prj C:/Xilinx/Lab6/Datapath_Datapath_sch_tb_beh.prj work.Datapath_Datapath_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Lab6/Dflipflop.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/zero_ex.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/PC.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/MUX2to1_32bit.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Mem_Control.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Sign_extend.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Shift_Left2_jump.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Shift_Left2.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/regfile.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/PCADD.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/MUX2to1_5bit.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/MeMIO.vhf" into library work
Parsing VHDL file "C:/Xilinx/Lab6/JumpAddress.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/instmem(3).vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/datamem(2).vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Control.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/AND_Gate.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/ALU_Control.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/alu(4).vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Add.vhd" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Datapath.vhf" into library work
Parsing VHDL file "C:/Xilinx/Lab6/Testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity datamem [datamem_default]
Compiling architecture behavioral of entity instmem [instmem_default]
Compiling architecture behavioral of entity MUX2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity MUX2to1_32bit [mux2to1_32bit_default]
Compiling architecture behavioral of entity regfile [regfile_default]
Compiling architecture behavioral of entity Sign_extend [sign_extend_default]
Compiling architecture behavioral of entity AND_Gate [and_gate_default]
Compiling architecture behavioral of entity Add [add_default]
Compiling architecture behavioral of entity Dflipflop [dflipflop_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity PCADD [pcadd_default]
Compiling architecture behavioral of entity Shift_Left2 [shift_left2_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity Shift_Left2_jump [shift_left2_jump_default]
Compiling architecture behavioral of entity JumpAddress [jumpaddress_default]
Compiling architecture behavioral of entity zero_ex [zero_ex_default]
Compiling architecture behavioral of entity Mem_Control [mem_control_default]
Compiling architecture behavioral of entity MeMIO_MUSER_Datapath [memio_muser_datapath_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture behavioral of entity datapath_datapath_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 19 sub-compilation(s) to finish...
Compiled 49 VHDL Units
Built simulation executable C:/Xilinx/Lab6/Datapath_Datapath_sch_tb_isim_beh.exe
Fuse Memory Usage: 52584 KB
Fuse CPU Usage: 1077 ms
