[
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andb",
        "opcode": 36,
        "opcodeHex": "24",
        "operands": [
            "al",
            "Immediate8"
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "lock": true,
        "skipMorm": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andw",
        "opcode": 37,
        "opcodeHex": "25",
        "operands": [
            "ax",
            "Immediate16"
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "lock": true,
        "skipMorm": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andd",
        "opcode": 37,
        "opcodeHex": "25",
        "operands": [
            "eax",
            "Immediate32"
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "lock": true,
        "skipMorm": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andq",
        "opcode": 37,
        "opcodeHex": "25",
        "operands": [
            "rax",
            "Immediate32"
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "lock": true,
        "skipMorm": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andb",
        "opcode": 128,
        "opcodeHex": "80",
        "operands": [
            [
                "Register8",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 8,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andw",
        "opcode": 129,
        "opcodeHex": "81",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Immediate16"
        ],
        "operandSize": 16,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andd",
        "opcode": 129,
        "opcodeHex": "81",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Immediate32"
        ],
        "operandSize": 32,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andq",
        "opcode": 129,
        "opcodeHex": "81",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Immediate32"
        ],
        "operandSize": 64,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andw",
        "opcode": 131,
        "opcodeHex": "83",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 16,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andd",
        "opcode": 131,
        "opcodeHex": "83",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 32,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andq",
        "opcode": 131,
        "opcodeHex": "83",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Immediate8"
        ],
        "operandSize": 64,
        "opcodeExtensionInModrm": 4,
        "operandEncoding": "rm",
        "lock": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andb",
        "opcode": 32,
        "opcodeHex": "20",
        "operands": [
            [
                "Register8",
                "Memory"
            ],
            "Register8"
        ],
        "operandSize": 8,
        "operandEncoding": "mr",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andb",
        "opcode": 34,
        "opcodeHex": "22",
        "operands": [
            "Register8",
            [
                "Register8",
                "Memory"
            ]
        ],
        "operandSize": 8,
        "operandEncoding": "rm",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andw",
        "opcode": 33,
        "opcodeHex": "21",
        "operands": [
            [
                "Register16",
                "Memory"
            ],
            "Register16"
        ],
        "operandSize": 16,
        "operandEncoding": "mr",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andw",
        "opcode": 35,
        "opcodeHex": "23",
        "operands": [
            "Register16",
            [
                "Register16",
                "Memory"
            ]
        ],
        "operandSize": 16,
        "operandEncoding": "rm",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andd",
        "opcode": 33,
        "opcodeHex": "21",
        "operands": [
            [
                "Register32",
                "Memory"
            ],
            "Register32"
        ],
        "operandSize": 32,
        "operandEncoding": "mr",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andd",
        "opcode": 35,
        "opcodeHex": "23",
        "operands": [
            "Register32",
            [
                "Register32",
                "Memory"
            ]
        ],
        "operandSize": 32,
        "operandEncoding": "rm",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andq",
        "opcode": 33,
        "opcodeHex": "21",
        "operands": [
            [
                "Register64",
                "Memory"
            ],
            "Register64"
        ],
        "operandSize": 64,
        "operandEncoding": "mr",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "and",
        "mnemonicPrecise": "andq",
        "opcode": 35,
        "opcodeHex": "23",
        "operands": [
            "Register64",
            [
                "Register64",
                "Memory"
            ]
        ],
        "operandSize": 64,
        "operandEncoding": "rm",
        "lock": true,
        "setOpcodeDirectionBit": true,
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]