
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={3,imm}                                    Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F8)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={3,imm}                                      ICache-Search(S4,S1)
	S6= ICache.Out=>IR.In                                       Premise(F9)
	S7= IR.In={3,imm}                                           Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F17)
	S9= CtrlPCInc=1                                             Premise(F18)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= PC[CIA]=addr                                           PC-Inc(S0,S8,S9)
	S12= CtrlIR=1                                               Premise(F21)
	S13= [IR]={3,imm}                                           IR-Write(S7,S12)

ID	S14= PC.Out=addr+4                                          PC-Out(S10)
	S15= PC.CIA31_28=addr[31:28]                                PC-Out(S11)
	S16= IR.Out25_0=imm                                         IR-Out(S13)
	S17= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F41)
	S18= ADDREXT.PCpart=addr[31:28]                             Path(S15,S17)
	S19= IR.Out25_0=>ADDREXT.In                                 Premise(F42)
	S20= ADDREXT.In=imm                                         Path(S16,S19)
	S21= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S18,S20)
	S22= ADDREXT.Out=>PC.In                                     Premise(F43)
	S23= PC.In={addr[31:28],imm,2'b0}                           Path(S21,S22)
	S24= GPR.WReg=5'd31                                         Premise(F44)
	S25= PC.Out=>GPR.WData                                      Premise(F45)
	S26= GPR.WData=addr+4                                       Path(S14,S25)
	S27= CtrlPC=1                                               Premise(F51)
	S28= CtrlPCInc=0                                            Premise(F52)
	S29= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S23,S27,S28)
	S30= CtrlGPR=1                                              Premise(F59)
	S31= GPR[5'd31]=addr+4                                      GPR-Write(S24,S26,S30)

EX	S32= CtrlPC=0                                               Premise(F65)
	S33= CtrlPCInc=0                                            Premise(F66)
	S34= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S29,S32,S33)
	S35= CtrlGPR=0                                              Premise(F73)
	S36= GPR[5'd31]=addr+4                                      GPR-Hold(S31,S35)

MEM	S37= CtrlPC=0                                               Premise(F79)
	S38= CtrlPCInc=0                                            Premise(F80)
	S39= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S34,S37,S38)
	S40= CtrlGPR=0                                              Premise(F87)
	S41= GPR[5'd31]=addr+4                                      GPR-Hold(S36,S40)

WB	S42= CtrlPC=0                                               Premise(F121)
	S43= CtrlPCInc=0                                            Premise(F122)
	S44= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S39,S42,S43)
	S45= CtrlGPR=0                                              Premise(F129)
	S46= GPR[5'd31]=addr+4                                      GPR-Hold(S41,S45)

POST	S44= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S39,S42,S43)
	S46= GPR[5'd31]=addr+4                                      GPR-Hold(S41,S45)

