
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012373                       # Number of seconds simulated
sim_ticks                                 12372811170                       # Number of ticks simulated
final_tick                               577671242997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192203                       # Simulator instruction rate (inst/s)
host_op_rate                                   242123                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273436                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377720                       # Number of bytes of host memory used
host_seconds                                 45249.33                       # Real time elapsed on the host
sim_insts                                  8697062535                       # Number of instructions simulated
sim_ops                                   10955909288                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       335104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       409216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       336384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       340608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2262400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       526464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            526464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2618                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2628                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2661                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17675                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4113                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4113                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       310358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16004124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27083902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8048616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8027925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33073810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       372430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27187354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       372430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27528748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33032428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182852544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       310358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       372430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       372430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2865638                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42550072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42550072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42550072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       310358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16004124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27083902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8048616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8027925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33073810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       372430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27187354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       372430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27528748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33032428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              225402616                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182796                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952882                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175471                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1460311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1435181                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128316                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5245                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23128366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12408864                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1563497                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2767561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         577015                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        511819                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400646                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26808352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.756237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24040791     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425487      1.59%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210989      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420356      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131677      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389815      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60341      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96837      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032059      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26808352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073567                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418215                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22917661                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       728211                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761908                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2201                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398367                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202865                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13855713                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398367                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22942398                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         441095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211316                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737872                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13835411                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10476                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58664                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18107218                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62663872                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62663872                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3460770                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180043                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3340                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90792                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13763327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12873307                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8345                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2510452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5169717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26808352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480198                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21165726     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1754100      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1913011      7.14%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102724      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560845      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140513      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164254      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3888      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3291      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26808352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21045     57.12%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8610     23.37%     80.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10080731     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99361      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2297300     17.85%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395014      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12873307                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433868                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36846                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52600156                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16275661                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12543498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12910153                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9826                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       516015                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398367                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         353467                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9338                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13765179                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518973                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185658                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12710431                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162875                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659292                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933598                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394980                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428379                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12546367                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12543498                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7597894                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16455830                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422753                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461714                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2529219                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26409985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425462                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22235442     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633070      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056461      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330746      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555522      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105735      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67700      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61218      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364091      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26409985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364091                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39811521                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27930047                       # The number of ROB writes
system.switch_cpus0.timesIdled                 518309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2862659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967101                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967101                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59111844                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16322553                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14748680                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2289063                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1872137                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       226097                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       967874                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          903840                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          234828                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9987                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22234345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12979959                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2289063                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1138668                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2720300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         653646                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        632512                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1368837                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       227589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26009799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23289499     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          146746      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          232906      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          369183      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          154895      0.60%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          174332      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          182028      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          120554      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1339656      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26009799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077148                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437463                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22033085                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       835788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2711606                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6970                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        422348                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       375085                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15852382                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1630                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        422348                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22064802                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         225109                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       517738                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2687139                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        92661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15841916                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2310                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27048                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        34827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3526                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     21989205                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     73688671                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     73688671                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18772007                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3217193                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3940                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2123                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           284497                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1513163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       812133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        24241                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       183714                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15819033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14976546                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18943                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1993495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4445805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          294                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26009799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19693173     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2536024      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1386723      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       944484      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       883202      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255866      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       196819      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67492      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        46016      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26009799                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3438     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         10545     38.36%     50.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13510     49.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12546306     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       236038      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1814      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1385392      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806996      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14976546                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504753                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27493                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     56009327                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17816680                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14734535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15004039                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       274184                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        24666                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          955                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        422348                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         148844                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13332                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15823018                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1513163                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       812133                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2126                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       260915                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14762711                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1303208                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       213835                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   33                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2109805                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2077887                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            806597                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497547                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14734747                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14734535                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8614969                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22505078                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496597                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382801                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11026335                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13515543                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2307542                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       230614                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     25587451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.528210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20098478     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2658911     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1035969      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       556353      2.17%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       417917      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       232859      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       143913      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       128214      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       314837      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     25587451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11026335                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13515543                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2026446                       # Number of memory references committed
system.switch_cpus1.commit.loads              1238979                       # Number of loads committed
system.switch_cpus1.commit.membars               1826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1940039                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12178554                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       274551                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       314837                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            41095621                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32068554                       # The number of ROB writes
system.switch_cpus1.timesIdled                 360931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3661212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11026335                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13515543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11026335                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.690922                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.690922                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.371620                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.371620                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66573414                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20426729                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14784456                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2657512                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2212860                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       243092                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1016942                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          970920                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          285129                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11330                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23110605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14576614                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2657512                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1256049                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3037671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         676208                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1166610                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1436297                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       232301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27748398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24710727     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          186237      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          236499      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374223      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155234      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          200580      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          234341      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          106656      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1543901      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27748398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089566                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491275                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22977111                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1316041                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3023059                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1542                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        430640                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       404098                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17811309                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        430640                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23001046                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          74936                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1175460                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3000669                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65637                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17701116                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9455                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        45530                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24729807                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     82310232                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     82310232                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20678785                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         4050983                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4298                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2246                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           233508                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1655452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       865961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10130                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       194978                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17280989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16574429                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16797                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2102639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4284241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27748398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.597311                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319427                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20725529     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3203545     11.54%     86.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1308697      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734651      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       994548      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       305306      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       300973      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       162215      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12934      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27748398                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114802     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15137     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14810     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13964403     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       226428      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2051      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1518556      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       862991      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16574429                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.558607                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             144749                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     61058796                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19388044                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16142970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16719178                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        12438                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       311397                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11868                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        430640                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57202                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17285302                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1655452                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       865961                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2247                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       143137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       136770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       279907                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16285706                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1494143                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288717                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2357039                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2303134                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            862896                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548876                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16143072                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16142970                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9672508                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25975802                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544065                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372366                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     12030109                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14824052                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2461323                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       244982                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     27317757                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542653                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     21043961     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3179609     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1153270      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       575802      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       526246      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       221400      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       218630      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103979      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       294860      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     27317757                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12030109                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14824052                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2198145                       # Number of memory references committed
system.switch_cpus2.commit.loads              1344052                       # Number of loads committed
system.switch_cpus2.commit.membars               2062                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2148764                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13346441                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       306104                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       294860                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            44308194                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35001427                       # The number of ROB writes
system.switch_cpus2.timesIdled                 352060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1922613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           12030109                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14824052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     12030109                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.466396                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.466396                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.405450                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.405450                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73280315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22561562                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16476686                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4128                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2654654                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2210469                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       242827                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1015883                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          969898                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          284817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        11320                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23086349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14561022                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2654654                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1254715                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3034417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         675456                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1196652                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles         2524                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1434778                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       232047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27750402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.644690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24715985     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          186028      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          236255      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373818      1.35%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          155069      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          200359      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          234100      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          106553      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1542235      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27750402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089470                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490749                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22952927                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1345951                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3019824                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1540                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        430155                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       403670                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      17792254                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        430155                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22976842                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          74853                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1205509                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2997452                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        65581                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      17682185                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9449                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        45487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     24703287                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     82222271                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     82222271                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     20656877                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         4046383                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4294                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2244                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           233326                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1653685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       865063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10121                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       194768                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17262487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16556705                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16780                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2100236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4279451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27750402                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.318819                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20734952     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3200221     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1307281      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       733908      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       993470      3.58%     97.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       304975      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       300643      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       162031      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12921      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27750402                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         114682     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15123     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14796     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13949441     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       226178      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         2049      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1516940      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       862097      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16556705                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.558009                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             144601                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008734                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     61025193                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     19367135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16125758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16701306                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        12426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       311034                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11852                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        430155                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57133                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7291                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17266796                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1653685                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       865063                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2245                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       142988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       136613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       279601                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16268324                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1492560                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       288381                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2354562                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2300668                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            862002                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548290                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16125861                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16125758                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9662220                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25948195                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543485                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372366                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12017373                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14808386                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2458504                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       244714                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27320247                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     21053059     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      3176294     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1152028      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       575202      2.11%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       525683      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       221164      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       218394      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       103870      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       294553      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27320247                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12017373                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14808386                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2195862                       # Number of memory references committed
system.switch_cpus3.commit.loads              1342651                       # Number of loads committed
system.switch_cpus3.commit.membars               2060                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2146483                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13332356                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       305786                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       294553                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            44292506                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34963958                       # The number of ROB writes
system.switch_cpus3.timesIdled                 351685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1920609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12017373                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14808386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12017373                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.469010                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.469010                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.405021                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.405021                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        73202230                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       22537393                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16459127                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4124                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29670035                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2206502                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1990676                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       117694                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       848690                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          786230                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          121613                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5245                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23367542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13869308                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2206502                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       907843                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2741026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         369965                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1541425                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1342980                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       118070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27899345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.901667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        25158319     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           96892      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          199769      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           83624      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          455815      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          405107      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           78502      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          164997      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1256320      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27899345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074368                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467452                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23203645                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1707067                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2730769                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8749                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        249110                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       193836                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16262604                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        249110                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23230716                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1493391                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       127639                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2714602                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        83882                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16252418                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         37515                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        30027                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          514                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19089832                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76538559                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76538559                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16902568                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2187190                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1902                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           206947                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3831980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1936975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17698                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95088                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16218364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15585400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8960                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1265446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3037184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27899345                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558630                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353367                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     22335956     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1678465      6.02%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1371690      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       593704      2.13%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       746323      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       714355      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       406733      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        31974      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20145      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27899345                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39257     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        303163     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         8793      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9781972     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       136057      0.87%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3734312     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1932127     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15585400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525291                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             351213                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022535                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59430318                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17486145                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15450295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15936613                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27876                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       151303                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12592                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        249110                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1440538                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        23830                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16220294                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3831980                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1936975                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          970                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         15757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        67783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       138134                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15474703                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3721742                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       110697                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5653644                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2027967                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1931902                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521560                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15450813                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15450295                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8347312                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16464778                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520737                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506980                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12544967                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14742293                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1479733                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       120062                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27650235                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533171                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22294602     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1961805      7.10%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917533      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       905614      3.28%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       247508      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1043880      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        78802      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        57592      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       142899      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27650235                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12544967                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14742293                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5605035                       # Number of memory references committed
system.switch_cpus4.commit.loads              3680665                       # Number of loads committed
system.switch_cpus4.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1947239                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13109100                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       142836                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       142899                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43729323                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32693265                       # The number of ROB writes
system.switch_cpus4.timesIdled                 508836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1770690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12544967                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14742293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12544967                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.365095                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.365095                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422816                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422816                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        76491803                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17951361                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19356536                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2294286                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1876493                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       227075                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       971111                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          906712                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          235546                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10103                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22305592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13011862                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2294286                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1142258                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2727386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         656961                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        635314                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1373326                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       228490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26093251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23365865     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          147147      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          234280      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          370156      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          154944      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          174134      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          183215      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          121018      0.46%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1342492      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26093251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077324                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438538                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22103932                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       838987                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2718849                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6821                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        424660                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       375838                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15890611                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1659                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        424660                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22135778                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         221226                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       524004                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2694155                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        93426                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15880201                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2322                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26755                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        34885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4474                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22041673                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     73868146                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     73868146                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18812445                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3229223                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3951                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2132                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           284240                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1517146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       814026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24202                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       184988                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15857612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15011077                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19180                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2004790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4468096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          295                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26093251                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575286                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.267548                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19760451     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2544227      9.75%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1388926      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       948039      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       884435      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255914      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       197485      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        67531      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        46243      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26093251                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3465     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10568     38.35%     50.92% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13526     49.08%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12574961     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       236591      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1818      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1388915      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       808792      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15011077                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505917                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              27559                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001836                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56162144                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17866564                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14768436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15038636                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        44553                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       275505                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        24865                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          959                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        424660                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         149549                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13339                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15861608                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1517146                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       814026                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       133085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       128844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       261929                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14797083                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1306487                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       213994                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   35                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2114869                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2082243                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            808382                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498705                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14768702                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14768436                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8634332                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22555363                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497740                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382806                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11050076                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13544623                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2317037                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3666                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       231606                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25668591                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527673                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20165611     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2666573     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1038418      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       558318      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       418431      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       233579      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       143858      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       128931      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       314872      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25668591                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11050076                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13544623                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2030799                       # Number of memory references committed
system.switch_cpus5.commit.loads              1241638                       # Number of loads committed
system.switch_cpus5.commit.membars               1830                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1944221                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12204748                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       275139                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       314872                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41215301                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32148031                       # The number of ROB writes
system.switch_cpus5.timesIdled                 361993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3577760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11050076                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13544623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11050076                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.685141                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.685141                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372420                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372420                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66729542                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20472744                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14820368                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3660                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2290290                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1873123                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       226839                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       964892                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          903188                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          235210                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10070                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22255378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12988741                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2290290                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1138398                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2722117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         656820                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        651432                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1370588                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26053986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.957626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23331869     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          146961      0.56%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          233475      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          369812      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          154034      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          173485      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          182715      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          120881      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1340754      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26053986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077189                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437759                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22052625                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       856196                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2713562                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6837                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        424764                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       375206                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15863140                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1627                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        424764                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22085123                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         221394                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       537189                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2688186                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        97328                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15852446                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         3795                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         26810                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         7176                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22005107                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73737452                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73737452                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18772712                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3232395                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4067                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2250                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           288094                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1514830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       812335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24130                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       184391                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15830205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14982157                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19253                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2006237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4474104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26053986                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575043                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267491                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19734903     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2537605      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1386238      5.32%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       945885      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       883314      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       254782      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       197789      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67239      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46231      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26053986                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3429     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10606     38.51%     50.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13508     49.04%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12550952     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       236149      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1814      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1386078      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       807164      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14982157                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504943                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27543                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001838                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56065096                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17840720                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14739117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15009700                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45182                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       275815                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        24843                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          952                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        424764                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         147978                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13455                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15834312                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1514830                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       812335                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2253                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       132034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       129360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       261394                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14767821                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1303783                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       214336                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2110573                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2078024                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            806790                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497719                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14739358                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14739117                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8617623                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22512944                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496751                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382785                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11026737                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13516031                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2318317                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3659                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       231370                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25629222                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527368                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379903                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20139234     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2660165     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1035602      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       557053      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       417258      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       232873      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       143908      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       128374      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       314755      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25629222                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11026737                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13516031                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2026507                       # Number of memory references committed
system.switch_cpus6.commit.loads              1239015                       # Number of loads committed
system.switch_cpus6.commit.membars               1826                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1940107                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12178994                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       274561                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       314755                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41148737                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32093498                       # The number of ROB writes
system.switch_cpus6.timesIdled                 361520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3617025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11026737                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13516031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11026737                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.690824                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.690824                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.371633                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.371633                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66595702                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20432495                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14793475                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3654                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2209624                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1993610                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       117747                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       831649                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          787467                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          121986                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5272                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23397837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13890285                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2209624                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       909453                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2745860                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         370341                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1515026                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1344641                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       118135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27908417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.902662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        25162557     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           97275      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          200082      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           84474      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          456435      1.64%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          405929      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           78400      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          164717      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1258548      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27908417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074471                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468143                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23240328                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1674298                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2735658                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8680                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        249448                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       193979                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16287857                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        249448                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23266621                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1466214                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       123728                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2720074                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        82327                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16277501                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         36376                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        28842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1671                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19117108                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     76658388                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     76658388                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16920479                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2196618                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1898                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           201147                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3839985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1940250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17765                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        94912                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16242997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15603818                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         9072                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1273607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3066132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27908417                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559108                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354345                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     22342882     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1676881      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1372200      4.92%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       592970      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       746291      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       717041      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       407896      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32166      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20090      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27908417                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          39420     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        304574     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         8810      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9789943     62.74%     62.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       136147      0.87%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          933      0.01%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3741221     23.98%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1935574     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15603818                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525894                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             352804                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022610                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59477929                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17518922                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15469056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15956622                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27806                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       152650                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12498                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1376                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        249448                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1415379                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        23446                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16244915                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3839985                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1940250                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          965                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         15613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        67749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        69936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       137685                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15493400                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3728407                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       110418                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5663763                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2030089                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1935356                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522173                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15469563                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15469056                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8355524                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16473189                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521353                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507220                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12561217                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14760693                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1486139                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       120105                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27658969                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533668                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355716                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     22298387     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1961807      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       918410      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       907059      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       246945      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1047548      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        78862      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        57411      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       142540      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27658969                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12561217                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14760693                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5615084                       # Number of memory references committed
system.switch_cpus7.commit.loads              3687334                       # Number of loads committed
system.switch_cpus7.commit.membars                940                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1949452                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13125340                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       142860                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       142540                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43763222                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32743154                       # The number of ROB writes
system.switch_cpus7.timesIdled                 510125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1762594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12561217                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14760693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12561217                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.362113                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.362113                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423350                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423350                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        76591775                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17969072                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19387696                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1880                       # number of misc regfile writes
system.l20.replacements                          1577                       # number of replacements
system.l20.tagsinuse                      4095.797572                       # Cycle average of tags in use
system.l20.total_refs                          209706                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5673                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.965627                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.734268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.134781                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.821514                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.107009                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012630                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006136                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200396                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780788                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4480                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4481                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4489                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4490                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4489                       # number of overall hits
system.l20.overall_hits::total                   4490                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1547                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1577                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1547                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1577                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1547                       # number of overall misses
system.l20.overall_misses::total                 1577                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18360776                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    696274541                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      714635317                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18360776                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    696274541                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       714635317                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18360776                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    696274541                       # number of overall miss cycles
system.l20.overall_miss_latency::total      714635317                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6027                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6036                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6067                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6036                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6067                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256678                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260317                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256296                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259931                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256296                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259931                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 450080.504848                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 453161.266328                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 450080.504848                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 453161.266328                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 450080.504848                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 453161.266328                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 228                       # number of writebacks
system.l20.writebacks::total                      228                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1547                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1577                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1547                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1577                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1547                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1577                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    585121666                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    601328442                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    585121666                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    601328442                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    585121666                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    601328442                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256678                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260317                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256296                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259931                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256296                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259931                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 378229.906917                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 381311.630945                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 378229.906917                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 381311.630945                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 378229.906917                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 381311.630945                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2654                       # number of replacements
system.l21.tagsinuse                      4095.531880                       # Cycle average of tags in use
system.l21.total_refs                          317790                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6750                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.080000                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           36.893986                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.494349                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   965.996714                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3067.146830                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009007                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006224                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.235839                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5376                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5377                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1568                       # number of Writeback hits
system.l21.Writeback_hits::total                 1568                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5394                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5395                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5394                       # number of overall hits
system.l21.overall_hits::total                   5395                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2618                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2653                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2618                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2653                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2618                       # number of overall misses
system.l21.overall_misses::total                 2653                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25195504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1412059060                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1437254564                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25195504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1412059060                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1437254564                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25195504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1412059060                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1437254564                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7994                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               8030                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1568                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1568                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         8012                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                8048                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         8012                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               8048                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.327496                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.330386                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.326760                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.329647                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.326760                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.329647                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 719871.542857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 539365.569137                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 541746.914436                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 719871.542857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 539365.569137                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 541746.914436                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 719871.542857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 539365.569137                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 541746.914436                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 511                       # number of writebacks
system.l21.writebacks::total                      511                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2618                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2653                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2618                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2653                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2618                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2653                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     22681638                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1223951824                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1246633462                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     22681638                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1223951824                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1246633462                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     22681638                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1223951824                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1246633462                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327496                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.330386                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.326760                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.329647                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.326760                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.329647                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 648046.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 467514.065699                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 469895.764041                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 648046.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 467514.065699                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 469895.764041                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 648046.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 467514.065699                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 469895.764041                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           813                       # number of replacements
system.l22.tagsinuse                      4095.413433                       # Cycle average of tags in use
system.l22.total_refs                          275752                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.172744                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          120.924145                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.908427                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   393.829900                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3550.750961                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.096150                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.866883                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3516                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3518                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l22.Writeback_hits::total                 1143                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3534                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3534                       # number of overall hits
system.l22.overall_hits::total                   3536                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          778                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          778                       # number of demand (read+write) misses
system.l22.demand_misses::total                   813                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          778                       # number of overall misses
system.l22.overall_misses::total                  813                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     51208128                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    361316964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      412525092                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     51208128                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    361316964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       412525092                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     51208128                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    361316964                       # number of overall miss cycles
system.l22.overall_miss_latency::total      412525092                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4294                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4312                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4349                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4312                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4349                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.181183                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.187716                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.180427                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.186940                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.180427                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.186940                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1463089.371429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 464417.691517                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 507410.937269                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1463089.371429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 464417.691517                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 507410.937269                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1463089.371429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 464417.691517                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 507410.937269                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 462                       # number of writebacks
system.l22.writebacks::total                      462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          778                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          778                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          778                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48694707                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    305430755                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    354125462                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48694707                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    305430755                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    354125462                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48694707                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    305430755                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    354125462                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.181183                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.187716                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.186940                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.186940                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1391277.342857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 392584.517995                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 435578.674047                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1391277.342857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 392584.517995                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 435578.674047                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1391277.342857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 392584.517995                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 435578.674047                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           811                       # number of replacements
system.l23.tagsinuse                      4095.413375                       # Cycle average of tags in use
system.l23.total_refs                          275748                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4907                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.194824                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          120.924816                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.901482                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   393.293017                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3551.294060                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007300                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.096019                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.867015                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3513                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3515                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1142                       # number of Writeback hits
system.l23.Writeback_hits::total                 1142                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3531                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3533                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3531                       # number of overall hits
system.l23.overall_hits::total                   3533                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          776                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  811                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          776                       # number of demand (read+write) misses
system.l23.demand_misses::total                   811                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          776                       # number of overall misses
system.l23.overall_misses::total                  811                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     55705664                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    374756285                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      430461949                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     55705664                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    374756285                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       430461949                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     55705664                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    374756285                       # number of overall miss cycles
system.l23.overall_miss_latency::total      430461949                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4289                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4326                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1142                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1142                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4307                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4344                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4307                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4344                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.180928                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.187471                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.180172                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.186694                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.180172                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.186694                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1591590.400000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 482933.356959                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 530779.221948                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1591590.400000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 482933.356959                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 530779.221948                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1591590.400000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 482933.356959                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 530779.221948                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 461                       # number of writebacks
system.l23.writebacks::total                      461                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          776                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             811                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          776                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              811                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          776                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             811                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     53190681                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    318997742                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    372188423                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     53190681                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    318997742                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    372188423                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     53190681                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    318997742                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    372188423                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.180928                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.187471                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.180172                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.186694                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.180172                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.186694                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1519733.742857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 411079.564433                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 458925.305795                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1519733.742857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 411079.564433                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 458925.305795                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1519733.742857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 411079.564433                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 458925.305795                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          3232                       # number of replacements
system.l24.tagsinuse                      4095.902951                       # Cycle average of tags in use
system.l24.total_refs                          353947                       # Total number of references to valid blocks.
system.l24.sampled_refs                          7328                       # Sample count of references to valid blocks.
system.l24.avg_refs                         48.300628                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           13.867890                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.175565                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1530.390867                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2526.468630                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006146                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.373631                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.616814                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5834                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5835                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2431                       # number of Writeback hits
system.l24.Writeback_hits::total                 2431                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5843                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5844                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5843                       # number of overall hits
system.l24.overall_hits::total                   5844                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         3197                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 3232                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         3197                       # number of demand (read+write) misses
system.l24.demand_misses::total                  3232                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         3197                       # number of overall misses
system.l24.overall_misses::total                 3232                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32626026                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1702255744                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1734881770                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32626026                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1702255744                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1734881770                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32626026                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1702255744                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1734881770                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         9031                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               9067                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2431                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2431                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         9040                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                9076                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         9040                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               9076                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354003                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.356457                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353650                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.356104                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353650                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.356104                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 932172.171429                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 532454.095715                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 536782.725866                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 932172.171429                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 532454.095715                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 536782.725866                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 932172.171429                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 532454.095715                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 536782.725866                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 713                       # number of writebacks
system.l24.writebacks::total                      713                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         3197                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            3232                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         3197                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             3232                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         3197                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            3232                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30112266                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1472613564                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1502725830                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30112266                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1472613564                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1502725830                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30112266                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1472613564                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1502725830                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354003                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.356457                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353650                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.356104                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353650                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.356104                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 860350.457143                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 460623.573350                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 464952.298886                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 860350.457143                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 460623.573350                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 464952.298886                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 860350.457143                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 460623.573350                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 464952.298886                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2665                       # number of replacements
system.l25.tagsinuse                      4095.539911                       # Cycle average of tags in use
system.l25.total_refs                          317812                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6761                       # Sample count of references to valid blocks.
system.l25.avg_refs                         47.006656                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.903528                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    26.593027                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   964.389950                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3067.653407                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009010                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006492                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.235447                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.748939                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999888                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5395                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5396                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l25.Writeback_hits::total                 1571                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5413                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5414                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5413                       # number of overall hits
system.l25.overall_hits::total                   5414                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2628                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2664                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2628                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2664                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2628                       # number of overall misses
system.l25.overall_misses::total                 2664                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24336441                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1360059525                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1384395966                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24336441                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1360059525                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1384395966                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24336441                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1360059525                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1384395966                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         8023                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               8060                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         8041                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                8078                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         8041                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               8078                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.327558                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.330521                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.326825                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.329785                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.326825                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.329785                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 676012.250000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 517526.455479                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 519668.155405                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 676012.250000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 517526.455479                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 519668.155405                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 676012.250000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 517526.455479                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 519668.155405                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 509                       # number of writebacks
system.l25.writebacks::total                      509                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2628                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2664                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2628                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2664                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2628                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2664                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     21750274                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1171299983                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1193050257                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     21750274                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1171299983                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1193050257                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     21750274                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1171299983                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1193050257                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.327558                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.330521                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.326825                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.329785                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.326825                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.329785                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 604174.277778                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 445700.145738                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 447841.688063                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 604174.277778                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 445700.145738                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 447841.688063                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 604174.277778                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 445700.145738                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 447841.688063                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2698                       # number of replacements
system.l26.tagsinuse                      4095.527755                       # Cycle average of tags in use
system.l26.total_refs                          317802                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6794                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.776862                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           36.889882                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.977645                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   979.793375                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3052.866852                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009006                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006342                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.239207                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.745329                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5385                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5386                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1571                       # number of Writeback hits
system.l26.Writeback_hits::total                 1571                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5403                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5404                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5403                       # number of overall hits
system.l26.overall_hits::total                   5404                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2661                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2697                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2661                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2697                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2661                       # number of overall misses
system.l26.overall_misses::total                 2697                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     25811166                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1411575605                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1437386771                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     25811166                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1411575605                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1437386771                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     25811166                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1411575605                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1437386771                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8046                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8083                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1571                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1571                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8064                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8101                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8064                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8101                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.330723                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.333663                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.329985                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.332922                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.329985                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.332922                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 716976.833333                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 530468.096580                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 532957.645903                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 716976.833333                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 530468.096580                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 532957.645903                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 716976.833333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 530468.096580                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 532957.645903                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 512                       # number of writebacks
system.l26.writebacks::total                      512                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2661                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2697                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2661                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2697                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2661                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2697                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     23224545                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1220374903                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1243599448                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     23224545                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1220374903                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1243599448                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     23224545                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1220374903                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1243599448                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.330723                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.333663                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.329985                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.332922                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.329985                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.332922                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 645126.250000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 458615.145810                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 461104.726733                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 645126.250000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 458615.145810                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 461104.726733                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 645126.250000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 458615.145810                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 461104.726733                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          3228                       # number of replacements
system.l27.tagsinuse                      4095.902712                       # Cycle average of tags in use
system.l27.total_refs                          353958                       # Total number of references to valid blocks.
system.l27.sampled_refs                          7324                       # Sample count of references to valid blocks.
system.l27.avg_refs                         48.328509                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           13.815528                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.509076                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1526.608311                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2528.969796                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.003373                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006472                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.372707                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.617424                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5843                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5844                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2433                       # number of Writeback hits
system.l27.Writeback_hits::total                 2433                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5852                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5853                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5852                       # number of overall hits
system.l27.overall_hits::total                   5853                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         3193                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 3228                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         3193                       # number of demand (read+write) misses
system.l27.demand_misses::total                  3228                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         3193                       # number of overall misses
system.l27.overall_misses::total                 3228                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42438040                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1663333223                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1705771263                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42438040                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1663333223                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1705771263                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42438040                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1663333223                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1705771263                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         9036                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               9072                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2433                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2433                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         9045                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                9081                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         9045                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               9081                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.353364                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.355820                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353013                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.355467                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353013                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.355467                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 520931.169120                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 528429.759294                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 520931.169120                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 528429.759294                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 520931.169120                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 528429.759294                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 717                       # number of writebacks
system.l27.writebacks::total                      717                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         3193                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            3228                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         3193                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             3228                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         3193                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            3228                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1434026873                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1473951406                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1434026873                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1473951406                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1434026873                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1473951406                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.353364                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.355820                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353013                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.355467                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353013                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.355467                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 449115.838710                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 456614.438042                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 449115.838710                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 456614.438042                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 449115.838710                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 456614.438042                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.134695                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432876                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1794682.573477                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    25.964937                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.041610                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.884831                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400607                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400607                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400607                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     22034031                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22034031                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     22034031                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22034031                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     22034031                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22034031                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400646                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400646                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400646                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400646                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400646                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400646                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 564975.153846                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 564975.153846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 564975.153846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18688407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18688407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18688407                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 602851.838710                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6036                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205483                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6292                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35156.624762                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.459187                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.540813                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720544                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279456                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073224                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          914                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459650                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459650                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20397                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20442                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20442                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4619475445                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4619475445                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3703438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3703438                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4623178883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4623178883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4623178883                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4623178883                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480092                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480092                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480092                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480092                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009742                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009742                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 226478.180370                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 226478.180370                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82298.622222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82298.622222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 226160.790676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 226160.790676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 226160.790676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 226160.790676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14370                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14370                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14406                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6027                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6036                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6036                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002223445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002223445                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1002800345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1002800345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1002800345                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1002800345                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166288.940601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166288.940601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166136.571405                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166136.571405                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166136.571405                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166136.571405                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.641741                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1080555267                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2054287.579848                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.641741                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047503                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.832759                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1368790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1368790                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1368790                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1368790                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1368790                       # number of overall hits
system.cpu1.icache.overall_hits::total        1368790                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     30774131                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     30774131                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     30774131                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     30774131                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     30774131                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     30774131                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1368837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1368837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1368837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1368837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1368837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1368837                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 654768.744681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 654768.744681                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 654768.744681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 654768.744681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 654768.744681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 654768.744681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25569158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25569158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25569158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25569158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25569158                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25569158                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 710254.388889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 710254.388889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 710254.388889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 710254.388889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 710254.388889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 710254.388889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8012                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178854850                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8268                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21632.178278                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.623473                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.376527                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.893060                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.106940                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       947620                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         947620                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       783665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        783665                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2073                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2073                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1731285                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1731285                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1731285                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1731285                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20774                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20881                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20881                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20881                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4872679757                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4872679757                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8670023                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8670023                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4881349780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4881349780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4881349780                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4881349780                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       968394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       968394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       783772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       783772                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752166                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021452                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000137                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011917                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011917                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234556.645663                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234556.645663                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81028.252336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81028.252336                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233769.923854                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233769.923854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233769.923854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233769.923854                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1568                       # number of writebacks
system.cpu1.dcache.writebacks::total             1568                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12780                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12780                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12869                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12869                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7994                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8012                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1787111175                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1787111175                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1163098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1163098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1788274273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1788274273                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1788274273                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1788274273                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004573                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004573                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004573                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004573                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223556.564298                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223556.564298                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64616.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64616.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223199.484898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223199.484898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223199.484898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223199.484898                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.720763                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077560260                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2190163.130081                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.720763                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050835                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780001                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1436246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1436246                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1436246                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1436246                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1436246                       # number of overall hits
system.cpu2.icache.overall_hits::total        1436246                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82261091                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82261091                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82261091                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82261091                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82261091                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82261091                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1436295                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1436295                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1436295                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1436295                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1436295                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1436295                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1678797.775510                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1678797.775510                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1678797.775510                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1678797.775510                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1678797.775510                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1678797.775510                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51645239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51645239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51645239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51645239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51645239                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51645239                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1395817.270270                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1395817.270270                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1395817.270270                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1395817.270270                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1395817.270270                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1395817.270270                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4312                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160349155                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4568                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35102.704685                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.337196                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.662804                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864598                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135402                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1143740                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1143740                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       849821                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        849821                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2213                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2213                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2064                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2064                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1993561                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1993561                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1993561                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1993561                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11193                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11193                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11193                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11193                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1538663923                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1538663923                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1546638736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1546638736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1546638736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1546638736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1154830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1154830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       849924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       849924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2004754                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2004754                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2004754                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2004754                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009603                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005583                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005583                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138743.365464                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138743.365464                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138179.106227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138179.106227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138179.106227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138179.106227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14346                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        14346                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu2.dcache.writebacks::total             1143                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6881                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6881                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4312                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    596613788                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    596613788                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    597941799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    597941799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    597941799                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    597941799                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002151                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002151                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002151                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002151                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138941.264089                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138941.264089                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 138669.248377                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138669.248377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 138669.248377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138669.248377                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               486.713755                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1077558740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190160.040650                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.713755                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050823                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.779990                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1434726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1434726                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1434726                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1434726                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1434726                       # number of overall hits
system.cpu3.icache.overall_hits::total        1434726                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     89010685                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     89010685                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     89010685                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     89010685                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     89010685                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     89010685                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1434776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1434776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1434776                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1434776                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1434776                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1434776                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1780213.700000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1780213.700000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1780213.700000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1780213.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1780213.700000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1780213.700000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      1112199                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 556099.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56135811                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56135811                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56135811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56135811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56135811                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56135811                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1517184.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1517184.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1517184.081081                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1517184.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1517184.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1517184.081081                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4307                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160347066                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4563                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35140.711374                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.325234                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.674766                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864552                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135448                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1142533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1142533                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       848943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        848943                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2211                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2211                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2062                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2062                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1991476                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1991476                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1991476                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1991476                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          103                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11180                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11180                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11180                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11180                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1564496511                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1564496511                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8005073                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8005073                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1572501584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1572501584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1572501584                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1572501584                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1153610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1153610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       849046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       849046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2062                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2062                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2002656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2002656                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2002656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2002656                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009602                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009602                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005583                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005583                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 141238.287533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141238.287533                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77719.155340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77719.155340                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140653.093381                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140653.093381                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140653.093381                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140653.093381                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16068                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        16068                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1142                       # number of writebacks
system.cpu3.dcache.writebacks::total             1142                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6788                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6788                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6873                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6873                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4289                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4289                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4307                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    609820335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    609820335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1333361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1333361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    611153696                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    611153696                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    611153696                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    611153696                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002151                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002151                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002151                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002151                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142182.404990                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 142182.404990                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74075.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74075.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 141897.770142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 141897.770142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 141897.770142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 141897.770142                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               570.619893                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108870241                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1915147.221071                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.021163                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.598730                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046508                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867947                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.914455                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1342923                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1342923                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1342923                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1342923                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1342923                       # number of overall hits
system.cpu4.icache.overall_hits::total        1342923                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48877772                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48877772                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48877772                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48877772                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48877772                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48877772                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1342980                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1342980                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1342980                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1342980                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1342980                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1342980                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 857504.771930                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 857504.771930                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 857504.771930                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 857504.771930                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 857504.771930                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 857504.771930                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32998347                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32998347                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32998347                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32998347                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32998347                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32998347                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 916620.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 916620.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 916620.750000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 916620.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 916620.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 916620.750000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9039                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440641554                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9295                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              47406.299516                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.124049                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.875951                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434078                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565922                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3511826                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3511826                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1922442                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1922442                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          942                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          938                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5434268                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5434268                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5434268                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5434268                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32581                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32581                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32610                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32610                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32610                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32610                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8223214105                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8223214105                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2249489                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2249489                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8225463594                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8225463594                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8225463594                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8225463594                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3544407                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3544407                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1922471                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1922471                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5466878                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5466878                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5466878                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5466878                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009192                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009192                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005965                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005965                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005965                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005965                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 252392.931617                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 252392.931617                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77568.586207                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77568.586207                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 252237.460718                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 252237.460718                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 252237.460718                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 252237.460718                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2431                       # number of writebacks
system.cpu4.dcache.writebacks::total             2431                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23550                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23550                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23570                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23570                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23570                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23570                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9031                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9031                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9040                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9040                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9040                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9040                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2127543075                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2127543075                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2128119975                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2128119975                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2128119975                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2128119975                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001654                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001654                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 235582.225113                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 235582.225113                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 235411.501659                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 235411.501659                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 235411.501659                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 235411.501659                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.932195                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080559751                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2050398.009488                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.932195                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049571                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834827                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1373274                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1373274                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1373274                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1373274                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1373274                       # number of overall hits
system.cpu5.icache.overall_hits::total        1373274                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     30277242                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     30277242                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     30277242                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     30277242                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     30277242                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     30277242                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1373326                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1373326                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1373326                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1373326                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1373326                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1373326                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 582254.653846                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 582254.653846                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 582254.653846                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 582254.653846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 582254.653846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 582254.653846                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     24701739                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     24701739                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     24701739                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     24701739                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     24701739                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     24701739                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 667614.567568                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 667614.567568                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 667614.567568                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 667614.567568                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 667614.567568                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 667614.567568                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8041                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178860052                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8297                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21557.195613                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.630660                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.369340                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893089                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106911                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       951133                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         951133                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       785351                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        785351                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2072                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2072                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1830                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1830                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1736484                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1736484                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1736484                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1736484                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20821                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20821                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          107                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20928                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20928                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20928                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20928                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4781682603                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4781682603                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8606723                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8606723                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4790289326                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4790289326                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4790289326                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4790289326                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       971954                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       971954                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       785458                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       785458                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1830                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1757412                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1757412                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1757412                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1757412                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021422                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021422                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011908                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011908                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011908                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011908                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229656.721723                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229656.721723                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80436.663551                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80436.663551                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228893.794247                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228893.794247                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228893.794247                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228893.794247                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu5.dcache.writebacks::total             1571                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12798                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12798                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12887                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12887                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12887                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12887                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8023                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8023                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8041                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8041                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8041                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8041                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1736518677                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1736518677                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1162908                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1162908                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1737681585                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1737681585                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1737681585                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1737681585                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004575                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004575                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004575                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004575                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216442.562259                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216442.562259                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64606                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64606                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216102.671931                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216102.671931                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216102.671931                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216102.671931                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.214778                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080557012                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2050392.812144                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.214778                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048421                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833678                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1370535                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1370535                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1370535                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1370535                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1370535                       # number of overall hits
system.cpu6.icache.overall_hits::total        1370535                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34857637                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34857637                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34857637                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34857637                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34857637                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34857637                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1370588                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1370588                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1370588                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1370588                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1370588                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1370588                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 657691.264151                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 657691.264151                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 657691.264151                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 657691.264151                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 657691.264151                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 657691.264151                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     26192499                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     26192499                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     26192499                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     26192499                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     26192499                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     26192499                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 707905.378378                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 707905.378378                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 707905.378378                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 707905.378378                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 707905.378378                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 707905.378378                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8064                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178855640                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8320                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21497.072115                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.633758                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.366242                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893101                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106899                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       948264                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         948264                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       783693                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        783693                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2190                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2190                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1827                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1827                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1731957                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1731957                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1731957                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1731957                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20873                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20873                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          103                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20976                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20976                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20976                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20976                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4903265367                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4903265367                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8447177                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8447177                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4911712544                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4911712544                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4911712544                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4911712544                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       969137                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       969137                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       783796                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       783796                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1827                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1827                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1752933                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1752933                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1752933                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1752933                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021538                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021538                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000131                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011966                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011966                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011966                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011966                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234909.469985                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234909.469985                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82011.427184                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82011.427184                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 234158.683448                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 234158.683448                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 234158.683448                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 234158.683448                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu6.dcache.writebacks::total             1571                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12827                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12827                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12912                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12912                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12912                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12912                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8046                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8046                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8064                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8064                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8064                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8064                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1787650778                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1787650778                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1163134                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1163134                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1788813912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1788813912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1788813912                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1788813912                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004600                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004600                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 222178.819041                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 222178.819041                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64618.555556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64618.555556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 221827.122024                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 221827.122024                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 221827.122024                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 221827.122024                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               571.654213                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108871903                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1915150.091537                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.398862                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.255351                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048716                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867396                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.916113                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1344585                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1344585                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1344585                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1344585                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1344585                       # number of overall hits
system.cpu7.icache.overall_hits::total        1344585                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     58194345                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     58194345                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     58194345                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     58194345                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     58194345                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     58194345                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1344641                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1344641                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1344641                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1344641                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1344641                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1344641                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1039184.732143                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1039184.732143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1039184.732143                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           20                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           20                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42805734                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42805734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42805734                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1189048.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9045                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440651731                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9301                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              47376.812278                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.136907                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.863093                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434129                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565871                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3518624                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3518624                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1925818                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1925818                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          943                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          940                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          940                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5444442                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5444442                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5444442                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5444442                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32522                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32522                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32552                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32552                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32552                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32552                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8067546175                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8067546175                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2469771                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2469771                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8070015946                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8070015946                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8070015946                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8070015946                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3551146                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3551146                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1925848                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1925848                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5476994                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5476994                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5476994                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5476994                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009158                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009158                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005943                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005943                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005943                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005943                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 248064.269571                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 248064.269571                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82325.700000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82325.700000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247911.524515                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247911.524515                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247911.524515                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247911.524515                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu7.dcache.writebacks::total             2433                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        23486                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        23486                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        23507                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        23507                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        23507                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        23507                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9036                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9036                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9045                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9045                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9045                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9045                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   2090590038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2090590038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       600823                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       600823                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2091190861                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2091190861                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   2091190861                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2091190861                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 231362.332669                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 231362.332669                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66758.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66758.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 231198.547374                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 231198.547374                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 231198.547374                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 231198.547374                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
