
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.10000000000000000000;
2.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  284712.3      0.57     145.5   58521.9                          
    0:00:50  284712.3      0.57     145.5   58521.9                          
    0:00:51  285314.0      0.57     145.5   58102.4                          
    0:00:51  285907.7      0.57     145.5   57682.9                          
    0:00:52  286501.4      0.57     145.5   57263.5                          
    0:00:52  287095.1      0.57     145.5   56844.0                          
    0:00:52  287688.8      0.57     145.5   56424.5                          
    0:00:53  288282.6      0.57     145.5   56005.0                          
    0:00:54  288872.0      0.57     143.2   43056.5                          
    0:00:54  289464.7      0.57     140.6   29483.0                          
    0:00:55  290061.8      0.57     138.0   15819.2                          
    0:00:56  290644.4      0.57     135.7    2645.3                          
    0:01:19  294304.0      0.33      71.0       0.0                          
    0:01:20  294278.5      0.33      71.0       0.0                          
    0:01:20  294278.5      0.33      71.0       0.0                          
    0:01:20  294279.0      0.33      71.0       0.0                          
    0:01:21  294279.0      0.33      71.0       0.0                          
    0:01:42  257133.4      0.74      75.2       0.0                          
    0:01:44  257080.0      0.33      60.8       0.0                          
    0:01:47  257084.7      0.32      59.3       0.0                          
    0:01:48  257096.4      0.32      58.4       0.0                          
    0:01:57  257107.1      0.32      58.0       0.0                          
    0:01:58  257119.1      0.31      57.5       0.0                          
    0:01:59  257135.8      0.31      56.9       0.0                          
    0:02:00  257140.1      0.29      56.3       0.0                          
    0:02:02  257144.9      0.31      56.4       0.0                          
    0:02:03  257149.1      0.30      56.2       0.0                          
    0:02:04  257156.8      0.29      55.7       0.0                          
    0:02:04  257162.9      0.28      55.5       0.0                          
    0:02:05  257166.9      0.28      55.2       0.0                          
    0:02:06  257176.0      0.28      54.9       0.0                          
    0:02:06  257185.6      0.27      54.0       0.0                          
    0:02:07  257195.4      0.27      53.0       0.0                          
    0:02:08  257205.2      0.27      52.0       0.0                          
    0:02:09  257205.0      0.27      52.0       0.0                          
    0:02:09  257205.0      0.27      52.0       0.0                          
    0:02:09  257205.0      0.27      52.0       0.0                          
    0:02:09  257205.0      0.27      52.0       0.0                          
    0:02:09  257205.0      0.27      52.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:09  257205.0      0.27      52.0       0.0                          
    0:02:09  257245.9      0.27      50.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257286.6      0.27      48.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257327.3      0.27      46.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257358.7      0.27      46.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257371.5      0.26      45.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257387.7      0.26      45.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257416.2      0.26      45.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257439.3      0.26      44.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257446.5      0.26      44.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257461.7      0.25      44.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257488.5      0.25      43.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:10  257525.2      0.25      42.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257561.9      0.25      41.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:10  257580.8      0.24      41.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257590.4      0.24      40.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257602.6      0.24      40.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257610.1      0.24      40.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:11  257630.0      0.24      40.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257642.0      0.23      40.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257663.8      0.23      39.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:11  257675.3      0.23      39.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  257693.9      0.23      38.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:11  257704.5      0.23      38.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257728.7      0.23      37.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:11  257735.9      0.22      37.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257754.3      0.22      37.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257768.6      0.22      37.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:11  257781.4      0.22      37.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257786.7      0.21      37.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257803.7      0.21      36.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257818.1      0.21      36.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257834.1      0.21      36.3       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:12  257855.3      0.21      36.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257873.7      0.20      35.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257889.1      0.20      35.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257898.4      0.20      35.6      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257913.6      0.20      35.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:12  257936.7      0.20      35.2      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257945.5      0.20      35.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257963.9      0.20      34.9      24.2 path/path/path/genblk1.add_in_reg[22]/D
    0:02:12  257976.6      0.19      34.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:12  257987.3      0.19      34.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:13  257997.9      0.19      34.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258007.2      0.19      34.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258017.6      0.19      34.2      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258033.3      0.19      34.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258050.1      0.19      33.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258072.7      0.19      33.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258110.2      0.18      32.9      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258164.4      0.18      32.4     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258190.5      0.18      32.2     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258205.4      0.18      32.0     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258213.6      0.18      31.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258216.3      0.18      31.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258227.2      0.18      31.7     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258272.7      0.18      30.3     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258278.0      0.18      30.1     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258290.5      0.17      30.0     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258298.8      0.17      29.9     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258304.9      0.17      29.8     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258312.1      0.17      29.7     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258331.7      0.17      29.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258354.6      0.17      28.8     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258359.4      0.17      28.7     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258372.4      0.16      28.6     193.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:14  258411.0      0.16      28.4     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258423.8      0.16      28.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258432.0      0.16      28.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258436.8      0.16      28.2     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:14  258442.1      0.16      28.2     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258449.3      0.16      28.1     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258461.3      0.16      28.0     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258477.8      0.16      27.6     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258492.7      0.16      27.1     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258500.7      0.16      27.0     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258513.4      0.16      26.9     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258523.5      0.15      26.7     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258531.5      0.15      26.6     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258543.7      0.15      26.5     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258546.1      0.15      26.4     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258569.3      0.15      26.2     314.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258611.0      0.15      25.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258630.2      0.15      25.6     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  258646.7      0.15      25.3     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:15  258658.4      0.15      25.2     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:15  258674.1      0.15      25.1     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258678.3      0.15      25.0     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258697.0      0.15      24.8     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  258710.3      0.15      24.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258721.7      0.14      24.4     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258738.2      0.14      24.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:16  258762.1      0.14      23.8     387.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  258773.6      0.14      23.6     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258789.5      0.14      23.5     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258801.8      0.14      23.3     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258820.4      0.14      23.1     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258838.2      0.14      23.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:16  258858.2      0.14      22.9     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:16  258864.3      0.14      22.7     435.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  258877.8      0.14      22.5     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  258888.5      0.14      22.3     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:17  258891.9      0.14      22.2     435.9 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:17  258897.0      0.14      22.1     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:17  258901.3      0.14      22.1     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:17  258910.6      0.13      22.0     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  258929.7      0.13      21.6     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  258959.2      0.13      21.2     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:17  258970.1      0.13      21.1     435.9 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:17  258977.9      0.13      21.0     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259004.7      0.13      20.6     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259017.0      0.13      20.4     435.9 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259037.7      0.13      20.3     435.9 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259058.2      0.13      20.1     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259085.1      0.13      19.7     435.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259103.1      0.12      19.5     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259121.2      0.12      19.2     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259128.2      0.12      19.1     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259142.5      0.12      19.0     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259162.7      0.12      18.7     435.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259163.8      0.12      18.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259178.4      0.12      18.4     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259192.3      0.12      18.2     435.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259208.2      0.12      17.9     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259219.9      0.12      17.8     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259247.9      0.12      17.6     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259263.3      0.12      17.4     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259268.6      0.12      17.4     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259277.1      0.12      17.3     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259289.1      0.12      17.2     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259298.9      0.12      17.1     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259312.5      0.11      17.0     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259326.6      0.11      16.8     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259345.2      0.11      16.6     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259352.4      0.11      16.5     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259360.4      0.11      16.4     460.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259370.7      0.11      16.3     460.1 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259385.1      0.11      16.1     460.1 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259399.5      0.11      16.0     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259415.7      0.11      15.8     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259422.1      0.11      15.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259434.3      0.11      15.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259442.3      0.11      15.4     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259451.9      0.11      15.3     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259470.5      0.11      15.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259481.1      0.10      14.9     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259504.0      0.10      14.6     484.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259507.2      0.10      14.6     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259509.6      0.10      14.6     484.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259525.0      0.10      14.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259536.5      0.10      14.2     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259553.0      0.10      14.1     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:20  259557.2      0.10      14.1     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259567.8      0.10      14.0     484.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259568.4      0.10      14.0     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259591.8      0.10      13.7     484.3 path/path/path/genblk1.add_in_reg[22]/D
    0:02:20  259596.8      0.10      13.6     484.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259602.4      0.10      13.6     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259613.6      0.10      13.4     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259623.4      0.10      13.4     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259641.8      0.10      13.1     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  259648.4      0.10      13.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:20  259648.2      0.10      13.0     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259667.9      0.10      12.7     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259683.8      0.09      12.6     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259689.1      0.09      12.5     484.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259700.8      0.09      12.3     484.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259709.6      0.09      12.2     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259712.0      0.09      12.1     484.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259728.8      0.09      12.0     508.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259737.0      0.09      11.9     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259741.5      0.09      11.8     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259750.6      0.09      11.8     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259766.6      0.09      11.6     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259773.5      0.09      11.5     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:21  259786.8      0.09      11.4     508.6 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259804.6      0.09      11.1     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  259831.5      0.09      10.9     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:21  259837.8      0.09      10.8     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  259847.1      0.09      10.7     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259848.2      0.09      10.6     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259859.1      0.09      10.5     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259868.7      0.08      10.4     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259883.9      0.08      10.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259896.9      0.08      10.1     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  259902.7      0.08      10.0     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259912.9      0.08      10.0     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259921.1      0.08       9.9     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259934.1      0.08       9.8     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259942.1      0.08       9.7     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259959.4      0.08       9.5     532.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  259974.0      0.08       9.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:22  259981.2      0.08       9.2     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:22  259991.1      0.08       9.0     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260000.4      0.08       8.9     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260014.7      0.08       8.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260024.8      0.08       8.7     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260033.3      0.08       8.7     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260034.9      0.07       8.7     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260044.0      0.07       8.5     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260048.2      0.07       8.4     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260062.9      0.07       8.3     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260077.0      0.07       8.2     532.8 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260086.8      0.07       8.1     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260096.9      0.07       8.0     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260110.0      0.07       7.9     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260115.0      0.07       7.8     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260116.1      0.07       7.8     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260122.5      0.07       7.7     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260129.1      0.07       7.7     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260132.8      0.07       7.6     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260142.1      0.07       7.6     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260149.3      0.07       7.6     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260152.3      0.07       7.5     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260161.0      0.07       7.4     532.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260178.9      0.07       7.2     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260185.0      0.07       7.1     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260189.0      0.06       7.1     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260204.9      0.06       7.0     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260219.3      0.06       6.8     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260224.1      0.06       6.8     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260231.3      0.06       6.7     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260236.3      0.06       6.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260238.2      0.06       6.7     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260250.9      0.06       6.6     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260268.5      0.06       6.4     532.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260279.1      0.06       6.3     532.8 path/path/path/genblk1.add_in_reg[23]/D
    0:02:24  260297.0      0.06       6.1     532.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260311.6      0.06       6.1     532.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260311.6      0.06       6.0     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260316.6      0.06       6.0     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260316.6      0.06       6.0     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260322.0      0.06       6.0     532.8 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260324.6      0.06       6.0     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260332.1      0.06       5.9     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260344.3      0.06       5.8     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260346.7      0.06       5.8     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260357.6      0.06       5.8     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260377.3      0.06       5.7     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260390.1      0.06       5.6     532.8 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260410.0      0.06       5.4     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260418.3      0.06       5.3     532.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260436.1      0.06       5.3     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260442.7      0.06       5.2     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260453.6      0.06       5.1     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260462.1      0.05       5.1     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260468.3      0.05       5.0     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260481.8      0.05       4.9     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260497.3      0.05       4.8     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260503.9      0.05       4.7     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260506.0      0.05       4.7     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260511.9      0.05       4.7     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:26  260511.9      0.05       4.7     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260522.5      0.05       4.6     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260532.4      0.05       4.5     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260532.4      0.05       4.5     532.8 path/path/path/genblk1.add_in_reg[22]/D
    0:02:26  260539.5      0.05       4.4     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260550.5      0.05       4.3     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260558.4      0.05       4.3     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260569.6      0.05       4.2     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260585.8      0.05       4.1     532.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260586.4      0.05       4.1     532.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260590.6      0.05       4.1     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260591.7      0.05       4.1     532.8 path/path/path/genblk1.add_in_reg[23]/D
    0:02:27  260606.3      0.05       4.0     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260608.2      0.05       4.0     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260617.8      0.05       3.8     532.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260630.5      0.04       3.8     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260642.8      0.04       3.7     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260656.9      0.04       3.6     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260656.9      0.04       3.6     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260669.4      0.04       3.6     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260670.2      0.04       3.6     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260672.5      0.04       3.5     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260685.8      0.04       3.5     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260705.8      0.04       3.3     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260716.2      0.04       3.3     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260721.2      0.04       3.2     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260738.8      0.04       3.1     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260738.8      0.04       3.1     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260758.2      0.04       3.0     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260758.7      0.04       3.0     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260773.1      0.04       2.9     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260775.0      0.04       2.8     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260789.3      0.04       2.7     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260792.5      0.04       2.7     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260808.7      0.04       2.7     557.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:29  260811.4      0.04       2.7     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260820.2      0.03       2.6     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260820.7      0.03       2.6     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260830.6      0.03       2.5     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260841.5      0.03       2.4     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260841.5      0.03       2.4     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260850.2      0.03       2.4     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260856.6      0.03       2.3     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260861.4      0.03       2.3     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260867.5      0.03       2.2     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260880.0      0.03       2.2     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260885.6      0.03       2.1     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260894.9      0.03       2.0     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260900.8      0.03       2.0     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260907.2      0.03       1.9     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260912.2      0.03       1.9     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260921.0      0.03       1.9     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260931.4      0.02       1.8     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260939.9      0.02       1.7     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  260947.9      0.02       1.7     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260958.8      0.02       1.6     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260972.3      0.02       1.5     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260977.4      0.02       1.5     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260986.7      0.02       1.4     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260992.5      0.02       1.4     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261001.9      0.02       1.3     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261012.2      0.02       1.3     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261023.4      0.02       1.2     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261032.7      0.02       1.2     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261040.2      0.02       1.1     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261047.1      0.02       1.1     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261050.3      0.02       1.1     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261054.8      0.02       1.1     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261057.4      0.02       1.0     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261059.8      0.01       1.0     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261072.3      0.01       1.0     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261078.2      0.01       0.9     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261088.6      0.01       0.9     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261098.4      0.01       0.8     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261100.8      0.01       0.8     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261108.8      0.01       0.8     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261114.4      0.01       0.7     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261118.1      0.01       0.7     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261126.9      0.01       0.6     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261135.9      0.01       0.6     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261143.6      0.01       0.6     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261151.3      0.01       0.5     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261153.7      0.01       0.5     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261162.0      0.01       0.5     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:32  261172.4      0.01       0.5     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261181.1      0.01       0.4     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261193.6      0.01       0.4     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261204.0      0.01       0.3     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261213.3      0.01       0.3     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261222.9      0.01       0.2     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261228.8      0.01       0.2     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261229.8      0.01       0.2     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261234.1      0.01       0.2     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261242.6      0.00       0.2     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261246.6      0.00       0.1     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261254.3      0.00       0.1     557.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:33  261262.5      0.00       0.1     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261271.3      0.00       0.1     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261275.3      0.00       0.0     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261280.6      0.00       0.0     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261284.3      0.00       0.0     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261290.2      0.00       0.0     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261296.3      0.00       0.0     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261301.1      0.00       0.0     557.0                          
    0:02:34  261292.6      0.00       0.0     557.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:34  261292.6      0.00       0.0     557.0                          
    0:02:34  261102.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:34  261102.9      0.00       0.0       0.0                          
    0:02:35  261102.9      0.00       0.0       0.0                          
    0:02:40  260389.8      0.05       0.2       0.0                          
    0:02:43  260308.4      0.05       0.2       0.0                          
    0:02:44  260244.0      0.05       0.2       0.0                          
    0:02:45  260215.8      0.05       0.2       0.0                          
    0:02:45  260198.3      0.05       0.2       0.0                          
    0:02:45  260180.7      0.05       0.2       0.0                          
    0:02:46  260163.2      0.05       0.2       0.0                          
    0:02:46  260145.6      0.05       0.2       0.0                          
    0:02:46  260128.0      0.05       0.2       0.0                          
    0:02:47  260110.5      0.05       0.2       0.0                          
    0:02:47  260092.9      0.05       0.2       0.0                          
    0:02:47  260075.4      0.05       0.2       0.0                          
    0:02:47  260075.4      0.05       0.2       0.0                          
    0:02:47  260085.0      0.03       0.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:47  260085.0      0.03       0.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  260102.2      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  260110.8      0.01       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  260120.6      0.01       0.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260121.4      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:48  260129.6      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260137.6      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:48  260146.1      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:48  260154.1      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:48  260159.4      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260164.2      0.00       0.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260164.2      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260165.8      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260170.1      0.00       0.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260176.7      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  260181.5      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  260181.5      0.00       0.0       0.0                          
    0:02:50  260054.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:50  260050.4      0.06       0.4       0.0                          
    0:02:51  260073.2      0.00       0.1       0.0                          
    0:02:51  260075.9      0.00       0.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:51  260083.9      0.00       0.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  260094.5      0.00       0.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:51  260106.0      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:51  260108.9      0.00       0.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:51  260115.3      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:51  260121.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:57  260062.3      0.00       0.0       0.0                          
    0:02:58  259964.5      0.00       0.0       0.0                          
    0:02:58  259862.8      0.00       0.0       0.0                          
    0:02:59  259752.7      0.00       0.0       0.0                          
    0:02:59  259641.0      0.00       0.0       0.0                          
    0:03:00  259530.9      0.00       0.0       0.0                          
    0:03:00  259419.2      0.00       0.0       0.0                          
    0:03:01  259308.2      0.00       0.0       0.0                          
    0:03:01  259197.3      0.00       0.0       0.0                          
    0:03:02  259086.4      0.00       0.0       0.0                          
    0:03:02  258975.5      0.00       0.0       0.0                          
    0:03:03  258862.9      0.00       0.0       0.0                          
    0:03:03  258752.0      0.00       0.0       0.0                          
    0:03:04  258650.7      0.00       0.0       0.0                          
    0:03:04  258602.5      0.00       0.0       0.0                          
    0:03:04  258552.3      0.00       0.0       0.0                          
    0:03:05  258501.2      0.00       0.0       0.0                          
    0:03:05  258451.4      0.00       0.0       0.0                          
    0:03:05  258404.4      0.00       0.0       0.0                          
    0:03:06  258350.1      0.00       0.0       0.0                          
    0:03:06  258301.4      0.00       0.0       0.0                          
    0:03:06  258251.1      0.00       0.0       0.0                          
    0:03:07  258192.1      0.00       0.0       0.0                          
    0:03:07  258152.2      0.00       0.0       0.0                          
    0:03:07  258094.7      0.00       0.0       0.0                          
    0:03:07  258051.6      0.00       0.0       0.0                          
    0:03:08  257993.7      0.00       0.0       0.0                          
    0:03:08  257915.5      0.00       0.0       0.0                          
    0:03:09  257838.1      0.00       0.0       0.0                          
    0:03:09  257755.9      0.00       0.0       0.0                          
    0:03:10  257681.6      0.00       0.0       0.0                          
    0:03:10  257602.6      0.00       0.0       0.0                          
    0:03:11  257525.2      0.00       0.0       0.0                          
    0:03:11  257443.8      0.00       0.0       0.0                          
    0:03:11  257386.6      0.00       0.0       0.0                          
    0:03:12  257358.5      0.00       0.0       0.0                          
    0:03:15  257350.5      0.00       0.0       0.0                          
    0:03:16  257349.1      0.00       0.0       0.0                          
    0:03:17  257347.3      0.00       0.0       0.0                          
    0:03:17  257343.3      0.00       0.0       0.0                          
    0:03:19  257342.2      0.00       0.0       0.0                          
    0:03:20  257335.8      0.00       0.0       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:20  257305.3      0.02       0.2       0.0                          
    0:03:21  257311.9      0.01       0.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:21  257320.4      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:21  257324.4      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:03:21  257331.6      0.00       0.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:21  257335.3      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:21  257344.6      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:21  257348.1      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:42:48 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             115425.380726
Buf/Inv area:                     4865.937976
Noncombinational area:          141922.699015
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                257348.079742
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:42:59 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  78.3921 mW   (90%)
  Net Switching Power  =   8.6313 mW   (10%)
                         ---------
Total Dynamic Power    =  87.0234 mW  (100%)

Cell Leakage Power     =   5.2879 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.5026e+04        1.1095e+03        2.4222e+06        7.8554e+04  (  85.10%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.3656e+03        7.5221e+03        2.8657e+06        1.3753e+04  (  14.90%)
--------------------------------------------------------------------------------------------------
Total          7.8391e+04 uW     8.6316e+03 uW     5.2879e+06 nW     9.2307e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:42:59 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[3].path/path/add_42/A[0] (mac_b12_g1_29_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[3].path/path/add_42/U13/ZN (AND2_X1)       0.05       0.13 f
  path/genblk1[3].path/path/add_42/U71/ZN (NAND2_X1)      0.04       0.17 r
  path/genblk1[3].path/path/add_42/U67/ZN (NAND3_X1)      0.04       0.21 f
  path/genblk1[3].path/path/add_42/U76/ZN (NAND2_X1)      0.04       0.25 r
  path/genblk1[3].path/path/add_42/U46/ZN (NAND3_X1)      0.04       0.28 f
  path/genblk1[3].path/path/add_42/U50/ZN (NAND2_X1)      0.03       0.31 r
  path/genblk1[3].path/path/add_42/U53/ZN (NAND3_X1)      0.03       0.35 f
  path/genblk1[3].path/path/add_42/U1_4/CO (FA_X1)        0.09       0.44 f
  path/genblk1[3].path/path/add_42/U1_5/CO (FA_X1)        0.10       0.54 f
  path/genblk1[3].path/path/add_42/U20/ZN (NAND2_X1)      0.03       0.57 r
  path/genblk1[3].path/path/add_42/U22/ZN (NAND3_X1)      0.04       0.61 f
  path/genblk1[3].path/path/add_42/U1_7/CO (FA_X1)        0.09       0.70 f
  path/genblk1[3].path/path/add_42/U1_8/CO (FA_X1)        0.10       0.80 f
  path/genblk1[3].path/path/add_42/U63/ZN (NAND2_X1)      0.04       0.84 r
  path/genblk1[3].path/path/add_42/U47/ZN (NAND3_X1)      0.04       0.88 f
  path/genblk1[3].path/path/add_42/U83/ZN (NAND2_X1)      0.03       0.91 r
  path/genblk1[3].path/path/add_42/U86/ZN (NAND3_X1)      0.04       0.96 f
  path/genblk1[3].path/path/add_42/U4/ZN (NAND2_X1)       0.04       0.99 r
  path/genblk1[3].path/path/add_42/U6/ZN (NAND3_X1)       0.04       1.03 f
  path/genblk1[3].path/path/add_42/U1_12/CO (FA_X1)       0.10       1.13 f
  path/genblk1[3].path/path/add_42/U28/ZN (NAND2_X1)      0.03       1.16 r
  path/genblk1[3].path/path/add_42/U30/ZN (NAND3_X1)      0.04       1.20 f
  path/genblk1[3].path/path/add_42/U36/ZN (NAND2_X1)      0.03       1.24 r
  path/genblk1[3].path/path/add_42/U38/ZN (NAND3_X1)      0.04       1.27 f
  path/genblk1[3].path/path/add_42/U1_15/CO (FA_X1)       0.10       1.37 f
  path/genblk1[3].path/path/add_42/U10/ZN (NAND2_X1)      0.03       1.41 r
  path/genblk1[3].path/path/add_42/U12/ZN (NAND3_X1)      0.04       1.45 f
  path/genblk1[3].path/path/add_42/U42/ZN (NAND2_X1)      0.04       1.49 r
  path/genblk1[3].path/path/add_42/U44/ZN (NAND3_X1)      0.04       1.53 f
  path/genblk1[3].path/path/add_42/U57/ZN (NAND2_X1)      0.03       1.57 r
  path/genblk1[3].path/path/add_42/U45/ZN (NAND3_X1)      0.04       1.61 f
  path/genblk1[3].path/path/add_42/U90/ZN (NAND2_X1)      0.04       1.64 r
  path/genblk1[3].path/path/add_42/U66/ZN (NAND3_X1)      0.04       1.68 f
  path/genblk1[3].path/path/add_42/U95/ZN (NAND2_X1)      0.03       1.71 r
  path/genblk1[3].path/path/add_42/U98/ZN (NAND3_X1)      0.03       1.75 f
  path/genblk1[3].path/path/add_42/U1_21/CO (FA_X1)       0.09       1.84 f
  path/genblk1[3].path/path/add_42/U1_22/CO (FA_X1)       0.09       1.93 f
  path/genblk1[3].path/path/add_42/U80/ZN (XNOR2_X1)      0.06       1.98 f
  path/genblk1[3].path/path/add_42/SUM[23] (mac_b12_g1_29_DW01_add_0)
                                                          0.00       1.98 f
  path/genblk1[3].path/path/out[23] (mac_b12_g1_29)       0.00       1.98 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_29)
                                                          0.00       1.98 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_29)
                                                          0.00       1.98 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/U77/ZN (INV_X1)
                                                          0.03       2.01 r
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/U78/ZN (OAI22_X1)
                                                          0.03       2.04 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.10       2.10
  clock network delay (ideal)                             0.00       2.10
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       2.10 r
  library setup time                                     -0.05       2.05
  data required time                                                 2.05
  --------------------------------------------------------------------------
  data required time                                                 2.05
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
