DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "DUT"
duLibraryName "idx_fpga_lib"
duName "lk204"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1100\""
)
]
mwi 0
uid 61,0
)
(Instance
name "tester"
duLibraryName "idx_fpga_lib"
duName "lk204_tester"
elements [
]
mwi 0
uid 167,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "mock_9554_out"
elements [
]
mwi 0
uid 1300,0
)
(Instance
name "mock_lk204"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0101000\""
)
]
mwi 0
uid 1500,0
)
(Instance
name "mock_9554"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0100000\""
)
]
mwi 0
uid 1546,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb"
)
(vvPair
variable "date"
value "11/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "lk204_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "lk204_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\lk204_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:17:31"
)
(vvPair
variable "unit"
value "lk204_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 340,0
optionalChildren [
*1 (SaComponent
uid 61,0
optionalChildren [
*2 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,18625,17000,19375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "18000,18500,20000,19500"
st "F8M"
blo "18000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*3 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,19625,17000,20375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
)
xt "18000,19500,19600,20500"
st "Rst"
blo "18000,20300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Rst"
t "std_logic"
o 6
suid 2,0
)
)
)
*4 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,20625,17000,21375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
)
xt "18000,20500,23700,21500"
st "WData : (15:0)"
blo "18000,21300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 3,0
)
)
)
*5 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,21625,17000,22375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "18000,21500,23600,22500"
st "RData : (15:0)"
blo "18000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 4,0
)
)
)
*6 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,23625,17000,24375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
)
xt "18000,23500,20600,24500"
st "ExpRd"
blo "18000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 7,0
)
)
)
*7 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,24625,17000,25375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "18000,24500,20600,25500"
st "ExpWr"
blo "18000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 8,0
)
)
)
*8 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,27625,17000,28375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "18000,27500,20800,28500"
st "ExpAck"
blo "18000,28300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*9 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,22625,17000,23375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
)
xt "18000,22500,23000,23500"
st "Addr : (15:0)"
blo "18000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 10,0
)
)
)
*10 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Diamond
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,22625,28750,23375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
)
xt "23000,22500,27000,23500"
st "scl : (0:0)"
ju 2
blo "27000,23300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic_vector"
b "(0 TO 0)"
o 11
suid 11,0
)
)
)
*11 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Diamond
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,23625,28750,24375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "22800,23500,27000,24500"
st "sda : (0:0)"
ju 2
blo "27000,24300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic_vector"
b "(0 TO 0)"
o 12
suid 12,0
)
)
)
*12 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,25625,17000,26375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "18000,25500,20200,26500"
st "INTA"
blo "18000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "INTA"
t "std_ulogic"
o 5
suid 13,0
)
)
)
*13 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,26625,17000,27375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "18000,26500,20400,27500"
st "BdIntr"
blo "18000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BdIntr"
t "std_logic"
o 8
suid 14,0
)
)
)
]
shape (Rectangle
uid 62,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,18000,28000,30000"
)
oxt "15000,6000,40000,26000"
ttg (MlTextGroup
uid 63,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 64,0
va (VaSet
font "Arial,8,1"
)
xt "21200,26000,26500,27000"
st "idx_fpga_lib"
blo "21200,26800"
tm "BdLibraryNameMgr"
)
*15 (Text
uid 65,0
va (VaSet
font "Arial,8,1"
)
xt "21200,27000,23400,28000"
st "lk204"
blo "21200,27800"
tm "CptNameMgr"
)
*16 (Text
uid 66,0
va (VaSet
font "Arial,8,1"
)
xt "21200,28000,23300,29000"
st "DUT"
blo "21200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 67,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 68,0
text (MLText
uid 69,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-2500,24000,28500,24800"
st "BASE_ADDR = X\"1100\"    ( std_logic_vector(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1100\""
)
]
)
viewicon (ZoomableIcon
uid 70,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,28250,18750,29750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*17 (Net
uid 71,0
lang 11
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 1,0
)
declText (MLText
uid 72,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,47500,10200"
st "SIGNAL RData    : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (Net
uid 79,0
lang 10
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 80,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,37500,5400"
st "SIGNAL ExpAck   : std_ulogic"
)
)
*19 (Net
uid 87,0
lang 11
decl (Decl
n "scl"
t "std_logic_vector"
b "(0 TO 0)"
o 11
suid 3,0
)
declText (MLText
uid 88,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,45000,15000"
st "SIGNAL scl      : std_logic_vector(0 TO 0)"
)
)
*20 (Net
uid 95,0
lang 11
decl (Decl
n "sda"
t "std_logic_vector"
b "(0 TO 0)"
o 12
suid 4,0
)
declText (MLText
uid 96,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,45000,15800"
st "SIGNAL sda      : std_logic_vector(0 TO 0)"
)
)
*21 (Net
uid 103,0
decl (Decl
n "BdIntr"
t "std_ulogic"
o 2
suid 5,0
)
declText (MLText
uid 104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,37500,4600"
st "SIGNAL BdIntr   : std_ulogic"
)
)
*22 (Net
uid 111,0
decl (Decl
n "F8M"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 112,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,37500,7800"
st "SIGNAL F8M      : std_ulogic"
)
)
*23 (Net
uid 119,0
lang 11
decl (Decl
n "Rst"
t "std_logic"
o 9
suid 7,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37000,11800"
st "SIGNAL Rst      : std_logic"
)
)
*24 (Net
uid 127,0
lang 11
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 8,0
)
declText (MLText
uid 128,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,47500,12600"
st "SIGNAL WData    : std_logic_vector(15 DOWNTO 0)"
)
)
*25 (Net
uid 135,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 4
suid 9,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,37500,6200"
st "SIGNAL ExpRd    : std_ulogic"
)
)
*26 (Net
uid 143,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 5
suid 10,0
)
declText (MLText
uid 144,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,37500,7000"
st "SIGNAL ExpWr    : std_ulogic"
)
)
*27 (Net
uid 151,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 11,0
)
declText (MLText
uid 152,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,47500,3800"
st "SIGNAL Addr     : std_logic_vector(15 DOWNTO 0)"
)
)
*28 (Net
uid 159,0
decl (Decl
n "INTA"
t "std_ulogic"
o 7
suid 12,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,37500,8600"
st "SIGNAL INTA     : std_ulogic"
)
)
*29 (Blk
uid 167,0
shape (Rectangle
uid 168,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,19000,60000,29000"
)
oxt "62000,15000,87000,35000"
ttg (MlTextGroup
uid 169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 170,0
va (VaSet
font "Arial,8,1"
)
xt "52850,20500,58150,21500"
st "idx_fpga_lib"
blo "52850,21300"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 171,0
va (VaSet
font "Arial,8,1"
)
xt "52850,21500,57950,22500"
st "lk204_tester"
blo "52850,22300"
tm "BlkNameMgr"
)
*32 (Text
uid 172,0
va (VaSet
font "Arial,8,1"
)
xt "52850,22500,55350,23500"
st "tester"
blo "52850,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 174,0
text (MLText
uid 175,0
va (VaSet
font "Courier New,8,0"
)
xt "60850,37500,60850,37500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 176,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,27250,52750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"BdIntr"
"ExpAck"
"RData"
"Addr"
"ExpRd"
"ExpWr"
"F8M"
"INTA"
"RE"
"Rst"
"WData"
"switches"
"scl"
"sda"
"LEDs"
]
)
*33 (Grouping
uid 273,0
optionalChildren [
*34 (CommentText
uid 275,0
shape (Rectangle
uid 276,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,72000,73000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 277,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,72000,64900,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 278,0
shape (Rectangle
uid 279,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,68000,77000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 280,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,68000,76200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 281,0
shape (Rectangle
uid 282,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,70000,73000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 283,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,70000,66200,71000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 284,0
shape (Rectangle
uid 285,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,70000,56000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 286,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,70000,54300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 287,0
shape (Rectangle
uid 288,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,69000,93000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 289,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,69200,82400,70200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 290,0
shape (Rectangle
uid 291,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,68000,93000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 292,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,68000,80400,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 293,0
shape (Rectangle
uid 294,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,68000,73000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 295,0
va (VaSet
fg "32768,0,0"
)
xt "59150,68500,65850,69500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 296,0
shape (Rectangle
uid 297,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,71000,56000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 298,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,71000,54300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 299,0
shape (Rectangle
uid 300,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,72000,56000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 301,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,72000,54900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 302,0
shape (Rectangle
uid 303,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,71000,73000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 304,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,71000,66400,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 274,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "52000,68000,93000,73000"
)
oxt "14000,66000,55000,71000"
)
*44 (Net
uid 591,0
decl (Decl
n "wdata1"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 13
suid 19,0
)
declText (MLText
uid 592,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,47500,18200"
st "SIGNAL wdata1   : std_ulogic_vector(7 DOWNTO 0)"
)
)
*45 (Net
uid 1274,0
decl (Decl
n "switches"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 21,0
)
declText (MLText
uid 1275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,47000,17400"
st "SIGNAL switches : std_logic_vector(7 DOWNTO 0)"
)
)
*46 (Net
uid 1284,0
decl (Decl
n "RE"
t "std_logic"
o 16
suid 22,0
)
declText (MLText
uid 1285,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,37000,11000"
st "SIGNAL RE       : std_logic"
)
)
*47 (Net
uid 1286,0
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 23,0
i "(others => '0')"
)
declText (MLText
uid 1287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,56500,14200"
st "SIGNAL rdata1   : std_logic_vector(7 DOWNTO 0) := (others => '0')"
)
)
*48 (Net
uid 1296,0
decl (Decl
n "LEDs"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 14
suid 24,0
)
declText (MLText
uid 1297,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,47500,9400"
st "SIGNAL LEDs     : std_ulogic_vector(7 DOWNTO 0)"
)
)
*49 (Blk
uid 1300,0
shape (Rectangle
uid 1301,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "79000,46000,85000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1302,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1303,0
va (VaSet
font "Arial,8,1"
)
xt "79350,49500,84650,50500"
st "idx_fpga_lib"
blo "79350,50300"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1304,0
va (VaSet
font "Arial,8,1"
)
xt "79350,50500,85850,51500"
st "mock_9554_out"
blo "79350,51300"
tm "BlkNameMgr"
)
*52 (Text
uid 1305,0
va (VaSet
font "Arial,8,1"
)
xt "79350,51500,81150,52500"
st "U_0"
blo "79350,52300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1306,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1307,0
text (MLText
uid 1308,0
va (VaSet
font "Courier New,8,0"
)
xt "78350,62500,78350,62500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1309,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,52250,80750,53750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*53 (Net
uid 1310,0
decl (Decl
n "wdata2"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 18
suid 25,0
)
declText (MLText
uid 1311,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,47500,19000"
st "SIGNAL wdata2   : std_ulogic_vector(7 DOWNTO 0)"
)
)
*54 (Net
uid 1398,0
decl (Decl
n "WE"
t "std_logic"
o 20
suid 29,0
)
declText (MLText
uid 1399,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37000,13400"
st "SIGNAL WE       : std_logic"
)
)
*55 (Net
uid 1406,0
decl (Decl
n "start"
t "std_ulogic"
o 20
suid 30,0
)
declText (MLText
uid 1407,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,37500,16600"
st "SIGNAL start    : std_ulogic"
)
)
*56 (SaComponent
uid 1500,0
optionalChildren [
*57 (CptPort
uid 1464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 1466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1467,0
va (VaSet
font "arial,8,0"
)
xt "16000,45500,17300,46500"
st "clk"
blo "16000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*58 (CptPort
uid 1468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 1470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1471,0
va (VaSet
font "arial,8,0"
)
xt "16000,46500,17300,47500"
st "rst"
blo "16000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*59 (CptPort
uid 1472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 1474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1475,0
va (VaSet
font "arial,8,0"
)
xt "16000,44500,17400,45500"
st "scl"
blo "16000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*60 (CptPort
uid 1476,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1477,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 1478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1479,0
va (VaSet
font "arial,8,0"
)
xt "16000,43500,17600,44500"
st "sda"
blo "16000,44300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*61 (CptPort
uid 1480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,43625,28750,44375"
)
tg (CPTG
uid 1482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1483,0
va (VaSet
font "arial,8,0"
)
xt "22100,43500,27000,44500"
st "wdata : (7:0)"
ju 2
blo "27000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*62 (CptPort
uid 1484,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,46625,28750,47375"
)
tg (CPTG
uid 1486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1487,0
va (VaSet
font "arial,8,0"
)
xt "25500,46500,27000,47500"
st "RE"
ju 2
blo "27000,47300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*63 (CptPort
uid 1488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,45625,28750,46375"
)
tg (CPTG
uid 1490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1491,0
va (VaSet
font "arial,8,0"
)
xt "22300,45500,27000,46500"
st "rdata : (7:0)"
ju 2
blo "27000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*64 (CptPort
uid 1492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,47625,28750,48375"
)
tg (CPTG
uid 1494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1495,0
va (VaSet
font "arial,8,0"
)
xt "25100,47500,27000,48500"
st "start"
ju 2
blo "27000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*65 (CptPort
uid 1496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,44625,28750,45375"
)
tg (CPTG
uid 1498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1499,0
va (VaSet
font "arial,8,0"
)
xt "25400,44500,27000,45500"
st "WE"
ju 2
blo "27000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1501,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,43000,28000,50000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1502,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 1503,0
va (VaSet
font "arial,8,1"
)
xt "17200,47000,22500,48000"
st "idx_fpga_lib"
blo "17200,47800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 1504,0
va (VaSet
font "arial,8,1"
)
xt "17200,48000,20900,49000"
st "i2c_slave"
blo "17200,48800"
tm "CptNameMgr"
)
*68 (Text
uid 1505,0
va (VaSet
font "arial,8,1"
)
xt "17200,49000,22200,50000"
st "mock_lk204"
blo "17200,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1506,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1507,0
text (MLText
uid 1508,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,42200,46000,43000"
st "I2C_ADDR = \"0101000\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0101000\""
)
]
)
viewicon (ZoomableIcon
uid 1509,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,48250,16750,49750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*69 (SaComponent
uid 1546,0
optionalChildren [
*70 (CptPort
uid 1510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,48625,46000,49375"
)
tg (CPTG
uid 1512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1513,0
va (VaSet
font "arial,8,0"
)
xt "47000,48500,48300,49500"
st "clk"
blo "47000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*71 (CptPort
uid 1514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,49625,46000,50375"
)
tg (CPTG
uid 1516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1517,0
va (VaSet
font "arial,8,0"
)
xt "47000,49500,48300,50500"
st "rst"
blo "47000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*72 (CptPort
uid 1518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,47625,46000,48375"
)
tg (CPTG
uid 1520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1521,0
va (VaSet
font "arial,8,0"
)
xt "47000,47500,48400,48500"
st "scl"
blo "47000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*73 (CptPort
uid 1522,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,46625,46000,47375"
)
tg (CPTG
uid 1524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1525,0
va (VaSet
font "arial,8,0"
)
xt "47000,46500,48600,47500"
st "sda"
blo "47000,47300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*74 (CptPort
uid 1526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,46625,59750,47375"
)
tg (CPTG
uid 1528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1529,0
va (VaSet
font "arial,8,0"
)
xt "53100,46500,58000,47500"
st "wdata : (7:0)"
ju 2
blo "58000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*75 (CptPort
uid 1530,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,49625,59750,50375"
)
tg (CPTG
uid 1532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1533,0
va (VaSet
font "arial,8,0"
)
xt "56500,49500,58000,50500"
st "RE"
ju 2
blo "58000,50300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*76 (CptPort
uid 1534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,48625,59750,49375"
)
tg (CPTG
uid 1536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1537,0
va (VaSet
font "arial,8,0"
)
xt "53300,48500,58000,49500"
st "rdata : (7:0)"
ju 2
blo "58000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*77 (CptPort
uid 1538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,50625,59750,51375"
)
tg (CPTG
uid 1540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1541,0
va (VaSet
font "arial,8,0"
)
xt "56100,50500,58000,51500"
st "start"
ju 2
blo "58000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*78 (CptPort
uid 1542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,47625,59750,48375"
)
tg (CPTG
uid 1544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1545,0
va (VaSet
font "arial,8,0"
)
xt "56400,47500,58000,48500"
st "WE"
ju 2
blo "58000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 1547,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,46000,59000,53000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 1548,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 1549,0
va (VaSet
font "arial,8,1"
)
xt "48200,50000,53500,51000"
st "idx_fpga_lib"
blo "48200,50800"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 1550,0
va (VaSet
font "arial,8,1"
)
xt "48200,51000,51900,52000"
st "i2c_slave"
blo "48200,51800"
tm "CptNameMgr"
)
*81 (Text
uid 1551,0
va (VaSet
font "arial,8,1"
)
xt "48200,52000,52600,53000"
st "mock_9554"
blo "48200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1552,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1553,0
text (MLText
uid 1554,0
va (VaSet
font "Courier New,8,0"
)
xt "46000,45200,77000,46000"
st "I2C_ADDR = \"0100000\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"0100000\""
)
]
)
viewicon (ZoomableIcon
uid 1555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,51250,47750,52750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*82 (Wire
uid 73,0
shape (OrthoPolyLine
uid 74,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,22000,16250,22000"
pts [
"16250,22000"
"8000,22000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78,0
va (VaSet
)
xt "9000,21000,14600,22000"
st "RData : (15:0)"
blo "9000,21800"
tm "WireNameMgr"
)
)
on &17
)
*83 (Wire
uid 81,0
shape (OrthoPolyLine
uid 82,0
va (VaSet
vasetType 3
)
xt "8000,28000,16250,28000"
pts [
"16250,28000"
"8000,28000"
]
)
start &8
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 85,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "9000,27000,11800,28000"
st "ExpAck"
blo "9000,27800"
tm "WireNameMgr"
)
)
on &18
)
*84 (Wire
uid 89,0
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,23000,35000,23000"
pts [
"28750,23000"
"35000,23000"
]
)
start &10
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "30000,22000,34000,23000"
st "scl : (0:0)"
blo "30000,22800"
tm "WireNameMgr"
)
)
on &19
)
*85 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,24000,35000,24000"
pts [
"28750,24000"
"35000,24000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
)
xt "30000,23000,34200,24000"
st "sda : (0:0)"
blo "30000,23800"
tm "WireNameMgr"
)
)
on &20
)
*86 (Wire
uid 105,0
shape (OrthoPolyLine
uid 106,0
va (VaSet
vasetType 3
)
xt "8000,27000,16250,27000"
pts [
"16250,27000"
"8000,27000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 110,0
va (VaSet
)
xt "9000,26000,11400,27000"
st "BdIntr"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &21
)
*87 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "8000,19000,16250,19000"
pts [
"8000,19000"
"16250,19000"
]
)
end &2
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
)
xt "9000,18000,11000,19000"
st "F8M"
blo "9000,18800"
tm "WireNameMgr"
)
)
on &22
)
*88 (Wire
uid 121,0
shape (OrthoPolyLine
uid 122,0
va (VaSet
vasetType 3
)
xt "8000,20000,16250,20000"
pts [
"8000,20000"
"16250,20000"
]
)
end &3
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "9000,19000,10600,20000"
st "Rst"
blo "9000,19800"
tm "WireNameMgr"
)
)
on &23
)
*89 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,21000,16250,21000"
pts [
"8000,21000"
"16250,21000"
]
)
end &4
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "9000,20000,14700,21000"
st "WData : (15:0)"
blo "9000,20800"
tm "WireNameMgr"
)
)
on &24
)
*90 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
)
xt "8000,24000,16250,24000"
pts [
"8000,24000"
"16250,24000"
]
)
end &6
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "9000,23000,11600,24000"
st "ExpRd"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &25
)
*91 (Wire
uid 145,0
shape (OrthoPolyLine
uid 146,0
va (VaSet
vasetType 3
)
xt "8000,25000,16250,25000"
pts [
"8000,25000"
"16250,25000"
]
)
end &7
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "9000,24000,11600,25000"
st "ExpWr"
blo "9000,24800"
tm "WireNameMgr"
)
)
on &26
)
*92 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,23000,16250,23000"
pts [
"8000,23000"
"16250,23000"
]
)
end &9
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
)
xt "9000,22000,14000,23000"
st "Addr : (15:0)"
blo "9000,22800"
tm "WireNameMgr"
)
)
on &27
)
*93 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "8000,26000,16250,26000"
pts [
"8000,26000"
"16250,26000"
]
)
end &12
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "9000,25000,11200,26000"
st "INTA"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &28
)
*94 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
)
xt "42000,23000,51000,23000"
pts [
"42000,23000"
"51000,23000"
]
)
end &29
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "43000,22000,45600,23000"
st "ExpRd"
blo "43000,22800"
tm "WireNameMgr"
)
)
on &25
)
*95 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,24000,69000,24000"
pts [
"60000,24000"
"69000,24000"
]
)
start &29
sat 4
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "61000,23000,65200,24000"
st "sda : (0:0)"
blo "61000,23800"
tm "WireNameMgr"
)
)
on &20
)
*96 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,22000,51000,22000"
pts [
"42000,22000"
"51000,22000"
]
)
end &29
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
)
xt "43000,21000,48700,22000"
st "WData : (15:0)"
blo "43000,21800"
tm "WireNameMgr"
)
)
on &24
)
*97 (Wire
uid 201,0
shape (OrthoPolyLine
uid 202,0
va (VaSet
vasetType 3
)
xt "42000,24000,51000,24000"
pts [
"42000,24000"
"51000,24000"
]
)
end &29
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
)
xt "43000,23000,45600,24000"
st "ExpWr"
blo "43000,23800"
tm "WireNameMgr"
)
)
on &26
)
*98 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
)
xt "42000,21000,51000,21000"
pts [
"42000,21000"
"51000,21000"
]
)
end &29
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "43000,20000,44600,21000"
st "Rst"
blo "43000,20800"
tm "WireNameMgr"
)
)
on &23
)
*99 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,20000,69000,20000"
pts [
"60000,20000"
"69000,20000"
]
)
start &29
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "61000,19000,66600,20000"
st "RData : (15:0)"
blo "61000,19800"
tm "WireNameMgr"
)
)
on &17
)
*100 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "42000,26000,51000,26000"
pts [
"42000,26000"
"51000,26000"
]
)
end &29
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "43000,25000,45200,26000"
st "INTA"
blo "43000,25800"
tm "WireNameMgr"
)
)
on &28
)
*101 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,23000,69000,23000"
pts [
"60000,23000"
"69000,23000"
]
)
start &29
sat 4
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
)
xt "61000,22000,65000,23000"
st "scl : (0:0)"
blo "61000,22800"
tm "WireNameMgr"
)
)
on &19
)
*102 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
)
xt "60000,22000,69000,22000"
pts [
"60000,22000"
"69000,22000"
]
)
start &29
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "61000,21000,63800,22000"
st "ExpAck"
blo "61000,21800"
tm "WireNameMgr"
)
)
on &18
)
*103 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
)
xt "60000,25000,69000,25000"
pts [
"60000,25000"
"69000,25000"
]
)
start &29
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "61000,24000,63400,25000"
st "BdIntr"
blo "61000,24800"
tm "WireNameMgr"
)
)
on &21
)
*104 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "42000,20000,51000,20000"
pts [
"42000,20000"
"51000,20000"
]
)
end &29
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
)
xt "43000,19000,45000,20000"
st "F8M"
blo "43000,19800"
tm "WireNameMgr"
)
)
on &22
)
*105 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,25000,51000,25000"
pts [
"42000,25000"
"51000,25000"
]
)
end &29
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
)
xt "43000,24000,48000,25000"
st "Addr : (15:0)"
blo "43000,24800"
tm "WireNameMgr"
)
)
on &27
)
*106 (Wire
uid 531,0
shape (OrthoPolyLine
uid 532,0
va (VaSet
vasetType 3
)
xt "9000,44000,14250,44000"
pts [
"14250,44000"
"9000,44000"
]
)
start &60
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
va (VaSet
)
xt "10000,43000,15200,44000"
st "sda(0) : (0:0)"
blo "10000,43800"
tm "WireNameMgr"
)
)
on &20
)
*107 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "9000,45000,14250,45000"
pts [
"14250,45000"
"9000,45000"
]
)
start &59
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "10000,44000,15000,45000"
st "scl(0) : (0:0)"
blo "10000,44800"
tm "WireNameMgr"
)
)
on &19
)
*108 (Wire
uid 545,0
shape (OrthoPolyLine
uid 546,0
va (VaSet
vasetType 3
)
xt "41000,48000,45250,48000"
pts [
"41000,48000"
"45250,48000"
]
)
end &72
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 548,0
va (VaSet
)
xt "42000,47000,44400,48000"
st "scl(0)"
blo "42000,47800"
tm "WireNameMgr"
)
)
on &19
)
*109 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "41000,47000,45250,47000"
pts [
"41000,47000"
"45250,47000"
]
)
end &73
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "42000,46000,44600,47000"
st "sda(0)"
blo "42000,46800"
tm "WireNameMgr"
)
)
on &20
)
*110 (Wire
uid 559,0
shape (OrthoPolyLine
uid 560,0
va (VaSet
vasetType 3
)
xt "9000,46000,14250,46000"
pts [
"14250,46000"
"9000,46000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 564,0
va (VaSet
)
xt "10000,45000,12000,46000"
st "F8M"
blo "10000,45800"
tm "WireNameMgr"
)
)
on &22
)
*111 (Wire
uid 567,0
shape (OrthoPolyLine
uid 568,0
va (VaSet
vasetType 3
)
xt "9000,47000,14250,47000"
pts [
"14250,47000"
"9000,47000"
]
)
start &58
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
)
xt "10000,46000,11600,47000"
st "Rst"
blo "10000,46800"
tm "WireNameMgr"
)
)
on &23
)
*112 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "41000,49000,45250,49000"
pts [
"45250,49000"
"41000,49000"
]
)
start &70
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "42000,48000,44000,49000"
st "F8M"
blo "42000,48800"
tm "WireNameMgr"
)
)
on &22
)
*113 (Wire
uid 585,0
shape (OrthoPolyLine
uid 586,0
va (VaSet
vasetType 3
)
xt "41000,50000,45250,50000"
pts [
"45250,50000"
"41000,50000"
]
)
start &71
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
)
xt "42250,49000,43850,50000"
st "Rst"
blo "42250,49800"
tm "WireNameMgr"
)
)
on &23
)
*114 (Wire
uid 593,0
shape (OrthoPolyLine
uid 594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,44000,38000,44000"
pts [
"28750,44000"
"38000,44000"
]
)
start &61
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
)
xt "32000,43000,37300,44000"
st "wdata1 : (7:0)"
blo "32000,43800"
tm "WireNameMgr"
)
)
on &44
)
*115 (Wire
uid 601,0
shape (OrthoPolyLine
uid 602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,28000,87000,48000"
pts [
"85000,48000"
"87000,48000"
"87000,28000"
"60000,28000"
]
)
start &49
end &29
sat 2
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 606,0
va (VaSet
)
xt "77000,27000,81900,28000"
st "LEDs : (7:0)"
blo "77000,27800"
tm "WireNameMgr"
)
)
on &48
)
*116 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,27000,72000,49000"
pts [
"59750,49000"
"72000,49000"
"72000,27000"
"60000,27000"
]
)
start &76
end &29
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "61750,48000,67650,49000"
st "switches : (7:0)"
blo "61750,48800"
tm "WireNameMgr"
)
)
on &45
)
*117 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "59750,26000,73000,50000"
pts [
"59750,50000"
"73000,50000"
"73000,26000"
"60000,26000"
]
)
start &75
end &29
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1283,0
va (VaSet
)
xt "61750,49000,63250,50000"
st "RE"
blo "61750,49800"
tm "WireNameMgr"
)
)
on &46
)
*118 (Wire
uid 1288,0
shape (OrthoPolyLine
uid 1289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,46000,38000,46000"
pts [
"28750,46000"
"38000,46000"
]
)
start &63
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
)
xt "32000,45000,37100,46000"
st "rdata1 : (7:0)"
blo "32000,45800"
tm "WireNameMgr"
)
t (Text
va (VaSet
)
xt "32000,46000,37700,47000"
st "(others => '0')"
blo "32000,46800"
tm "InitValueDelayMgr"
)
)
on &47
)
*119 (Wire
uid 1312,0
shape (OrthoPolyLine
uid 1313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59750,47000,79000,47000"
pts [
"59750,47000"
"79000,47000"
]
)
start &74
end &49
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 1316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1317,0
ro 270
va (VaSet
)
xt "58750,41000,59750,46300"
st "wdata2 : (7:0)"
blo "59550,46300"
tm "WireNameMgr"
)
)
on &53
)
*120 (Wire
uid 1320,0
shape (OrthoPolyLine
uid 1321,0
va (VaSet
vasetType 3
)
xt "75000,51000,79000,51000"
pts [
"75000,51000"
"79000,51000"
]
)
end &49
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1327,0
va (VaSet
)
xt "76000,50000,78000,51000"
st "F8M"
blo "76000,50800"
tm "WireNameMgr"
)
)
on &22
)
*121 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "75000,52000,79000,52000"
pts [
"75000,52000"
"79000,52000"
]
)
end &49
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1337,0
va (VaSet
)
xt "76000,51000,77600,52000"
st "Rst"
blo "76000,51800"
tm "WireNameMgr"
)
)
on &23
)
*122 (Wire
uid 1400,0
shape (OrthoPolyLine
uid 1401,0
va (VaSet
vasetType 3
)
xt "59750,48000,79000,48000"
pts [
"59750,48000"
"79000,48000"
]
)
start &78
end &49
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1405,0
va (VaSet
)
xt "61750,47000,63350,48000"
st "WE"
blo "61750,47800"
tm "WireNameMgr"
)
)
on &54
)
*123 (Wire
uid 1408,0
shape (OrthoPolyLine
uid 1409,0
va (VaSet
vasetType 3
)
xt "59750,49000,79000,51000"
pts [
"59750,51000"
"74000,51000"
"74000,49000"
"79000,49000"
]
)
start &77
end &49
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1413,0
va (VaSet
)
xt "61750,50000,63650,51000"
st "start"
blo "61750,50800"
tm "WireNameMgr"
)
)
on &55
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *124 (PackageList
uid 329,0
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 330,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*126 (MLText
uid 331,0
va (VaSet
)
xt "0,1000,12900,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 332,0
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 333,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*128 (Text
uid 334,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*129 (MLText
uid 335,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*130 (Text
uid 336,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*131 (MLText
uid 337,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*132 (Text
uid 338,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*133 (MLText
uid 339,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "64,51,1085,741"
viewArea "52886,40149,95476,67425"
cachedDiagramExtent "-2500,0,93000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 1555,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*145 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*147 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*148 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*150 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*152 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*154 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *155 (LEmptyRow
)
uid 342,0
optionalChildren [
*156 (RefLabelRowHdr
)
*157 (TitleRowHdr
)
*158 (FilterRowHdr
)
*159 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*160 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*161 (GroupColHdr
tm "GroupColHdrMgr"
)
*162 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*163 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*164 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*165 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*166 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*167 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*168 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 1,0
)
)
uid 305,0
)
*169 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 307,0
)
*170 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scl"
t "std_logic_vector"
b "(0 TO 0)"
o 11
suid 3,0
)
)
uid 309,0
)
*171 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sda"
t "std_logic_vector"
b "(0 TO 0)"
o 12
suid 4,0
)
)
uid 311,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdIntr"
t "std_ulogic"
o 2
suid 5,0
)
)
uid 313,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 315,0
)
*174 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Rst"
t "std_logic"
o 9
suid 7,0
)
)
uid 317,0
)
*175 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 8,0
)
)
uid 319,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 4
suid 9,0
)
)
uid 321,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 5
suid 10,0
)
)
uid 323,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 11,0
)
)
uid 325,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTA"
t "std_ulogic"
o 7
suid 12,0
)
)
uid 327,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata1"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 13
suid 19,0
)
)
uid 607,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switches"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 21,0
)
)
uid 1262,0
scheme 0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RE"
t "std_logic"
o 16
suid 22,0
)
)
uid 1264,0
scheme 0
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 23,0
i "(others => '0')"
)
)
uid 1294,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LEDs"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 14
suid 24,0
)
)
uid 1298,0
)
*185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata2"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 18
suid 25,0
)
)
uid 1348,0
)
*186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WE"
t "std_logic"
o 20
suid 29,0
)
)
uid 1460,0
)
*187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_ulogic"
o 20
suid 30,0
)
)
uid 1462,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 355,0
optionalChildren [
*188 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *189 (MRCItem
litem &155
pos 20
dimension 20
)
uid 357,0
optionalChildren [
*190 (MRCItem
litem &156
pos 0
dimension 20
uid 358,0
)
*191 (MRCItem
litem &157
pos 1
dimension 23
uid 359,0
)
*192 (MRCItem
litem &158
pos 2
hidden 1
dimension 20
uid 360,0
)
*193 (MRCItem
litem &168
pos 0
dimension 20
uid 306,0
)
*194 (MRCItem
litem &169
pos 1
dimension 20
uid 308,0
)
*195 (MRCItem
litem &170
pos 2
dimension 20
uid 310,0
)
*196 (MRCItem
litem &171
pos 3
dimension 20
uid 312,0
)
*197 (MRCItem
litem &172
pos 4
dimension 20
uid 314,0
)
*198 (MRCItem
litem &173
pos 5
dimension 20
uid 316,0
)
*199 (MRCItem
litem &174
pos 6
dimension 20
uid 318,0
)
*200 (MRCItem
litem &175
pos 7
dimension 20
uid 320,0
)
*201 (MRCItem
litem &176
pos 8
dimension 20
uid 322,0
)
*202 (MRCItem
litem &177
pos 9
dimension 20
uid 324,0
)
*203 (MRCItem
litem &178
pos 10
dimension 20
uid 326,0
)
*204 (MRCItem
litem &179
pos 11
dimension 20
uid 328,0
)
*205 (MRCItem
litem &180
pos 12
dimension 20
uid 608,0
)
*206 (MRCItem
litem &181
pos 13
dimension 20
uid 1263,0
)
*207 (MRCItem
litem &182
pos 14
dimension 20
uid 1265,0
)
*208 (MRCItem
litem &183
pos 15
dimension 20
uid 1295,0
)
*209 (MRCItem
litem &184
pos 16
dimension 20
uid 1299,0
)
*210 (MRCItem
litem &185
pos 17
dimension 20
uid 1349,0
)
*211 (MRCItem
litem &186
pos 18
dimension 20
uid 1461,0
)
*212 (MRCItem
litem &187
pos 19
dimension 20
uid 1463,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 361,0
optionalChildren [
*213 (MRCItem
litem &159
pos 0
dimension 20
uid 362,0
)
*214 (MRCItem
litem &161
pos 1
dimension 50
uid 363,0
)
*215 (MRCItem
litem &162
pos 2
dimension 100
uid 364,0
)
*216 (MRCItem
litem &163
pos 3
dimension 50
uid 365,0
)
*217 (MRCItem
litem &164
pos 4
dimension 100
uid 366,0
)
*218 (MRCItem
litem &165
pos 5
dimension 100
uid 367,0
)
*219 (MRCItem
litem &166
pos 6
dimension 50
uid 368,0
)
*220 (MRCItem
litem &167
pos 7
dimension 80
uid 369,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 356,0
vaOverrides [
]
)
]
)
uid 341,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *221 (LEmptyRow
)
uid 371,0
optionalChildren [
*222 (RefLabelRowHdr
)
*223 (TitleRowHdr
)
*224 (FilterRowHdr
)
*225 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*226 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*227 (GroupColHdr
tm "GroupColHdrMgr"
)
*228 (NameColHdr
tm "GenericNameColHdrMgr"
)
*229 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*230 (InitColHdr
tm "GenericValueColHdrMgr"
)
*231 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*232 (EolColHdr
tm "GenericEolColHdrMgr"
)
*233 (LogGeneric
generic (GiElement
name "FIFO_WIDTH"
type "integer range 14 DOWNTO 1"
value "8"
)
uid 9,0
)
*234 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1100\""
)
uid 11,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 383,0
optionalChildren [
*235 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *236 (MRCItem
litem &221
pos 2
dimension 20
)
uid 385,0
optionalChildren [
*237 (MRCItem
litem &222
pos 0
dimension 20
uid 386,0
)
*238 (MRCItem
litem &223
pos 1
dimension 23
uid 387,0
)
*239 (MRCItem
litem &224
pos 2
hidden 1
dimension 20
uid 388,0
)
*240 (MRCItem
litem &233
pos 0
dimension 20
uid 10,0
)
*241 (MRCItem
litem &234
pos 1
dimension 20
uid 12,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 389,0
optionalChildren [
*242 (MRCItem
litem &225
pos 0
dimension 20
uid 390,0
)
*243 (MRCItem
litem &227
pos 1
dimension 50
uid 391,0
)
*244 (MRCItem
litem &228
pos 2
dimension 100
uid 392,0
)
*245 (MRCItem
litem &229
pos 3
dimension 100
uid 393,0
)
*246 (MRCItem
litem &230
pos 4
dimension 50
uid 394,0
)
*247 (MRCItem
litem &231
pos 5
dimension 50
uid 395,0
)
*248 (MRCItem
litem &232
pos 6
dimension 80
uid 396,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 384,0
vaOverrides [
]
)
]
)
uid 370,0
type 1
)
activeModelName "BlockDiag"
)
