{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1545730748251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1545730748251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 16:39:08 2018 " "Processing started: Tue Dec 25 16:39:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1545730748251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1545730748251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1545730748251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1545730748838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Control.v(5) " "Verilog HDL Declaration information at Control.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730748980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk ALU.v(5) " "Verilog HDL Declaration information at ALU.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730748983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Register.v(5) " "Verilog HDL Declaration information at Register.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Register.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730748987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Memory.v(5) " "Verilog HDL Declaration information at Memory.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Memory.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730748990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk Intruction.v(5) " "Verilog HDL Declaration information at Intruction.v(5): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730748994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intruction.v 1 1 " "Found 1 design units, including 1 entities, in source file intruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Intruction " "Found entity 1: Intruction" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Control " "Found entity 1: TestB_Control" {  } { { "TestB_Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730748998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730748998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Register " "Found entity 1: TestB_Register" {  } { { "TestB_Register.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_Instruction " "Found entity 1: TestB_Instruction" {  } { { "TestB_Instruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_Instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Write_Data Write_data MCU_8bit.v(16) " "Verilog HDL Declaration information at MCU_8bit.v(16): object \"Write_Data\" differs only in case from object \"Write_data\" in the same scope" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730749009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemToReg MemtoReg MCU_8bit.v(9) " "Verilog HDL Declaration information at MCU_8bit.v(9): object \"MemToReg\" differs only in case from object \"MemtoReg\" in the same scope" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1545730749009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU_8bit " "Found entity 1: MCU_8bit" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_MCU " "Found entity 1: TestB_MCU" {  } { { "TestB_MCU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_MCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestB_PC " "Found entity 1: TestB_PC" {  } { { "TestB_PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_clk " "Found entity 1: Cnt_clk" {  } { { "Cnt_clk.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Cnt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749019 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1545730749022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1545730749022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1545730749022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cnt TestB_PC.v(7) " "Verilog HDL Implicit Net warning at TestB_PC.v(7): created implicit net for \"Cnt\"" {  } { { "TestB_PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/TestB_PC.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1545730749022 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PC PC.v(7) " "Verilog HDL Parameter Declaration warning at PC.v(7): Parameter Declaration in module \"PC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PC.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/PC.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730749023 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control Control.v(21) " "Verilog HDL Parameter Declaration warning at Control.v(21): Parameter Declaration in module \"Control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730749023 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control Control.v(23) " "Verilog HDL Parameter Declaration warning at Control.v(23): Parameter Declaration in module \"Control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730749023 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(7) " "Verilog HDL Parameter Declaration warning at ALU.v(7): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730749025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(16) " "Verilog HDL Parameter Declaration warning at ALU.v(16): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1545730749025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_8bit " "Elaborating entity \"MCU_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1545730749202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_clk Cnt_clk:cnt_clk1 " "Elaborating entity \"Cnt_clk\" for hierarchy \"Cnt_clk:cnt_clk1\"" {  } { { "MCU_8bit.v" "cnt_clk1" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cnt_clk.v(18) " "Verilog HDL assignment warning at Cnt_clk.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Cnt_clk.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Cnt_clk.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1545730749241 "|MCU_8bit|Cnt_clk:cnt_clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MCU_8bit.v" "pc" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Intruction Intruction:Instr " "Elaborating entity \"Intruction\" for hierarchy \"Intruction:Instr\"" {  } { { "MCU_8bit.v" "Instr" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749312 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 17 Intruction.v(19) " "Verilog HDL warning at Intruction.v(19): number of words (1) in memory file does not match the number of elements in the address range \[0:17\]" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1545730749313 "|MCU_8bit|Intruction:Instr"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "INS_REGISTER Intruction.v(18) " "Verilog HDL warning at Intruction.v(18): initial value for variable INS_REGISTER should be constant" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1545730749313 "|MCU_8bit|Intruction:Instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INS_REGISTER 0 Intruction.v(16) " "Net \"INS_REGISTER\" at Intruction.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Intruction.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1545730749315 "|MCU_8bit|Intruction:Instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control " "Elaborating entity \"Control\" for hierarchy \"Control:Control\"" {  } { { "MCU_8bit.v" "Control" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_END Control.v(22) " "Verilog HDL or VHDL warning at Control.v(22): object \"STATUS_END\" assigned a value but never read" {  } { { "Control.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1545730749421 "|MCU_8bit|Control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Reg " "Elaborating entity \"Register\" for hierarchy \"Register:Reg\"" {  } { { "MCU_8bit.v" "Reg" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "MCU_8bit.v" "alu" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749435 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flag\[2..1\] ALU.v(15) " "Output port \"flag\[2..1\]\" at ALU.v(15) has no driver" {  } { { "ALU.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1545730749449 "|MCU_8bit|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "MCU_8bit.v" "mem" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:ALU_IN1 " "Elaborating entity \"Mux\" for hierarchy \"Mux:ALU_IN1\"" {  } { { "MCU_8bit.v" "ALU_IN1" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:RegDst " "Elaborating entity \"Mux\" for hierarchy \"Mux:RegDst\"" {  } { { "MCU_8bit.v" "RegDst" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1545730749498 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[7\] " "Net \"Write_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[6\] " "Net \"Write_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[5\] " "Net \"Write_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[4\] " "Net \"Write_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[7\] " "Net \"Write_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[6\] " "Net \"Write_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[5\] " "Net \"Write_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[4\] " "Net \"Write_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[7\] " "Net \"Write_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[6\] " "Net \"Write_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[5\] " "Net \"Write_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[4\] " "Net \"Write_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749610 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749610 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[17\] " "Net \"Data_Addr\[17\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[17\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[16\] " "Net \"Data_Addr\[16\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[16\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[15\] " "Net \"Data_Addr\[15\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[15\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[14\] " "Net \"Data_Addr\[14\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[14\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[13\] " "Net \"Data_Addr\[13\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[13\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[12\] " "Net \"Data_Addr\[12\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[12\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[11\] " "Net \"Data_Addr\[11\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[11\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[10\] " "Net \"Data_Addr\[10\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[10\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[9\] " "Net \"Data_Addr\[9\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[9\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[8\] " "Net \"Data_Addr\[8\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[8\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[7\] " "Net \"Data_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[6\] " "Net \"Data_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[5\] " "Net \"Data_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[4\] " "Net \"Data_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[7\] " "Net \"Write_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[6\] " "Net \"Write_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[5\] " "Net \"Write_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[4\] " "Net \"Write_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749611 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[17\] " "Net \"Data_Addr\[17\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[17\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[16\] " "Net \"Data_Addr\[16\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[16\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[15\] " "Net \"Data_Addr\[15\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[15\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[14\] " "Net \"Data_Addr\[14\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[14\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[13\] " "Net \"Data_Addr\[13\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[13\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[12\] " "Net \"Data_Addr\[12\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[12\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[11\] " "Net \"Data_Addr\[11\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[11\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[10\] " "Net \"Data_Addr\[10\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[10\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[9\] " "Net \"Data_Addr\[9\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[9\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[8\] " "Net \"Data_Addr\[8\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[8\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[7\] " "Net \"Data_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[6\] " "Net \"Data_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[5\] " "Net \"Data_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Data_Addr\[4\] " "Net \"Data_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Data_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[7\] " "Net \"Write_Addr\[7\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[7\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[6\] " "Net \"Write_Addr\[6\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[6\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[5\] " "Net \"Write_Addr\[5\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[5\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_Addr\[4\] " "Net \"Write_Addr\[4\]\" is missing source, defaulting to GND" {  } { { "MCU_8bit.v" "Write_Addr\[4\]" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1545730749613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1545730750811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg " "Generated suppressed messages file E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1545730751116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1545730751509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1545730751509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1545730751668 "|MCU_8bit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MCU_8bit.v" "" { Text "E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1545730751668 "|MCU_8bit|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1545730751668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1545730751669 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1545730751669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1545730751669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1545730751780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 16:39:11 2018 " "Processing ended: Tue Dec 25 16:39:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1545730751780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1545730751780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1545730751780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1545730751780 ""}
