Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 22:16:21 2023
| Host         : DESKTOP-S40PLRF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file watch_main_timing_summary_routed.rpt -pb watch_main_timing_summary_routed.pb -rpx watch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : watch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    18          
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cd1/COUNT_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.950        0.000                      0                   57        0.250        0.000                      0                   57        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.950        0.000                      0                   57        0.250        0.000                      0                   57        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg1_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.825ns (31.780%)  route 3.918ns (68.220%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 f  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 f  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.994     7.328    uc1/seg2[3]_P_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.354     7.682 f  uc1/seg2[3]_P_i_12/O
                         net (fo=1, routed)           0.776     8.458    uc1/seg2[3]_P_i_12_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.352     8.810 f  uc1/seg2[3]_P_i_3/O
                         net (fo=3, routed)           0.577     9.387    uc1/seg2[3]_P_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I5_O)        0.332     9.719 r  uc1/seg1[3]_C_i_2/O
                         net (fo=2, routed)           0.486    10.204    uc1/seg1[3]_C_i_2_n_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.119    10.323 r  uc1/seg1[3]_P_i_1/O
                         net (fo=1, routed)           0.501    10.824    uc1/seg1[3]_P_i_1_n_0
    SLICE_X54Y35         FDPE                                         r  uc1/seg1_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    uc1/clk_IBUF_BUFG
    SLICE_X54Y35         FDPE                                         r  uc1/seg1_reg[3]_P/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y35         FDPE (Setup_fdpe_C_D)       -0.239    14.774    uc1/seg1_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 cd1/COUNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg3_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.076ns (18.394%)  route 4.774ns (81.606%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    cd1/clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  cd1/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  cd1/COUNT_reg[14]/Q
                         net (fo=4, routed)           0.971     6.511    cd1/CLK
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  cd1/seg0[2]_i_8/O
                         net (fo=3, routed)           0.832     7.467    cd1/seg0[2]_i_8_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.591 r  cd1/seg0[2]_i_2/O
                         net (fo=18, routed)          1.145     8.737    uc1/seg0_reg[2]_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.861 f  uc1/seg3[2]_P_i_2/O
                         net (fo=1, routed)           0.470     9.330    uc1/seg3[2]_P_i_2_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  uc1/seg3[2]_P_i_1/O
                         net (fo=2, routed)           0.816    10.270    uc1/seg3[2]_P_i_1_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.394 r  uc1/seg3[2]_C_i_1/O
                         net (fo=1, routed)           0.540    10.934    uc1/seg3[2]_C_i_1_n_0
    SLICE_X50Y36         FDCE                                         r  uc1/seg3_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    uc1/clk_IBUF_BUFG
    SLICE_X50Y36         FDCE                                         r  uc1/seg3_reg[2]_C/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y36         FDCE (Setup_fdce_C_D)       -0.031    14.982    uc1/seg3_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 cd1/COUNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.104ns (20.734%)  route 4.221ns (79.266%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    cd1/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  cd1/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  cd1/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.976     6.518    cd1/COUNT_reg[17]
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  cd1/seg0[2]_i_7/O
                         net (fo=3, routed)           0.827     7.468    cd1/seg0[2]_i_7_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.592 f  cd1/stop_i_3/O
                         net (fo=3, routed)           0.647     8.240    uc1/stop_reg_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.364 r  uc1/seg2[3]_P_i_5/O
                         net (fo=3, routed)           0.442     8.806    uc1/seg2[3]_P_i_5_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.930 r  uc1/seg1[2]_i_3/O
                         net (fo=6, routed)           0.859     9.789    uc1/seg1[2]_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.152     9.941 r  uc1/seg1[2]_i_1/O
                         net (fo=1, routed)           0.469    10.410    uc1/seg1[2]_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  uc1/seg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    uc1/clk_IBUF_BUFG
    SLICE_X53Y33         FDCE                                         r  uc1/seg1_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y33         FDCE (Setup_fdce_C_D)       -0.271    14.740    uc1/seg1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg1_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.856ns (33.381%)  route 3.704ns (66.619%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 f  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 f  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.994     7.328    uc1/seg2[3]_P_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.354     7.682 f  uc1/seg2[3]_P_i_12/O
                         net (fo=1, routed)           0.776     8.458    uc1/seg2[3]_P_i_12_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.352     8.810 f  uc1/seg2[3]_P_i_3/O
                         net (fo=3, routed)           0.577     9.387    uc1/seg2[3]_P_i_3_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I5_O)        0.332     9.719 r  uc1/seg1[3]_C_i_2/O
                         net (fo=2, routed)           0.773    10.491    uc1/seg1[3]_C_i_2_n_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.150    10.641 r  uc1/seg1[3]_C_i_1/O
                         net (fo=1, routed)           0.000    10.641    uc1/seg1[3]_C_i_1_n_0
    SLICE_X53Y35         FDCE                                         r  uc1/seg1_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    uc1/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  uc1/seg1_reg[3]_C/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y35         FDCE (Setup_fdce_C_D)        0.075    15.102    uc1/seg1_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg2_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 1.830ns (33.836%)  route 3.579ns (66.164%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 r  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.994     7.328    uc1/seg2[3]_P_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.354     7.682 r  uc1/seg2[3]_P_i_12/O
                         net (fo=1, routed)           0.776     8.458    uc1/seg2[3]_P_i_12_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.352     8.810 r  uc1/seg2[3]_P_i_3/O
                         net (fo=3, routed)           0.472     9.282    uc1/seg2[3]_P_i_3_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.332     9.614 r  uc1/seg2[3]_P_i_1/O
                         net (fo=8, routed)           0.752    10.366    uc1/seg2[3]_P_i_1_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.490 r  uc1/seg2[2]_C_i_1/O
                         net (fo=1, routed)           0.000    10.490    uc1/seg2[2]_C_i_1_n_0
    SLICE_X49Y31         FDCE                                         r  uc1/seg2_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441    14.782    uc1/clk_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  uc1/seg2_reg[2]_C/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X49Y31         FDCE (Setup_fdce_C_D)        0.029    15.036    uc1/seg2_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 cd1/COUNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg3_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.076ns (19.835%)  route 4.349ns (80.165%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.563     5.084    cd1/clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  cd1/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  cd1/COUNT_reg[14]/Q
                         net (fo=4, routed)           0.971     6.511    cd1/CLK
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  cd1/seg0[2]_i_8/O
                         net (fo=3, routed)           0.817     7.452    cd1/seg0[2]_i_8_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.576 r  cd1/seg0[2]_i_5/O
                         net (fo=7, routed)           1.593     9.169    uc1/seg0_reg[2]_1
    SLICE_X53Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.293 r  uc1/seg3[0]_P_i_4/O
                         net (fo=1, routed)           0.303     9.596    uc1/seg3[0]_P_i_4_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  uc1/seg3[0]_P_i_1/O
                         net (fo=2, routed)           0.665    10.385    uc1/seg3[0]_P_i_1_n_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.509 r  uc1/seg3[0]_C_i_1/O
                         net (fo=1, routed)           0.000    10.509    uc1/seg3[0]_C_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  uc1/seg3_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447    14.788    uc1/clk_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  uc1/seg3_reg[0]_C/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)        0.077    15.090    uc1/seg3_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg2_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.830ns (34.209%)  route 3.519ns (65.791%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 r  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.994     7.328    uc1/seg2[3]_P_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.354     7.682 r  uc1/seg2[3]_P_i_12/O
                         net (fo=1, routed)           0.776     8.458    uc1/seg2[3]_P_i_12_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.352     8.810 r  uc1/seg2[3]_P_i_3/O
                         net (fo=3, routed)           0.472     9.282    uc1/seg2[3]_P_i_3_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.332     9.614 r  uc1/seg2[3]_P_i_1/O
                         net (fo=8, routed)           0.693    10.307    uc1/seg2[3]_P_i_1_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.431 r  uc1/seg2[0]_C_i_1/O
                         net (fo=1, routed)           0.000    10.431    uc1/seg2[0]_C_i_1_n_0
    SLICE_X48Y34         FDCE                                         r  uc1/seg2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    uc1/clk_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  uc1/seg2_reg[0]_C/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)        0.029    15.040    uc1/seg2_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 cd1/COUNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg3_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.952ns (18.647%)  route 4.153ns (81.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    cd1/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  cd1/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  cd1/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.976     6.518    cd1/COUNT_reg[17]
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  cd1/seg0[2]_i_7/O
                         net (fo=3, routed)           0.827     7.468    cd1/seg0[2]_i_7_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.592 f  cd1/stop_i_3/O
                         net (fo=3, routed)           1.089     8.681    uc1/stop_reg_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.805 f  uc1/seg3[3]_P_i_5/O
                         net (fo=3, routed)           0.648     9.453    uc1/seg3[3]_P_i_5_n_0
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.577 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.614    10.191    uc1/seg3[3]_P_i_1_n_0
    SLICE_X48Y35         FDPE                                         r  uc1/seg3_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    uc1/clk_IBUF_BUFG
    SLICE_X48Y35         FDPE                                         r  uc1/seg3_reg[2]_P/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y35         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    uc1/seg3_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 cd1/COUNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg3_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.952ns (18.780%)  route 4.117ns (81.220%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    cd1/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  cd1/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  cd1/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.976     6.518    cd1/COUNT_reg[17]
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.642 f  cd1/seg0[2]_i_7/O
                         net (fo=3, routed)           0.827     7.468    cd1/seg0[2]_i_7_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.592 f  cd1/stop_i_3/O
                         net (fo=3, routed)           1.089     8.681    uc1/stop_reg_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.805 f  uc1/seg3[3]_P_i_5/O
                         net (fo=3, routed)           0.648     9.453    uc1/seg3[3]_P_i_5_n_0
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.577 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.577    10.154    uc1/seg3[3]_P_i_1_n_0
    SLICE_X49Y35         FDPE                                         r  uc1/seg3_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    uc1/clk_IBUF_BUFG
    SLICE_X49Y35         FDPE                                         r  uc1/seg3_reg[3]_P/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y35         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    uc1/seg3_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg2_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.706ns (33.773%)  route 3.345ns (66.227%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 r  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.994     7.328    uc1/seg2[3]_P_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.354     7.682 r  uc1/seg2[3]_P_i_12/O
                         net (fo=1, routed)           0.776     8.458    uc1/seg2[3]_P_i_12_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.352     8.810 r  uc1/seg2[3]_P_i_3/O
                         net (fo=3, routed)           0.472     9.282    uc1/seg2[3]_P_i_3_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.332     9.614 r  uc1/seg2[3]_P_i_1/O
                         net (fo=8, routed)           0.518    10.133    uc1/seg2[3]_P_i_1_n_0
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    uc1/clk_IBUF_BUFG
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X48Y36         FDPE (Setup_fdpe_C_CE)      -0.205    14.807    uc1/seg2_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uc1/seg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.275%)  route 0.162ns (43.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  uc1/seg0_reg[1]/Q
                         net (fo=15, routed)          0.162     1.774    uc1/seg0_reg_n_0_[1]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  uc1/seg0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    uc1/seg0[1]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.121     1.568    uc1/seg0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uc1/seg2_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg2_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    uc1/clk_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  uc1/seg2_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  uc1/seg2_reg[2]_C/Q
                         net (fo=2, routed)           0.156     1.739    uc1/seg2_reg[2]_C_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  uc1/seg2[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.784    uc1/seg2[2]_C_i_1_n_0
    SLICE_X49Y31         FDCE                                         r  uc1/seg2_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    uc1/clk_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  uc1/seg2_reg[2]_C/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDCE (Hold_fdce_C_D)         0.091     1.533    uc1/seg2_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uc1/seg2_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg2_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.006%)  route 0.172ns (47.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  uc1/seg2_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  uc1/seg2_reg[0]_C/Q
                         net (fo=5, routed)           0.172     1.758    uc1/seg2_reg[0]_C_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  uc1/seg2[0]_P_i_1/O
                         net (fo=1, routed)           0.000     1.803    uc1/seg2[0]_P_i_1_n_0
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/C
                         clock pessimism             -0.498     1.460    
    SLICE_X48Y36         FDPE (Hold_fdpe_C_D)         0.091     1.551    uc1/seg2_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 uc1/seg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.973%)  route 0.164ns (44.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  uc1/seg0_reg[1]/Q
                         net (fo=15, routed)          0.164     1.776    uc1/seg0_reg_n_0_[1]
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  uc1/seg0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uc1/seg0[2]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120     1.567    uc1/seg0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uc1/seg0_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg0_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  uc1/seg0_reg[0]_P/Q
                         net (fo=12, routed)          0.181     1.767    uc1/seg0_reg[0]_P_n_0
    SLICE_X55Y35         LUT4 (Prop_lut4_I3_O)        0.042     1.809 r  uc1/seg0[0]_P_i_1/O
                         net (fo=1, routed)           0.000     1.809    uc1/seg0[0]_P_i_1_n_0
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    uc1/clk_IBUF_BUFG
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y35         FDPE (Hold_fdpe_C_D)         0.105     1.550    uc1/seg0_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uc1/seg1_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg1_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X53Y34         FDPE                                         r  uc1/seg1_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  uc1/seg1_reg[0]_P/Q
                         net (fo=3, routed)           0.167     1.753    uc1/seg1_reg[0]_P_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  uc1/seg1[0]_P_i_1/O
                         net (fo=1, routed)           0.000     1.798    uc1/seg1[0]_P_i_1_n_0
    SLICE_X53Y34         FDPE                                         r  uc1/seg1_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X53Y34         FDPE                                         r  uc1/seg1_reg[0]_P/C
                         clock pessimism             -0.513     1.445    
    SLICE_X53Y34         FDPE (Hold_fdpe_C_D)         0.091     1.536    uc1/seg1_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uc1/seg3_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/seg3_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  uc1/seg3_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uc1/seg3_reg[3]_C/Q
                         net (fo=2, routed)           0.168     1.754    uc1/seg3_reg[3]_C_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  uc1/seg3[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.799    uc1/seg3[3]_C_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  uc1/seg3_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    uc1/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  uc1/seg3_reg[3]_C/C
                         clock pessimism             -0.512     1.445    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.091     1.536    uc1/seg3_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd1/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/COUNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    cd1/clk_IBUF_BUFG
    SLICE_X55Y30         FDCE                                         r  cd1/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cd1/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    cd1/COUNT_reg[3]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  cd1/COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    cd1/COUNT_reg[0]_i_1_n_4
    SLICE_X55Y30         FDCE                                         r  cd1/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     1.954    cd1/clk_IBUF_BUFG
    SLICE_X55Y30         FDCE                                         r  cd1/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.105     1.546    cd1/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd1/COUNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd1/COUNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.442    cd1/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  cd1/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cd1/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    cd1/COUNT_reg[7]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  cd1/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    cd1/COUNT_reg[4]_i_1_n_4
    SLICE_X55Y31         FDCE                                         r  cd1/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    cd1/clk_IBUF_BUFG
    SLICE_X55Y31         FDCE                                         r  cd1/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.105     1.547    cd1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uc1/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc1/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    uc1/clk_IBUF_BUFG
    SLICE_X53Y33         FDCE                                         r  uc1/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  uc1/stop_reg/Q
                         net (fo=2, routed)           0.168     1.753    uc1/stop
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  uc1/stop_i_1/O
                         net (fo=1, routed)           0.000     1.798    uc1/stop_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  uc1/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    uc1/clk_IBUF_BUFG
    SLICE_X53Y33         FDCE                                         r  uc1/stop_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X53Y33         FDCE (Hold_fdce_C_D)         0.091     1.535    uc1/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y30   cd1/COUNT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   cd1/COUNT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y32   cd1/COUNT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y33   cd1/COUNT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y33   cd1/COUNT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y33   cd1/COUNT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y33   cd1/COUNT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y34   cd1/COUNT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y34   cd1/COUNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   cd1/COUNT_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   cd1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   cd1/COUNT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   cd1/COUNT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cd1/COUNT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y33   cd1/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.159ns  (logic 4.732ns (42.410%)  route 6.426ns (57.590%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          1.807     2.636    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124     2.760 r  uc1/seg1[1]_i_2/O
                         net (fo=9, routed)           1.162     3.922    uc1/su1[3]
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.046 r  uc1/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.667     4.713    uc1/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124     4.837 r  uc1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.790     7.627    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.159 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.159    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.890ns  (logic 4.868ns (44.703%)  route 6.022ns (55.297%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         LDCE                         0.000     0.000 r  uc1/seg3_reg[2]_LDC/G
    SLICE_X49Y37         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  uc1/seg3_reg[2]_LDC/Q
                         net (fo=2, routed)           1.544     2.306    uc1/seg3_reg[2]_LDC_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.152     2.458 r  uc1/seg3[2]_P_i_3/O
                         net (fo=14, routed)          0.806     3.264    uc1/su3[2]
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.326     3.590 r  uc1/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.118     4.708    uc1/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.832 r  uc1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.554     7.386    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.890 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.890    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.877ns  (logic 4.972ns (45.714%)  route 5.905ns (54.286%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          1.651     2.480    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.632 f  uc1/seg1[2]_i_2/O
                         net (fo=15, routed)          0.727     3.358    uc1/su1[0]
    SLICE_X52Y34         LUT6 (Prop_lut6_I5_O)        0.332     3.690 r  uc1/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.014     4.704    uc1/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.828 r  uc1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.513     7.342    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.877 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.877    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 4.721ns (44.760%)  route 5.826ns (55.240%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          1.807     2.636    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124     2.760 f  uc1/seg1[1]_i_2/O
                         net (fo=9, routed)           1.009     3.769    uc1/su1[3]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.893 r  uc1/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.572     4.465    uc1/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.589 r  uc1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.438     7.027    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.547 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.547    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 4.966ns (47.163%)  route 5.564ns (52.837%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          1.651     2.480    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.632 r  uc1/seg1[2]_i_2/O
                         net (fo=15, routed)          0.893     3.525    uc1/su1[0]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.332     3.857 r  uc1/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.787     4.644    uc1/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.768 r  uc1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.233     7.001    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.530 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.530    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.875ns (46.419%)  route 5.627ns (53.581%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         LDCE                         0.000     0.000 r  uc1/seg3_reg[2]_LDC/G
    SLICE_X49Y37         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  uc1/seg3_reg[2]_LDC/Q
                         net (fo=2, routed)           1.544     2.306    uc1/seg3_reg[2]_LDC_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.152     2.458 r  uc1/seg3[2]_P_i_3/O
                         net (fo=14, routed)          0.913     3.371    uc1/su3[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.326     3.697 f  uc1/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.796     4.493    uc1/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.617 r  uc1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.374     6.991    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.502 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.502    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 4.973ns (47.635%)  route 5.466ns (52.365%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          1.651     2.480    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.632 r  uc1/seg1[2]_i_2/O
                         net (fo=15, routed)          0.761     3.392    uc1/su1[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.332     3.724 f  uc1/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.670     4.394    uc1/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.518 r  uc1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.385     6.903    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.439 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.439    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.140ns (53.796%)  route 3.555ns (46.204%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  t1/FSM_sequential_state_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  t1/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.831     1.349    t1/Q[0]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.473 r  t1/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.725     4.197    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.695 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     7.695    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.388ns (59.779%)  route 2.953ns (40.221%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  t1/FSM_sequential_state_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  t1/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.831     1.349    t1/Q[0]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.153     1.502 r  t1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.122     3.624    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717     7.341 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.341    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.165ns (58.391%)  route 2.968ns (41.609%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  t1/FSM_sequential_state_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  t1/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.831     1.349    t1/Q[0]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.473 r  t1/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.137     3.610    dp_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.133 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.133    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t1/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  t1/FSM_sequential_state_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  t1/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.199     0.363    t1/Q[0]
    SLICE_X54Y30         LUT2 (Prop_lut2_I1_O)        0.043     0.406 r  t1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    t1/next_state[1]
    SLICE_X54Y30         FDCE                                         r  t1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t1/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE                         0.000     0.000 r  t1/FSM_sequential_state_reg[0]/C
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  t1/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.199     0.363    t1/Q[0]
    SLICE_X54Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  t1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    t1/next_state[0]
    SLICE_X54Y30         FDCE                                         r  t1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg0_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.200ns  (logic 0.268ns (22.355%)  route 0.932ns (77.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.703     0.926    uc1/mode_IBUF[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.971 f  uc1/seg0_reg[3]_LDC_i_2/O
                         net (fo=5, routed)           0.229     1.200    uc1/seg0_reg[3]_LDC_i_2_n_0
    SLICE_X54Y34         LDCE                                         f  uc1/seg0_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg3_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.294ns  (logic 0.268ns (20.732%)  route 1.026ns (79.268%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.836     1.060    uc1/mode_IBUF[0]
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.105 f  uc1/seg3_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.190     1.294    uc1/seg3_reg[1]_LDC_i_2_n_0
    SLICE_X51Y34         LDCE                                         f  uc1/seg3_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg3_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.314ns  (logic 0.268ns (20.421%)  route 1.045ns (79.579%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.887     1.110    uc1/mode_IBUF[0]
    SLICE_X48Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.155 f  uc1/seg3_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.158     1.314    uc1/seg3_reg[2]_LDC_i_2_n_0
    SLICE_X49Y37         LDCE                                         f  uc1/seg3_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg2_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.268ns (20.314%)  route 1.052ns (79.686%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.869     1.092    uc1/mode_IBUF[0]
    SLICE_X49Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.137 f  uc1/seg2_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.184     1.321    uc1/seg2_reg[2]_LDC_i_2_n_0
    SLICE_X49Y30         LDCE                                         f  uc1/seg2_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg3_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.490ns  (logic 0.268ns (18.004%)  route 1.222ns (81.996%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          1.024     1.247    uc1/mode_IBUF[0]
    SLICE_X48Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.292 f  uc1/seg3_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.198     1.490    uc1/seg3_reg[3]_LDC_i_2_n_0
    SLICE_X49Y36         LDCE                                         f  uc1/seg3_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg2_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.491ns  (logic 0.268ns (18.000%)  route 1.222ns (82.000%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.964     1.187    uc1/mode_IBUF[0]
    SLICE_X49Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.232 f  uc1/seg2_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.258     1.491    uc1/seg2_reg[1]_LDC_i_2_n_0
    SLICE_X51Y33         LDCE                                         f  uc1/seg2_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg3_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.516ns  (logic 0.268ns (17.697%)  route 1.248ns (82.303%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          0.832     1.056    uc1/mode_IBUF[0]
    SLICE_X50Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.101 f  uc1/seg3_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.415     1.516    uc1/seg3_reg[0]_LDC_i_2_n_0
    SLICE_X50Y34         LDCE                                         f  uc1/seg3_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            uc1/seg2_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.268ns (17.589%)  route 1.257ns (82.411%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_IBUF[0]_inst/O
                         net (fo=18, routed)          1.038     1.262    uc1/mode_IBUF[0]
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.307 f  uc1/seg2_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.219     1.525    uc1/seg2_reg[3]_LDC_i_2_n_0
    SLICE_X48Y31         LDCE                                         f  uc1/seg2_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uc1/seg0_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.533ns  (logic 4.661ns (44.254%)  route 5.872ns (55.746%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    uc1/clk_IBUF_BUFG
    SLICE_X56Y35         FDCE                                         r  uc1/seg0_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  uc1/seg0_reg[3]_C/Q
                         net (fo=2, routed)           0.963     6.569    uc1/seg0_reg[3]_C_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.152     6.721 r  uc1/seg0[2]_i_3/O
                         net (fo=15, routed)          1.375     8.096    uc1/seg0[2]_i_3_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.332     8.428 f  uc1/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.020     9.448    uc1/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.572 r  uc1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.513    12.085    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.620 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.620    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 4.649ns (46.158%)  route 5.423ns (53.842%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    uc1/clk_IBUF_BUFG
    SLICE_X52Y34         FDPE                                         r  uc1/seg3_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  uc1/seg3_reg[1]_P/Q
                         net (fo=12, routed)          1.303     6.906    uc1/seg3_reg[1]_P_n_0
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.058 r  uc1/sseg_OBUF[5]_inst_i_6/O
                         net (fo=6, routed)           0.856     7.914    uc1/su3[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.326     8.240 r  uc1/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.032     9.272    uc1/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.396 r  uc1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.233    11.628    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.158 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.158    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg1_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 4.497ns (44.949%)  route 5.508ns (55.051%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    uc1/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  uc1/seg1_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  uc1/seg1_reg[3]_C/Q
                         net (fo=9, routed)           0.889     6.396    uc1/seg1_reg[3]_C_n_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.695 r  uc1/seg1[1]_i_2/O
                         net (fo=9, routed)           1.162     7.857    uc1/su1[3]
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.981 r  uc1/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.667     8.648    uc1/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.772 r  uc1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.790    11.562    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.093 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.093    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 4.624ns (46.500%)  route 5.321ns (53.500%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    uc1/clk_IBUF_BUFG
    SLICE_X52Y34         FDPE                                         r  uc1/seg3_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDPE (Prop_fdpe_C_Q)         0.518     5.603 r  uc1/seg3_reg[1]_P/Q
                         net (fo=12, routed)          1.303     6.906    uc1/seg3_reg[1]_P_n_0
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.058 r  uc1/sseg_OBUF[5]_inst_i_6/O
                         net (fo=6, routed)           0.346     7.404    uc1/su3[1]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.326     7.730 r  uc1/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.118     8.848    uc1/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  uc1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.554    11.526    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.030 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.030    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 4.637ns (47.313%)  route 5.163ns (52.687%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    uc1/clk_IBUF_BUFG
    SLICE_X56Y35         FDCE                                         r  uc1/seg0_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  uc1/seg0_reg[3]_C/Q
                         net (fo=2, routed)           0.963     6.569    uc1/seg0_reg[3]_C_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.152     6.721 r  uc1/seg0[2]_i_3/O
                         net (fo=15, routed)          1.403     8.124    uc1/seg0[2]_i_3_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.332     8.456 f  uc1/sseg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.423     8.879    uc1/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.003 r  uc1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.374    11.377    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.887 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.887    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.646ns (49.274%)  route 4.783ns (50.726%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    uc1/clk_IBUF_BUFG
    SLICE_X56Y35         FDCE                                         r  uc1/seg0_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  uc1/seg0_reg[3]_C/Q
                         net (fo=2, routed)           0.963     6.569    uc1/seg0_reg[3]_C_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.152     6.721 f  uc1/seg0[2]_i_3/O
                         net (fo=15, routed)          0.975     7.696    uc1/seg0[2]_i_3_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.332     8.028 f  uc1/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.406     8.434    uc1/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.558 r  uc1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.438    10.996    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.516 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.516    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 4.654ns (49.662%)  route 4.717ns (50.338%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     5.081    uc1/clk_IBUF_BUFG
    SLICE_X50Y31         FDPE                                         r  uc1/seg2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDPE (Prop_fdpe_C_Q)         0.518     5.599 r  uc1/seg2_reg[2]_P/Q
                         net (fo=1, routed)           0.585     6.184    uc1/seg2_reg[2]_P_n_0
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.150     6.334 r  uc1/seg2[3]_P_i_8/O
                         net (fo=14, routed)          0.787     7.121    uc1/seg2[3]_P_i_8_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.447 f  uc1/sseg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.961     8.407    uc1/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.531 r  uc1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.385    10.916    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.452 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.452    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uc1/seg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.460ns (58.065%)  route 1.054ns (41.935%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    uc1/clk_IBUF_BUFG
    SLICE_X50Y33         FDCE                                         r  uc1/seg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  uc1/seg1_reg[1]/Q
                         net (fo=16, routed)          0.238     1.846    uc1/su1[1]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.891 f  uc1/sseg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.056     1.947    uc1/sseg_OBUF[1]_inst_i_5_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.992 r  uc1/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.752    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.958 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.958    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.467ns (58.265%)  route 1.051ns (41.735%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  uc1/seg3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uc1/seg3_reg[1]_C/Q
                         net (fo=13, routed)          0.174     1.760    uc1/seg3_reg[1]_C_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.805 f  uc1/sseg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.167     1.971    uc1/sseg_OBUF[3]_inst_i_4_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  uc1/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.727    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.964 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.964    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg2_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.452ns (57.199%)  route 1.086ns (42.801%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.443    uc1/clk_IBUF_BUFG
    SLICE_X49Y32         FDCE                                         r  uc1/seg2_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  uc1/seg2_reg[1]_C/Q
                         net (fo=13, routed)          0.298     1.882    uc1/seg2_reg[1]_C_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.927 f  uc1/sseg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.050     1.978    uc1/sseg_OBUF[2]_inst_i_5_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.023 r  uc1/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.761    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.981 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.981    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.466ns (57.505%)  route 1.083ns (42.495%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    uc1/clk_IBUF_BUFG
    SLICE_X50Y33         FDCE                                         r  uc1/seg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  uc1/seg1_reg[1]/Q
                         net (fo=16, routed)          0.161     1.769    uc1/su1[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.814 f  uc1/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.216     2.030    uc1/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  uc1/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.781    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.993 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.993    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg2_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.461ns (57.300%)  route 1.089ns (42.700%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.444    uc1/clk_IBUF_BUFG
    SLICE_X49Y33         FDPE                                         r  uc1/seg2_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  uc1/seg2_reg[1]_P/Q
                         net (fo=12, routed)          0.303     1.889    uc1/seg2_reg[1]_P_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  uc1/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.134     2.067    uc1/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.112 r  uc1/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.764    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.994 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.994    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg3_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.467ns (54.724%)  route 1.214ns (45.276%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  uc1/seg3_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uc1/seg3_reg[1]_C/Q
                         net (fo=13, routed)          0.246     1.832    uc1/seg3_reg[1]_C_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  uc1/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.217     2.095    uc1/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.140 r  uc1/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.750     2.890    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.126 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.126    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uc1/seg0_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.463ns (52.312%)  route 1.334ns (47.688%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.445    uc1/clk_IBUF_BUFG
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  uc1/seg0_reg[0]_P/Q
                         net (fo=12, routed)          0.272     1.858    uc1/seg0_reg[0]_P_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.903 f  uc1/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.171     2.074    uc1/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.119 r  uc1/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.891     3.010    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.242 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.242    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop_start
                            (input port)
  Destination:            uc1/seg3_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.950ns (22.482%)  route 6.723ns (77.518%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  stop_start (IN)
                         net (fo=0)                   0.000     0.000    stop_start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  stop_start_IBUF_inst/O
                         net (fo=10, routed)          4.162     5.616    cd1/stop_start_IBUF
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  cd1/seg0[2]_i_5/O
                         net (fo=7, routed)           1.593     7.333    uc1/seg0_reg[2]_1
    SLICE_X53Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  uc1/seg3[0]_P_i_4/O
                         net (fo=1, routed)           0.303     7.760    uc1/seg3[0]_P_i_4_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  uc1/seg3[0]_P_i_1/O
                         net (fo=2, routed)           0.665     8.549    uc1/seg3[0]_P_i_1_n_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124     8.673 r  uc1/seg3[0]_C_i_1/O
                         net (fo=1, routed)           0.000     8.673    uc1/seg3[0]_C_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  uc1/seg3_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  uc1/seg3_reg[0]_C/C

Slack:                    inf
  Source:                 stop_start
                            (input port)
  Destination:            uc1/seg3_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.275ns  (logic 1.826ns (22.064%)  route 6.449ns (77.936%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  stop_start (IN)
                         net (fo=0)                   0.000     0.000    stop_start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  stop_start_IBUF_inst/O
                         net (fo=10, routed)          4.162     5.616    cd1/stop_start_IBUF
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  cd1/seg0[2]_i_5/O
                         net (fo=7, routed)           1.593     7.333    uc1/seg0_reg[2]_1
    SLICE_X53Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  uc1/seg3[0]_P_i_4/O
                         net (fo=1, routed)           0.303     7.760    uc1/seg3[0]_P_i_4_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  uc1/seg3[0]_P_i_1/O
                         net (fo=2, routed)           0.391     8.275    uc1/seg3[0]_P_i_1_n_0
    SLICE_X52Y35         FDPE                                         r  uc1/seg3_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X52Y35         FDPE                                         r  uc1/seg3_reg[0]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg3_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.689ns (22.568%)  route 5.796ns (77.432%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.769     6.210    uc1/reset_IBUF
    SLICE_X51Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.334 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.488     6.822    uc1/seg3[3]_P_i_1_n_0
    SLICE_X48Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.946 r  uc1/seg3[2]_C_i_1/O
                         net (fo=1, routed)           0.540     7.485    uc1/seg3[2]_C_i_1_n_0
    SLICE_X50Y36         FDCE                                         r  uc1/seg3_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X50Y36         FDCE                                         r  uc1/seg3_reg[2]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg1_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.283ns  (logic 1.591ns (21.849%)  route 5.692ns (78.151%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.441     5.883    uc1/reset_IBUF
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.150     6.033 f  uc1/seg0_reg[3]_LDC_i_1/O
                         net (fo=5, routed)           1.250     7.283    uc1/seg0_reg[3]_LDC_i_1_n_0
    SLICE_X53Y34         FDPE                                         f  uc1/seg1_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446     4.787    uc1/clk_IBUF_BUFG
    SLICE_X53Y34         FDPE                                         r  uc1/seg1_reg[0]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg3_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 1.689ns (23.854%)  route 5.393ns (76.146%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.769     6.210    uc1/reset_IBUF
    SLICE_X51Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.334 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.624     6.958    uc1/seg3[3]_P_i_1_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.082 r  uc1/seg3[3]_C_i_1/O
                         net (fo=1, routed)           0.000     7.082    uc1/seg3[3]_C_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  uc1/seg3_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445     4.786    uc1/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  uc1/seg3_reg[3]_C/C

Slack:                    inf
  Source:                 stop_start
                            (input port)
  Destination:            uc1/seg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.010ns  (logic 1.702ns (24.275%)  route 5.309ns (75.725%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  stop_start (IN)
                         net (fo=0)                   0.000     0.000    stop_start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  stop_start_IBUF_inst/O
                         net (fo=10, routed)          4.162     5.616    cd1/stop_start_IBUF
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  cd1/seg0[2]_i_5/O
                         net (fo=7, routed)           1.146     6.886    uc1/seg0_reg[2]_1
    SLICE_X56Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.010 r  uc1/seg0[2]_i_1/O
                         net (fo=1, routed)           0.000     7.010    uc1/seg0[2]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/C

Slack:                    inf
  Source:                 stop_start
                            (input port)
  Destination:            uc1/seg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.702ns (24.282%)  route 5.307ns (75.718%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  stop_start (IN)
                         net (fo=0)                   0.000     0.000    stop_start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  stop_start_IBUF_inst/O
                         net (fo=10, routed)          4.162     5.616    cd1/stop_start_IBUF
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  cd1/seg0[2]_i_5/O
                         net (fo=7, routed)           1.144     6.884    uc1/seg0_reg[2]_1
    SLICE_X56Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  uc1/seg0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.008    uc1/seg0[1]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg3_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.591ns (22.851%)  route 5.372ns (77.149%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.819     6.260    uc1/reset_IBUF
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.150     6.410 f  uc1/seg3_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.554     6.964    uc1/seg3_reg[3]_LDC_i_1_n_0
    SLICE_X49Y35         FDPE                                         f  uc1/seg3_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446     4.787    uc1/clk_IBUF_BUFG
    SLICE_X49Y35         FDPE                                         r  uc1/seg3_reg[3]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg3_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.948ns  (logic 1.565ns (22.530%)  route 5.382ns (77.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.769     6.210    uc1/reset_IBUF
    SLICE_X51Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.334 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.614     6.948    uc1/seg3[3]_P_i_1_n_0
    SLICE_X48Y35         FDPE                                         r  uc1/seg3_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446     4.787    uc1/clk_IBUF_BUFG
    SLICE_X48Y35         FDPE                                         r  uc1/seg3_reg[2]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uc1/seg3_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.689ns (24.420%)  route 5.228ns (75.580%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=46, routed)          4.769     6.210    uc1/reset_IBUF
    SLICE_X51Y35         LUT5 (Prop_lut5_I2_O)        0.124     6.334 r  uc1/seg3[3]_P_i_1/O
                         net (fo=8, routed)           0.460     6.794    uc1/seg3[3]_P_i_1_n_0
    SLICE_X51Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.918 r  uc1/seg3[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.918    uc1/seg3[1]_C_i_1_n_0
    SLICE_X51Y35         FDCE                                         r  uc1/seg3_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.447     4.788    uc1/clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  uc1/seg3_reg[1]_C/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg0_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.292ns (59.568%)  route 0.198ns (40.432%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          0.198     0.442    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X55Y35         LUT4 (Prop_lut4_I1_O)        0.048     0.490 r  uc1/seg0[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.490    uc1/seg0[0]_P_i_1_n_0
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    uc1/clk_IBUF_BUFG
    SLICE_X55Y35         FDPE                                         r  uc1/seg0_reg[0]_P/C

Slack:                    inf
  Source:                 uc1/seg2_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg2_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.265ns (53.519%)  route 0.230ns (46.481%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         LDCE                         0.000     0.000 r  uc1/seg2_reg[0]_LDC/G
    SLICE_X48Y37         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  uc1/seg2_reg[0]_LDC/Q
                         net (fo=5, routed)           0.230     0.450    uc1/seg2_reg[0]_LDC_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.495 r  uc1/seg2[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.495    uc1/seg2[0]_P_i_1_n_0
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X48Y36         FDPE                                         r  uc1/seg2_reg[0]_P/C

Slack:                    inf
  Source:                 uc1/seg2_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg2_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.270ns (51.392%)  route 0.255ns (48.608%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         LDCE                         0.000     0.000 r  uc1/seg2_reg[1]_LDC/G
    SLICE_X51Y33         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  uc1/seg2_reg[1]_LDC/Q
                         net (fo=12, routed)          0.255     0.480    uc1/seg2_reg[1]_LDC_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.525 r  uc1/seg2[1]_P_i_1/O
                         net (fo=2, routed)           0.000     0.525    uc1/seg2[1]_P_i_1_n_0
    SLICE_X49Y33         FDPE                                         r  uc1/seg2_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.956    uc1/clk_IBUF_BUFG
    SLICE_X49Y33         FDPE                                         r  uc1/seg2_reg[1]_P/C

Slack:                    inf
  Source:                 uc1/seg2_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg2_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.265ns (42.320%)  route 0.361ns (57.680%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         LDCE                         0.000     0.000 r  uc1/seg2_reg[0]_LDC/G
    SLICE_X48Y37         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  uc1/seg2_reg[0]_LDC/Q
                         net (fo=5, routed)           0.361     0.581    uc1/seg2_reg[0]_LDC_n_0
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.626 r  uc1/seg2[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.626    uc1/seg2[0]_C_i_1_n_0
    SLICE_X48Y34         FDCE                                         r  uc1/seg2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    uc1/clk_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  uc1/seg2_reg[0]_C/C

Slack:                    inf
  Source:                 uc1/seg2_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg2_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.315ns (44.638%)  route 0.391ns (55.362%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         LDCE                         0.000     0.000 r  uc1/seg2_reg[1]_LDC/G
    SLICE_X51Y33         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  uc1/seg2_reg[1]_LDC/Q
                         net (fo=12, routed)          0.255     0.480    uc1/seg2_reg[1]_LDC_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.525 r  uc1/seg2[1]_P_i_1/O
                         net (fo=2, routed)           0.135     0.661    uc1/seg2[1]_P_i_1_n_0
    SLICE_X49Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.706 r  uc1/seg2[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.706    uc1/seg2[1]_C_i_1_n_0
    SLICE_X49Y32         FDCE                                         r  uc1/seg2_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.955    uc1/clk_IBUF_BUFG
    SLICE_X49Y32         FDCE                                         r  uc1/seg2_reg[1]_C/C

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg0_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.289ns (38.200%)  route 0.468ns (61.800%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          0.468     0.712    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.757 r  uc1/seg0[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.757    uc1/seg0[0]_C_i_1_n_0
    SLICE_X56Y35         FDCE                                         r  uc1/seg0_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    uc1/clk_IBUF_BUFG
    SLICE_X56Y35         FDCE                                         r  uc1/seg0_reg[0]_C/C

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.334ns (39.590%)  route 0.510ns (60.410%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          0.198     0.442    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.487 r  uc1/seg0[2]_i_4/O
                         net (fo=6, routed)           0.311     0.799    uc1/seg0[2]_i_4_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.844 r  uc1/seg0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.844    uc1/seg0[1]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[1]/C

Slack:                    inf
  Source:                 uc1/seg0_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.334ns (39.357%)  route 0.515ns (60.643%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         LDCE                         0.000     0.000 r  uc1/seg0_reg[3]_LDC/G
    SLICE_X54Y34         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  uc1/seg0_reg[3]_LDC/Q
                         net (fo=23, routed)          0.198     0.442    uc1/seg0_reg[3]_LDC_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.487 r  uc1/seg0[2]_i_4/O
                         net (fo=6, routed)           0.316     0.804    uc1/seg0[2]_i_4_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.849 r  uc1/seg0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.849    uc1/seg0[2]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    uc1/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  uc1/seg0_reg[2]/C

Slack:                    inf
  Source:                 uc1/seg3_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.321ns (36.460%)  route 0.559ns (63.540%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         LDCE                         0.000     0.000 r  uc1/seg3_reg[1]_LDC/G
    SLICE_X51Y34         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  uc1/seg3_reg[1]_LDC/Q
                         net (fo=12, routed)          0.342     0.573    uc1/seg3_reg[1]_LDC_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.618 r  uc1/stop_i_5/O
                         net (fo=2, routed)           0.218     0.835    uc1/stop_i_5_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.880 r  uc1/stop_i_1/O
                         net (fo=1, routed)           0.000     0.880    uc1/stop_i_1_n_0
    SLICE_X53Y33         FDCE                                         r  uc1/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.957    uc1/clk_IBUF_BUFG
    SLICE_X53Y33         FDCE                                         r  uc1/stop_reg/C

Slack:                    inf
  Source:                 uc1/seg2_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uc1/seg2_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.315ns (34.859%)  route 0.589ns (65.141%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         LDCE                         0.000     0.000 r  uc1/seg2_reg[3]_LDC/G
    SLICE_X48Y31         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  uc1/seg2_reg[3]_LDC/Q
                         net (fo=3, routed)           0.299     0.524    uc1/seg2_reg[3]_LDC_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.569 r  uc1/seg2[3]_P_i_6/O
                         net (fo=1, routed)           0.116     0.684    uc1/seg2[3]_P_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.729 r  uc1/seg2[3]_P_i_1/O
                         net (fo=8, routed)           0.174     0.904    uc1/seg2[3]_P_i_1_n_0
    SLICE_X49Y33         FDPE                                         r  uc1/seg2_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.956    uc1/clk_IBUF_BUFG
    SLICE_X49Y33         FDPE                                         r  uc1/seg2_reg[1]_P/C





