$date
	Fri Aug  8 13:57:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 8 ! rdata2 [7:0] $end
$var wire 8 " rdata1 [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 3 % raddr1 [2:0] $end
$var reg 3 & raddr2 [2:0] $end
$var reg 1 ' rst $end
$var reg 3 ( waddr [2:0] $end
$var reg 8 ) wdata [7:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 3 * raddr1 [2:0] $end
$var wire 3 + raddr2 [2:0] $end
$var wire 8 , rdata1 [7:0] $end
$var wire 8 - rdata2 [7:0] $end
$var wire 1 ' rst $end
$var wire 3 . waddr [2:0] $end
$var wire 8 / wdata [7:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
1'
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#5000
b1000 0
1#
#10000
0#
b10101010 )
b10101010 /
b11 (
b11 .
1$
0'
#15000
1#
#20000
0#
b1010101 )
b1010101 /
b101 (
b101 .
#25000
1#
#30000
0#
b11111111 )
b11111111 /
b111 (
b111 .
#35000
1#
#40000
0#
b1010101 !
b1010101 -
b101 &
b101 +
b10101010 "
b10101010 ,
b11 %
b11 *
0$
#45000
1#
#50000
0#
b0 !
b0 -
b10 &
b10 +
b11111111 "
b11111111 ,
b111 %
b111 *
#55000
1#
#60000
0#
