\section{FPGA}

\begin{frame}
    \frametitle{System Overview}

    \centering
    \input{images/system-overview.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Filters}

    \centering
    \input{images/system-overview-filters.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Filter-Chains}

    \centering
    Image of Filter chains with a mark on the connection inbetween, referring to the problematic area 1 (bitgrowth/slicing)
    
\end{frame}


\begin{frame}
    %% Testing
    \frametitle<1>{Sign Extend 1}
    \frametitle<2>{Sign Extend 2}

    \begin{overprint}
        \onslide<1>
        Testing.

        \onslide<2>
        \input{images/bitflow_sign.tikz}
    \end{overprint}

    \centering
    
\end{frame}

\begin{frame}
    \frametitle{Zero Padding}

    \centering
    \input{images/bitflow_zeros.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 1 In}

    \centering
    \input{images/bitflow_fir1_in.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 1 Out}

    \centering
    \input{images/bitflow_fir1_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 2 In}

    \centering
    \input{images/bitflow_fir2_in.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{FIR 2 Out}

    \centering
    \input{images/bitflow_fir2_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Output Stage}

    \centering
    \input{images/bitflow_out.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Full Dynamic Range}

    \centering
    \input{images/dynamicrange1.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Badly Used Dynamic Range}

    \centering
    \input{images/dynamicrange2.tikz}
    
\end{frame}

\begin{frame}
    \frametitle{Well Used Dynamic Range}

    \centering
    \input{images/dynamicrange3.tikz}
    
\end{frame}
