
module updowncounter(
input wire clk,
input wire rst,
input wire up,
output reg [3:0]c
   );
   always @(posedge clk or posedge rst) begin
        if (rst) begin
            c <= 4'b0000; 
        end else begin
            if (up) begin
                c <= c + 1; 
            end else begin
                c <=c - 1; 
            end
        end
    end

endmodule
