digraph "0_linux_9903e41ae1f5d50c93f268ca3304d4d7c64b9311" {
"1000228" [label="(MethodReturn,static int)"];
"1000103" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000324" [label="(MethodParameterOut,struct platform_device *pdev)"];
"1000122" [label="(Call,stub_clk_chan.cl.tx_done = NULL)"];
"1000123" [label="(Call,stub_clk_chan.cl.tx_done)"];
"1000124" [label="(Call,stub_clk_chan.cl)"];
"1000125" [label="(Identifier,stub_clk_chan)"];
"1000126" [label="(FieldIdentifier,cl)"];
"1000127" [label="(FieldIdentifier,tx_done)"];
"1000128" [label="(Identifier,NULL)"];
"1000129" [label="(Call,stub_clk_chan.cl.tx_block = false)"];
"1000130" [label="(Call,stub_clk_chan.cl.tx_block)"];
"1000131" [label="(Call,stub_clk_chan.cl)"];
"1000132" [label="(Identifier,stub_clk_chan)"];
"1000133" [label="(FieldIdentifier,cl)"];
"1000134" [label="(FieldIdentifier,tx_block)"];
"1000135" [label="(Identifier,false)"];
"1000136" [label="(Call,stub_clk_chan.cl.knows_txdone = false)"];
"1000137" [label="(Call,stub_clk_chan.cl.knows_txdone)"];
"1000138" [label="(Call,stub_clk_chan.cl)"];
"1000139" [label="(Identifier,stub_clk_chan)"];
"1000140" [label="(FieldIdentifier,cl)"];
"1000141" [label="(FieldIdentifier,knows_txdone)"];
"1000142" [label="(Identifier,false)"];
"1000143" [label="(Call,stub_clk_chan.mbox = mbox_request_channel(&stub_clk_chan.cl, 0))"];
"1000144" [label="(Call,stub_clk_chan.mbox)"];
"1000145" [label="(Identifier,stub_clk_chan)"];
"1000146" [label="(FieldIdentifier,mbox)"];
"1000147" [label="(Call,mbox_request_channel(&stub_clk_chan.cl, 0))"];
"1000148" [label="(Call,&stub_clk_chan.cl)"];
"1000149" [label="(Call,stub_clk_chan.cl)"];
"1000150" [label="(Identifier,stub_clk_chan)"];
"1000151" [label="(FieldIdentifier,cl)"];
"1000152" [label="(Literal,0)"];
"1000153" [label="(ControlStructure,if (IS_ERR(stub_clk_chan.mbox)))"];
"1000155" [label="(Call,stub_clk_chan.mbox)"];
"1000156" [label="(Identifier,stub_clk_chan)"];
"1000157" [label="(FieldIdentifier,mbox)"];
"1000154" [label="(Call,IS_ERR(stub_clk_chan.mbox))"];
"1000159" [label="(Call,PTR_ERR(stub_clk_chan.mbox))"];
"1000160" [label="(Call,stub_clk_chan.mbox)"];
"1000161" [label="(Identifier,stub_clk_chan)"];
"1000158" [label="(Return,return PTR_ERR(stub_clk_chan.mbox);)"];
"1000162" [label="(FieldIdentifier,mbox)"];
"1000163" [label="(Call,res = platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000164" [label="(Identifier,res)"];
"1000166" [label="(Identifier,pdev)"];
"1000167" [label="(Identifier,IORESOURCE_MEM)"];
"1000168" [label="(Literal,0)"];
"1000165" [label="(Call,platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000104" [label="(Block,)"];
"1000169" [label="(ControlStructure,if (!res))"];
"1000170" [label="(Call,!res)"];
"1000171" [label="(Identifier,res)"];
"1000174" [label="(Identifier,EINVAL)"];
"1000172" [label="(Return,return -EINVAL;)"];
"1000173" [label="(Call,-EINVAL)"];
"1000177" [label="(Call,devm_ioremap(dev, res->start, resource_size(res)))"];
"1000175" [label="(Call,freq_reg = devm_ioremap(dev, res->start, resource_size(res)))"];
"1000176" [label="(Identifier,freq_reg)"];
"1000178" [label="(Identifier,dev)"];
"1000179" [label="(Call,res->start)"];
"1000180" [label="(Identifier,res)"];
"1000181" [label="(FieldIdentifier,start)"];
"1000182" [label="(Call,resource_size(res))"];
"1000183" [label="(Identifier,res)"];
"1000184" [label="(ControlStructure,if (!freq_reg))"];
"1000185" [label="(Call,!freq_reg)"];
"1000186" [label="(Identifier,freq_reg)"];
"1000188" [label="(Call,-ENOMEM)"];
"1000189" [label="(Identifier,ENOMEM)"];
"1000187" [label="(Return,return -ENOMEM;)"];
"1000190" [label="(Call,freq_reg += HI3660_STUB_CLOCK_DATA)"];
"1000191" [label="(Identifier,freq_reg)"];
"1000192" [label="(Identifier,HI3660_STUB_CLOCK_DATA)"];
"1000193" [label="(ControlStructure,for (i = 0; i < HI3660_CLK_STUB_NUM; i++))"];
"1000196" [label="(Literal,0)"];
"1000197" [label="(Call,i < HI3660_CLK_STUB_NUM)"];
"1000198" [label="(Identifier,i)"];
"1000199" [label="(Identifier,HI3660_CLK_STUB_NUM)"];
"1000200" [label="(Call,i++)"];
"1000201" [label="(Identifier,i)"];
"1000202" [label="(Block,)"];
"1000194" [label="(Call,i = 0)"];
"1000195" [label="(Identifier,i)"];
"1000203" [label="(Call,ret = devm_clk_hw_register(&pdev->dev, &hi3660_stub_clks[i].hw))"];
"1000204" [label="(Identifier,ret)"];
"1000206" [label="(Call,&pdev->dev)"];
"1000207" [label="(Call,pdev->dev)"];
"1000208" [label="(Identifier,pdev)"];
"1000209" [label="(FieldIdentifier,dev)"];
"1000210" [label="(Call,&hi3660_stub_clks[i].hw)"];
"1000211" [label="(Call,hi3660_stub_clks[i].hw)"];
"1000212" [label="(Call,hi3660_stub_clks[i])"];
"1000213" [label="(Identifier,hi3660_stub_clks)"];
"1000214" [label="(Identifier,i)"];
"1000215" [label="(FieldIdentifier,hw)"];
"1000205" [label="(Call,devm_clk_hw_register(&pdev->dev, &hi3660_stub_clks[i].hw))"];
"1000106" [label="(Call,*dev = &pdev->dev)"];
"1000107" [label="(Identifier,dev)"];
"1000108" [label="(Call,&pdev->dev)"];
"1000109" [label="(Call,pdev->dev)"];
"1000110" [label="(Identifier,pdev)"];
"1000111" [label="(FieldIdentifier,dev)"];
"1000216" [label="(ControlStructure,if (ret))"];
"1000217" [label="(Identifier,ret)"];
"1000219" [label="(Identifier,ret)"];
"1000218" [label="(Return,return ret;)"];
"1000220" [label="(Return,return devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks);)"];
"1000222" [label="(Call,&pdev->dev)"];
"1000223" [label="(Call,pdev->dev)"];
"1000224" [label="(Identifier,pdev)"];
"1000225" [label="(FieldIdentifier,dev)"];
"1000226" [label="(Identifier,hi3660_stub_clk_hw_get)"];
"1000221" [label="(Call,devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks))"];
"1000227" [label="(Identifier,hi3660_stub_clks)"];
"1000115" [label="(Call,stub_clk_chan.cl.dev = dev)"];
"1000116" [label="(Call,stub_clk_chan.cl.dev)"];
"1000117" [label="(Call,stub_clk_chan.cl)"];
"1000118" [label="(Identifier,stub_clk_chan)"];
"1000119" [label="(FieldIdentifier,cl)"];
"1000120" [label="(FieldIdentifier,dev)"];
"1000121" [label="(Identifier,dev)"];
"1000228" -> "1000102"  [label="AST: "];
"1000228" -> "1000158"  [label="CFG: "];
"1000228" -> "1000172"  [label="CFG: "];
"1000228" -> "1000187"  [label="CFG: "];
"1000228" -> "1000218"  [label="CFG: "];
"1000228" -> "1000220"  [label="CFG: "];
"1000187" -> "1000228"  [label="DDG: <RET>"];
"1000136" -> "1000228"  [label="DDG: false"];
"1000136" -> "1000228"  [label="DDG: stub_clk_chan.cl.knows_txdone"];
"1000106" -> "1000228"  [label="DDG: &pdev->dev"];
"1000185" -> "1000228"  [label="DDG: !freq_reg"];
"1000185" -> "1000228"  [label="DDG: freq_reg"];
"1000205" -> "1000228"  [label="DDG: &hi3660_stub_clks[i].hw"];
"1000205" -> "1000228"  [label="DDG: &pdev->dev"];
"1000177" -> "1000228"  [label="DDG: res->start"];
"1000177" -> "1000228"  [label="DDG: resource_size(res)"];
"1000177" -> "1000228"  [label="DDG: dev"];
"1000221" -> "1000228"  [label="DDG: hi3660_stub_clk_hw_get"];
"1000221" -> "1000228"  [label="DDG: devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks)"];
"1000221" -> "1000228"  [label="DDG: hi3660_stub_clks"];
"1000221" -> "1000228"  [label="DDG: &pdev->dev"];
"1000165" -> "1000228"  [label="DDG: pdev"];
"1000165" -> "1000228"  [label="DDG: IORESOURCE_MEM"];
"1000154" -> "1000228"  [label="DDG: IS_ERR(stub_clk_chan.mbox)"];
"1000154" -> "1000228"  [label="DDG: stub_clk_chan.mbox"];
"1000173" -> "1000228"  [label="DDG: -EINVAL"];
"1000173" -> "1000228"  [label="DDG: EINVAL"];
"1000122" -> "1000228"  [label="DDG: NULL"];
"1000122" -> "1000228"  [label="DDG: stub_clk_chan.cl.tx_done"];
"1000203" -> "1000228"  [label="DDG: devm_clk_hw_register(&pdev->dev, &hi3660_stub_clks[i].hw)"];
"1000203" -> "1000228"  [label="DDG: ret"];
"1000159" -> "1000228"  [label="DDG: PTR_ERR(stub_clk_chan.mbox)"];
"1000159" -> "1000228"  [label="DDG: stub_clk_chan.mbox"];
"1000188" -> "1000228"  [label="DDG: -ENOMEM"];
"1000188" -> "1000228"  [label="DDG: ENOMEM"];
"1000129" -> "1000228"  [label="DDG: stub_clk_chan.cl.tx_block"];
"1000103" -> "1000228"  [label="DDG: pdev"];
"1000190" -> "1000228"  [label="DDG: freq_reg"];
"1000190" -> "1000228"  [label="DDG: HI3660_STUB_CLOCK_DATA"];
"1000115" -> "1000228"  [label="DDG: dev"];
"1000115" -> "1000228"  [label="DDG: stub_clk_chan.cl.dev"];
"1000147" -> "1000228"  [label="DDG: &stub_clk_chan.cl"];
"1000197" -> "1000228"  [label="DDG: i < HI3660_CLK_STUB_NUM"];
"1000197" -> "1000228"  [label="DDG: HI3660_CLK_STUB_NUM"];
"1000197" -> "1000228"  [label="DDG: i"];
"1000170" -> "1000228"  [label="DDG: res"];
"1000170" -> "1000228"  [label="DDG: !res"];
"1000175" -> "1000228"  [label="DDG: devm_ioremap(dev, res->start, resource_size(res))"];
"1000143" -> "1000228"  [label="DDG: mbox_request_channel(&stub_clk_chan.cl, 0)"];
"1000182" -> "1000228"  [label="DDG: res"];
"1000163" -> "1000228"  [label="DDG: platform_get_resource(pdev, IORESOURCE_MEM, 0)"];
"1000218" -> "1000228"  [label="DDG: <RET>"];
"1000172" -> "1000228"  [label="DDG: <RET>"];
"1000158" -> "1000228"  [label="DDG: <RET>"];
"1000220" -> "1000228"  [label="DDG: <RET>"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000228"  [label="DDG: pdev"];
"1000103" -> "1000165"  [label="DDG: pdev"];
"1000324" -> "1000102"  [label="AST: "];
"1000122" -> "1000104"  [label="AST: "];
"1000122" -> "1000128"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000128" -> "1000122"  [label="AST: "];
"1000132" -> "1000122"  [label="CFG: "];
"1000122" -> "1000228"  [label="DDG: NULL"];
"1000122" -> "1000228"  [label="DDG: stub_clk_chan.cl.tx_done"];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000127"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000127" -> "1000123"  [label="AST: "];
"1000128" -> "1000123"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000127" -> "1000124"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000115"  [label="CFG: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000127" -> "1000123"  [label="AST: "];
"1000127" -> "1000124"  [label="CFG: "];
"1000123" -> "1000127"  [label="CFG: "];
"1000128" -> "1000122"  [label="AST: "];
"1000128" -> "1000123"  [label="CFG: "];
"1000122" -> "1000128"  [label="CFG: "];
"1000129" -> "1000104"  [label="AST: "];
"1000129" -> "1000135"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000135" -> "1000129"  [label="AST: "];
"1000139" -> "1000129"  [label="CFG: "];
"1000129" -> "1000228"  [label="DDG: stub_clk_chan.cl.tx_block"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000134"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000134" -> "1000130"  [label="AST: "];
"1000135" -> "1000130"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000122"  [label="CFG: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000133" -> "1000131"  [label="AST: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000134" -> "1000130"  [label="AST: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000130" -> "1000134"  [label="CFG: "];
"1000135" -> "1000129"  [label="AST: "];
"1000135" -> "1000130"  [label="CFG: "];
"1000129" -> "1000135"  [label="CFG: "];
"1000136" -> "1000104"  [label="AST: "];
"1000136" -> "1000142"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000142" -> "1000136"  [label="AST: "];
"1000145" -> "1000136"  [label="CFG: "];
"1000136" -> "1000228"  [label="DDG: false"];
"1000136" -> "1000228"  [label="DDG: stub_clk_chan.cl.knows_txdone"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000141"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000141" -> "1000137"  [label="AST: "];
"1000142" -> "1000137"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000140"  [label="CFG: "];
"1000139" -> "1000138"  [label="AST: "];
"1000140" -> "1000138"  [label="AST: "];
"1000141" -> "1000138"  [label="CFG: "];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000129"  [label="CFG: "];
"1000140" -> "1000139"  [label="CFG: "];
"1000140" -> "1000138"  [label="AST: "];
"1000140" -> "1000139"  [label="CFG: "];
"1000138" -> "1000140"  [label="CFG: "];
"1000141" -> "1000137"  [label="AST: "];
"1000141" -> "1000138"  [label="CFG: "];
"1000137" -> "1000141"  [label="CFG: "];
"1000142" -> "1000136"  [label="AST: "];
"1000142" -> "1000137"  [label="CFG: "];
"1000136" -> "1000142"  [label="CFG: "];
"1000143" -> "1000104"  [label="AST: "];
"1000143" -> "1000147"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000147" -> "1000143"  [label="AST: "];
"1000156" -> "1000143"  [label="CFG: "];
"1000143" -> "1000228"  [label="DDG: mbox_request_channel(&stub_clk_chan.cl, 0)"];
"1000147" -> "1000143"  [label="DDG: &stub_clk_chan.cl"];
"1000147" -> "1000143"  [label="DDG: 0"];
"1000143" -> "1000154"  [label="DDG: stub_clk_chan.mbox"];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000150" -> "1000144"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000136"  [label="CFG: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000147" -> "1000143"  [label="AST: "];
"1000147" -> "1000152"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000152" -> "1000147"  [label="AST: "];
"1000143" -> "1000147"  [label="CFG: "];
"1000147" -> "1000228"  [label="DDG: &stub_clk_chan.cl"];
"1000147" -> "1000143"  [label="DDG: &stub_clk_chan.cl"];
"1000147" -> "1000143"  [label="DDG: 0"];
"1000148" -> "1000147"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000152" -> "1000148"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000144"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000152" -> "1000147"  [label="AST: "];
"1000152" -> "1000148"  [label="CFG: "];
"1000147" -> "1000152"  [label="CFG: "];
"1000153" -> "1000104"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000158" -> "1000153"  [label="AST: "];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000143"  [label="CFG: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000157" -> "1000155"  [label="AST: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000161" -> "1000154"  [label="CFG: "];
"1000164" -> "1000154"  [label="CFG: "];
"1000154" -> "1000228"  [label="DDG: IS_ERR(stub_clk_chan.mbox)"];
"1000154" -> "1000228"  [label="DDG: stub_clk_chan.mbox"];
"1000143" -> "1000154"  [label="DDG: stub_clk_chan.mbox"];
"1000154" -> "1000159"  [label="DDG: stub_clk_chan.mbox"];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000160"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000158" -> "1000159"  [label="CFG: "];
"1000159" -> "1000228"  [label="DDG: PTR_ERR(stub_clk_chan.mbox)"];
"1000159" -> "1000228"  [label="DDG: stub_clk_chan.mbox"];
"1000159" -> "1000158"  [label="DDG: PTR_ERR(stub_clk_chan.mbox)"];
"1000154" -> "1000159"  [label="DDG: stub_clk_chan.mbox"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000162" -> "1000160"  [label="AST: "];
"1000159" -> "1000160"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000154"  [label="CFG: "];
"1000162" -> "1000161"  [label="CFG: "];
"1000158" -> "1000153"  [label="AST: "];
"1000158" -> "1000159"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000228" -> "1000158"  [label="CFG: "];
"1000158" -> "1000228"  [label="DDG: <RET>"];
"1000159" -> "1000158"  [label="DDG: PTR_ERR(stub_clk_chan.mbox)"];
"1000162" -> "1000160"  [label="AST: "];
"1000162" -> "1000161"  [label="CFG: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000163" -> "1000104"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000171" -> "1000163"  [label="CFG: "];
"1000163" -> "1000228"  [label="DDG: platform_get_resource(pdev, IORESOURCE_MEM, 0)"];
"1000165" -> "1000163"  [label="DDG: pdev"];
"1000165" -> "1000163"  [label="DDG: IORESOURCE_MEM"];
"1000165" -> "1000163"  [label="DDG: 0"];
"1000163" -> "1000170"  [label="DDG: res"];
"1000164" -> "1000163"  [label="AST: "];
"1000164" -> "1000154"  [label="CFG: "];
"1000166" -> "1000164"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000164"  [label="CFG: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000168" -> "1000165"  [label="AST: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000165" -> "1000168"  [label="CFG: "];
"1000165" -> "1000163"  [label="AST: "];
"1000165" -> "1000168"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000168" -> "1000165"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000165" -> "1000228"  [label="DDG: pdev"];
"1000165" -> "1000228"  [label="DDG: IORESOURCE_MEM"];
"1000165" -> "1000163"  [label="DDG: pdev"];
"1000165" -> "1000163"  [label="DDG: IORESOURCE_MEM"];
"1000165" -> "1000163"  [label="DDG: 0"];
"1000103" -> "1000165"  [label="DDG: pdev"];
"1000104" -> "1000102"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000112" -> "1000104"  [label="AST: "];
"1000113" -> "1000104"  [label="AST: "];
"1000114" -> "1000104"  [label="AST: "];
"1000115" -> "1000104"  [label="AST: "];
"1000122" -> "1000104"  [label="AST: "];
"1000129" -> "1000104"  [label="AST: "];
"1000136" -> "1000104"  [label="AST: "];
"1000143" -> "1000104"  [label="AST: "];
"1000153" -> "1000104"  [label="AST: "];
"1000163" -> "1000104"  [label="AST: "];
"1000169" -> "1000104"  [label="AST: "];
"1000175" -> "1000104"  [label="AST: "];
"1000184" -> "1000104"  [label="AST: "];
"1000190" -> "1000104"  [label="AST: "];
"1000193" -> "1000104"  [label="AST: "];
"1000220" -> "1000104"  [label="AST: "];
"1000169" -> "1000104"  [label="AST: "];
"1000170" -> "1000169"  [label="AST: "];
"1000172" -> "1000169"  [label="AST: "];
"1000170" -> "1000169"  [label="AST: "];
"1000170" -> "1000171"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000174" -> "1000170"  [label="CFG: "];
"1000176" -> "1000170"  [label="CFG: "];
"1000170" -> "1000228"  [label="DDG: res"];
"1000170" -> "1000228"  [label="DDG: !res"];
"1000163" -> "1000170"  [label="DDG: res"];
"1000170" -> "1000182"  [label="DDG: res"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000163"  [label="CFG: "];
"1000170" -> "1000171"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000170"  [label="CFG: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000172" -> "1000169"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000228" -> "1000172"  [label="CFG: "];
"1000172" -> "1000228"  [label="DDG: <RET>"];
"1000173" -> "1000172"  [label="DDG: -EINVAL"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000173" -> "1000228"  [label="DDG: -EINVAL"];
"1000173" -> "1000228"  [label="DDG: EINVAL"];
"1000173" -> "1000172"  [label="DDG: -EINVAL"];
"1000177" -> "1000175"  [label="AST: "];
"1000177" -> "1000182"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000182" -> "1000177"  [label="AST: "];
"1000175" -> "1000177"  [label="CFG: "];
"1000177" -> "1000228"  [label="DDG: res->start"];
"1000177" -> "1000228"  [label="DDG: resource_size(res)"];
"1000177" -> "1000228"  [label="DDG: dev"];
"1000177" -> "1000175"  [label="DDG: dev"];
"1000177" -> "1000175"  [label="DDG: res->start"];
"1000177" -> "1000175"  [label="DDG: resource_size(res)"];
"1000106" -> "1000177"  [label="DDG: dev"];
"1000182" -> "1000177"  [label="DDG: res"];
"1000175" -> "1000104"  [label="AST: "];
"1000175" -> "1000177"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000177" -> "1000175"  [label="AST: "];
"1000186" -> "1000175"  [label="CFG: "];
"1000175" -> "1000228"  [label="DDG: devm_ioremap(dev, res->start, resource_size(res))"];
"1000177" -> "1000175"  [label="DDG: dev"];
"1000177" -> "1000175"  [label="DDG: res->start"];
"1000177" -> "1000175"  [label="DDG: resource_size(res)"];
"1000175" -> "1000185"  [label="DDG: freq_reg"];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000170"  [label="CFG: "];
"1000178" -> "1000176"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000176"  [label="CFG: "];
"1000180" -> "1000178"  [label="CFG: "];
"1000179" -> "1000177"  [label="AST: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000181" -> "1000179"  [label="AST: "];
"1000183" -> "1000179"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000178"  [label="CFG: "];
"1000181" -> "1000180"  [label="CFG: "];
"1000181" -> "1000179"  [label="AST: "];
"1000181" -> "1000180"  [label="CFG: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000182" -> "1000177"  [label="AST: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000177" -> "1000182"  [label="CFG: "];
"1000182" -> "1000228"  [label="DDG: res"];
"1000182" -> "1000177"  [label="DDG: res"];
"1000170" -> "1000182"  [label="DDG: res"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000179"  [label="CFG: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000184" -> "1000104"  [label="AST: "];
"1000185" -> "1000184"  [label="AST: "];
"1000187" -> "1000184"  [label="AST: "];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000189" -> "1000185"  [label="CFG: "];
"1000191" -> "1000185"  [label="CFG: "];
"1000185" -> "1000228"  [label="DDG: !freq_reg"];
"1000185" -> "1000228"  [label="DDG: freq_reg"];
"1000175" -> "1000185"  [label="DDG: freq_reg"];
"1000185" -> "1000190"  [label="DDG: freq_reg"];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000175"  [label="CFG: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000189"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000188" -> "1000228"  [label="DDG: -ENOMEM"];
"1000188" -> "1000228"  [label="DDG: ENOMEM"];
"1000188" -> "1000187"  [label="DDG: -ENOMEM"];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000185"  [label="CFG: "];
"1000188" -> "1000189"  [label="CFG: "];
"1000187" -> "1000184"  [label="AST: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000228" -> "1000187"  [label="CFG: "];
"1000187" -> "1000228"  [label="DDG: <RET>"];
"1000188" -> "1000187"  [label="DDG: -ENOMEM"];
"1000190" -> "1000104"  [label="AST: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000192" -> "1000190"  [label="AST: "];
"1000195" -> "1000190"  [label="CFG: "];
"1000190" -> "1000228"  [label="DDG: freq_reg"];
"1000190" -> "1000228"  [label="DDG: HI3660_STUB_CLOCK_DATA"];
"1000185" -> "1000190"  [label="DDG: freq_reg"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000185"  [label="CFG: "];
"1000192" -> "1000191"  [label="CFG: "];
"1000192" -> "1000190"  [label="AST: "];
"1000192" -> "1000191"  [label="CFG: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000193" -> "1000104"  [label="AST: "];
"1000194" -> "1000193"  [label="AST: "];
"1000197" -> "1000193"  [label="AST: "];
"1000200" -> "1000193"  [label="AST: "];
"1000202" -> "1000193"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000197" -> "1000193"  [label="AST: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000204" -> "1000197"  [label="CFG: "];
"1000224" -> "1000197"  [label="CFG: "];
"1000197" -> "1000228"  [label="DDG: i < HI3660_CLK_STUB_NUM"];
"1000197" -> "1000228"  [label="DDG: HI3660_CLK_STUB_NUM"];
"1000197" -> "1000228"  [label="DDG: i"];
"1000200" -> "1000197"  [label="DDG: i"];
"1000194" -> "1000197"  [label="DDG: i"];
"1000197" -> "1000200"  [label="DDG: i"];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000194"  [label="CFG: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000199" -> "1000198"  [label="CFG: "];
"1000199" -> "1000197"  [label="AST: "];
"1000199" -> "1000198"  [label="CFG: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000200" -> "1000193"  [label="AST: "];
"1000200" -> "1000201"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000200" -> "1000197"  [label="DDG: i"];
"1000197" -> "1000200"  [label="DDG: i"];
"1000201" -> "1000200"  [label="AST: "];
"1000201" -> "1000217"  [label="CFG: "];
"1000200" -> "1000201"  [label="CFG: "];
"1000202" -> "1000193"  [label="AST: "];
"1000203" -> "1000202"  [label="AST: "];
"1000216" -> "1000202"  [label="AST: "];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000198" -> "1000194"  [label="CFG: "];
"1000194" -> "1000197"  [label="DDG: i"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000190"  [label="CFG: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000204" -> "1000203"  [label="AST: "];
"1000205" -> "1000203"  [label="AST: "];
"1000217" -> "1000203"  [label="CFG: "];
"1000203" -> "1000228"  [label="DDG: devm_clk_hw_register(&pdev->dev, &hi3660_stub_clks[i].hw)"];
"1000203" -> "1000228"  [label="DDG: ret"];
"1000205" -> "1000203"  [label="DDG: &pdev->dev"];
"1000205" -> "1000203"  [label="DDG: &hi3660_stub_clks[i].hw"];
"1000203" -> "1000218"  [label="DDG: ret"];
"1000204" -> "1000203"  [label="AST: "];
"1000204" -> "1000197"  [label="CFG: "];
"1000208" -> "1000204"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000206" -> "1000207"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000213" -> "1000206"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000207" -> "1000209"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000209" -> "1000207"  [label="AST: "];
"1000206" -> "1000207"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000204"  [label="CFG: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000209" -> "1000207"  [label="AST: "];
"1000209" -> "1000208"  [label="CFG: "];
"1000207" -> "1000209"  [label="CFG: "];
"1000210" -> "1000205"  [label="AST: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000205" -> "1000210"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000211" -> "1000215"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000215" -> "1000211"  [label="AST: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000212" -> "1000214"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000214" -> "1000212"  [label="AST: "];
"1000215" -> "1000212"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000213" -> "1000206"  [label="CFG: "];
"1000214" -> "1000213"  [label="CFG: "];
"1000214" -> "1000212"  [label="AST: "];
"1000214" -> "1000213"  [label="CFG: "];
"1000212" -> "1000214"  [label="CFG: "];
"1000215" -> "1000211"  [label="AST: "];
"1000215" -> "1000212"  [label="CFG: "];
"1000211" -> "1000215"  [label="CFG: "];
"1000205" -> "1000203"  [label="AST: "];
"1000205" -> "1000210"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000210" -> "1000205"  [label="AST: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000205" -> "1000228"  [label="DDG: &hi3660_stub_clks[i].hw"];
"1000205" -> "1000228"  [label="DDG: &pdev->dev"];
"1000205" -> "1000203"  [label="DDG: &pdev->dev"];
"1000205" -> "1000203"  [label="DDG: &hi3660_stub_clks[i].hw"];
"1000205" -> "1000221"  [label="DDG: &pdev->dev"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000118" -> "1000106"  [label="CFG: "];
"1000106" -> "1000228"  [label="DDG: &pdev->dev"];
"1000106" -> "1000115"  [label="DDG: dev"];
"1000106" -> "1000177"  [label="DDG: dev"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000102"  [label="CFG: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000109"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000108" -> "1000109"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000216" -> "1000202"  [label="AST: "];
"1000217" -> "1000216"  [label="AST: "];
"1000218" -> "1000216"  [label="AST: "];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000203"  [label="CFG: "];
"1000219" -> "1000217"  [label="CFG: "];
"1000201" -> "1000217"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000219" -> "1000217"  [label="CFG: "];
"1000218" -> "1000219"  [label="CFG: "];
"1000219" -> "1000218"  [label="DDG: ret"];
"1000218" -> "1000216"  [label="AST: "];
"1000218" -> "1000219"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000228" -> "1000218"  [label="CFG: "];
"1000218" -> "1000228"  [label="DDG: <RET>"];
"1000219" -> "1000218"  [label="DDG: ret"];
"1000203" -> "1000218"  [label="DDG: ret"];
"1000220" -> "1000104"  [label="AST: "];
"1000220" -> "1000221"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000228" -> "1000220"  [label="CFG: "];
"1000220" -> "1000228"  [label="DDG: <RET>"];
"1000221" -> "1000220"  [label="DDG: devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks)"];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000223"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000226" -> "1000222"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000225" -> "1000223"  [label="AST: "];
"1000222" -> "1000223"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000224" -> "1000197"  [label="CFG: "];
"1000225" -> "1000224"  [label="CFG: "];
"1000225" -> "1000223"  [label="AST: "];
"1000225" -> "1000224"  [label="CFG: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000226" -> "1000221"  [label="AST: "];
"1000226" -> "1000222"  [label="CFG: "];
"1000227" -> "1000226"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000227"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000226" -> "1000221"  [label="AST: "];
"1000227" -> "1000221"  [label="AST: "];
"1000220" -> "1000221"  [label="CFG: "];
"1000221" -> "1000228"  [label="DDG: hi3660_stub_clk_hw_get"];
"1000221" -> "1000228"  [label="DDG: devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks)"];
"1000221" -> "1000228"  [label="DDG: hi3660_stub_clks"];
"1000221" -> "1000228"  [label="DDG: &pdev->dev"];
"1000221" -> "1000220"  [label="DDG: devm_of_clk_add_hw_provider(&pdev->dev, hi3660_stub_clk_hw_get,\n\t\t\t\t\t   hi3660_stub_clks)"];
"1000205" -> "1000221"  [label="DDG: &pdev->dev"];
"1000227" -> "1000221"  [label="AST: "];
"1000227" -> "1000226"  [label="CFG: "];
"1000221" -> "1000227"  [label="CFG: "];
"1000115" -> "1000104"  [label="AST: "];
"1000115" -> "1000121"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000121" -> "1000115"  [label="AST: "];
"1000125" -> "1000115"  [label="CFG: "];
"1000115" -> "1000228"  [label="DDG: dev"];
"1000115" -> "1000228"  [label="DDG: stub_clk_chan.cl.dev"];
"1000106" -> "1000115"  [label="DDG: dev"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="AST: "];
"1000121" -> "1000116"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000120" -> "1000117"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000106"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000120" -> "1000116"  [label="AST: "];
"1000120" -> "1000117"  [label="CFG: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000121" -> "1000115"  [label="AST: "];
"1000121" -> "1000116"  [label="CFG: "];
"1000115" -> "1000121"  [label="CFG: "];
}
