// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="spk_dect,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.100000,HLS_SYN_LAT=8,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=589,HLS_SYN_LUT=208}" *)

module spk_dect (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mua_stream_V_data_V_dout,
        mua_stream_V_data_V_empty_n,
        mua_stream_V_data_V_read,
        muap_stream_TUSER,
        muap_stream_TVALID,
        muap_stream_TREADY,
        muap_stream_TID,
        muap_stream_TDATA,
        muap_stream_TDEST
);

parameter    ap_ST_st1_fsm_0 = 10'b1;
parameter    ap_ST_st2_fsm_1 = 10'b10;
parameter    ap_ST_st3_fsm_2 = 10'b100;
parameter    ap_ST_st4_fsm_3 = 10'b1000;
parameter    ap_ST_st5_fsm_4 = 10'b10000;
parameter    ap_ST_st6_fsm_5 = 10'b100000;
parameter    ap_ST_st7_fsm_6 = 10'b1000000;
parameter    ap_ST_st8_fsm_7 = 10'b10000000;
parameter    ap_ST_st9_fsm_8 = 10'b100000000;
parameter    ap_ST_st10_fsm_9 = 10'b1000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_67 = 32'b1100111;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_9F = 32'b10011111;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [159:0] mua_stream_V_data_V_dout;
input   mua_stream_V_data_V_empty_n;
output   mua_stream_V_data_V_read;
output  [31:0] muap_stream_TUSER;
output   muap_stream_TVALID;
input   muap_stream_TREADY;
output  [7:0] muap_stream_TID;
output  [31:0] muap_stream_TDATA;
output  [31:0] muap_stream_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mua_stream_V_data_V_read;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_27;
reg    muap_stream_V_user_V_1_vld_in;
reg    muap_stream_V_user_V_1_ack_in;
wire    muap_stream_V_user_V_1_ack_out;
reg   [31:0] muap_stream_V_user_V_1_data_reg;
reg    muap_stream_V_user_V_1_sRdy;
reg    muap_stream_V_user_V_1_mVld;
reg    muap_stream_V_user_V_1_areset_d;
reg    muap_stream_V_id_V_1_vld_in;
wire    muap_stream_V_id_V_1_ack_out;
reg   [7:0] muap_stream_V_id_V_1_data_reg;
reg    muap_stream_V_id_V_1_sRdy;
reg    muap_stream_V_id_V_1_mVld;
reg    muap_stream_V_id_V_1_areset_d;
reg    muap_stream_V_data_V_1_vld_in;
wire    muap_stream_V_data_V_1_ack_out;
reg   [31:0] muap_stream_V_data_V_1_data_reg;
reg    muap_stream_V_data_V_1_sRdy;
reg    muap_stream_V_data_V_1_mVld;
reg    muap_stream_V_data_V_1_areset_d;
reg    muap_stream_V_dest_V_1_vld_in;
wire    muap_stream_V_dest_V_1_ack_out;
reg   [31:0] muap_stream_V_dest_V_1_data_reg;
reg    muap_stream_V_dest_V_1_sRdy;
reg    muap_stream_V_dest_V_1_mVld;
reg    muap_stream_V_dest_V_1_areset_d;
reg   [7:0] Mn_V_address0;
reg    Mn_V_ce0;
wire   [31:0] Mn_V_q0;
reg   [7:0] Mn_V_address1;
reg    Mn_V_ce1;
reg    Mn_V_we1;
reg   [31:0] Mn_V_d1;
wire   [31:0] Mn_V_q1;
reg   [7:0] state_address0;
reg    state_ce0;
reg    state_we0;
reg   [1:0] state_d0;
wire   [1:0] state_q0;
reg   [7:0] is_peak_V_address0;
reg    is_peak_V_ce0;
reg    is_peak_V_we0;
reg   [0:0] is_peak_V_d0;
wire   [0:0] is_peak_V_q0;
reg   [7:0] first_S2_V_address0;
reg    first_S2_V_ce0;
reg    first_S2_V_we0;
reg   [0:0] first_S2_V_d0;
wire   [0:0] first_S2_V_q0;
reg    mua_stream_V_data_V_blk_n;
reg    muap_stream_TDATA_blk_n;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_176;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_183;
reg   [31:0] reg_326;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_192;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_199;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_206;
reg   [159:0] tmp_data_V_1_reg_512;
reg    ap_sig_213;
wire   [31:0] loc_V_fu_336_p1;
reg   [31:0] loc_V_reg_517;
reg   [31:0] loc_V_1_reg_525;
reg   [7:0] ch_nn1_V_reg_530;
reg   [7:0] ch_nn2_V_reg_535;
reg   [7:0] ch_nn3_V_reg_540;
wire   [7:0] ch_V_fu_390_p4;
reg   [7:0] ch_V_reg_545;
reg   [31:0] t_V_reg_550;
wire   [63:0] tmp_4_fu_410_p1;
reg   [63:0] tmp_4_reg_555;
reg   [7:0] Mn_V_addr_reg_577;
reg   [31:0] Mn_V_load_reg_588;
wire   [0:0] grp_fu_331_p2;
reg   [0:0] tmp_6_reg_605;
reg   [31:0] Mn_V_load_3_reg_612;
reg   [7:0] state_addr_reg_622;
reg   [0:0] tmp_8_reg_627;
wire   [0:0] tmp_s_fu_432_p2;
reg   [0:0] tmp_s_reg_633;
reg   [1:0] state_load_reg_638;
reg   [0:0] phitmp_reg_642;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_258;
wire   [0:0] sel_tmp2_fu_441_p2;
reg   [0:0] sel_tmp2_reg_647;
wire   [0:0] sel_tmp7_fu_456_p2;
reg   [0:0] sel_tmp7_reg_652;
wire   [0:0] grp_fu_318_p2;
reg   [0:0] tmp_10_reg_657;
wire   [0:0] grp_fu_322_p2;
reg   [0:0] tmp_12_reg_661;
reg   [7:0] first_S2_V_addr_7_reg_665;
wire   [0:0] not_brmerge_fu_487_p2;
reg   [0:0] not_brmerge_reg_679;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_288;
reg   [31:0] p_Result_2_reg_690;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_297;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_306;
reg   [31:0] p_Result_s_fu_502_p4;
wire   [63:0] tmp_5_fu_415_p1;
wire   [63:0] tmp_7_fu_420_p1;
wire   [63:0] tmp_9_fu_424_p1;
wire   [63:0] tmp_3_fu_428_p1;
wire   [7:0] is_peak_V_addr_3_gep_fu_168_p3;
wire   [7:0] first_S2_V_addr_3_gep_fu_181_p3;
wire   [7:0] is_peak_V_addr_6_gep_fu_204_p3;
wire   [7:0] first_S2_V_addr_6_gep_fu_212_p3;
wire   [7:0] is_peak_V_addr_2_gep_fu_220_p3;
wire   [7:0] first_S2_V_addr_2_gep_fu_228_p3;
wire   [7:0] is_peak_V_addr_5_gep_fu_236_p3;
wire   [7:0] first_S2_V_addr_5_gep_fu_244_p3;
wire   [7:0] is_peak_V_addr_4_gep_fu_253_p3;
wire   [7:0] first_S2_V_addr_4_gep_fu_261_p3;
wire   [7:0] is_peak_V_addr_1_gep_fu_269_p3;
wire   [7:0] first_S2_V_addr_1_gep_fu_277_p3;
wire   [7:0] is_peak_V_addr_gep_fu_285_p3;
wire   [7:0] first_S2_V_addr_gep_fu_293_p3;
wire   [7:0] is_peak_V_addr_7_gep_fu_301_p3;
reg    ap_sig_374;
wire   [7:0] ch_nn0_V_fu_350_p4;
wire   [0:0] sel_tmp1_fu_436_p2;
wire   [0:0] sel_tmp6_demorgan_fu_446_p2;
wire   [0:0] sel_tmp6_fu_450_p2;
wire   [0:0] p_not_fu_461_p2;
wire   [0:0] tmp1_fu_471_p2;
wire   [0:0] tmp9_fu_476_p2;
wire   [0:0] tmp_fu_467_p2;
wire   [0:0] brmerge_fu_481_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_sig_391;
reg    ap_sig_398;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'b1;
#0 muap_stream_V_user_V_1_mVld = 1'b0;
#0 muap_stream_V_id_V_1_mVld = 1'b0;
#0 muap_stream_V_data_V_1_mVld = 1'b0;
#0 muap_stream_V_dest_V_1_mVld = 1'b0;
end

spk_dect_Mn_V #(
    .DataWidth( 32 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
Mn_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Mn_V_address0),
    .ce0(Mn_V_ce0),
    .q0(Mn_V_q0),
    .address1(Mn_V_address1),
    .ce1(Mn_V_ce1),
    .we1(Mn_V_we1),
    .d1(Mn_V_d1),
    .q1(Mn_V_q1)
);

spk_dect_state #(
    .DataWidth( 2 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
state_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(state_address0),
    .ce0(state_ce0),
    .we0(state_we0),
    .d0(state_d0),
    .q0(state_q0)
);

spk_dect_is_peak_V #(
    .DataWidth( 1 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
is_peak_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(is_peak_V_address0),
    .ce0(is_peak_V_ce0),
    .we0(is_peak_V_we0),
    .d0(is_peak_V_d0),
    .q0(is_peak_V_q0)
);

spk_dect_is_peak_V #(
    .DataWidth( 1 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
first_S2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(first_S2_V_address0),
    .ce0(first_S2_V_ce0),
    .we0(first_S2_V_we0),
    .d0(first_S2_V_d0),
    .q0(first_S2_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        muap_stream_V_data_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == muap_stream_V_data_V_1_vld_in)) begin
            muap_stream_V_data_V_1_mVld <= 1'b1;
        end else if ((1'b1 == muap_stream_V_data_V_1_ack_out)) begin
            muap_stream_V_data_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        muap_stream_V_dest_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == muap_stream_V_dest_V_1_vld_in)) begin
            muap_stream_V_dest_V_1_mVld <= 1'b1;
        end else if ((1'b1 == muap_stream_V_dest_V_1_ack_out)) begin
            muap_stream_V_dest_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        muap_stream_V_id_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == muap_stream_V_id_V_1_vld_in)) begin
            muap_stream_V_id_V_1_mVld <= 1'b1;
        end else if ((1'b1 == muap_stream_V_id_V_1_ack_out)) begin
            muap_stream_V_id_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        muap_stream_V_user_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == muap_stream_V_user_V_1_vld_in)) begin
            muap_stream_V_user_V_1_mVld <= 1'b1;
        end else if ((1'b1 == muap_stream_V_user_V_1_ack_out)) begin
            muap_stream_V_user_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        reg_326 <= Mn_V_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        reg_326 <= Mn_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_213)) begin
        Mn_V_addr_reg_577 <= tmp_4_fu_410_p1;
        ch_V_reg_545 <= {{mua_stream_V_data_V_dout[ap_const_lv32_67 : ap_const_lv32_60]}};
        ch_nn1_V_reg_530 <= {{mua_stream_V_data_V_dout[ap_const_lv32_4F : ap_const_lv32_48]}};
        ch_nn2_V_reg_535 <= {{mua_stream_V_data_V_dout[ap_const_lv32_57 : ap_const_lv32_50]}};
        ch_nn3_V_reg_540 <= {{mua_stream_V_data_V_dout[ap_const_lv32_5F : ap_const_lv32_58]}};
        loc_V_1_reg_525 <= {{mua_stream_V_data_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        loc_V_reg_517 <= loc_V_fu_336_p1;
        t_V_reg_550 <= {{mua_stream_V_data_V_dout[ap_const_lv32_9F : ap_const_lv32_80]}};
        tmp_4_reg_555[7 : 0] <= tmp_4_fu_410_p1[7 : 0];
        tmp_data_V_1_reg_512 <= mua_stream_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        Mn_V_load_3_reg_612 <= Mn_V_q1;
        state_addr_reg_622 <= tmp_4_reg_555;
        tmp_6_reg_605 <= grp_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Mn_V_load_reg_588 <= Mn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0))) begin
        first_S2_V_addr_7_reg_665 <= tmp_4_reg_555;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        muap_stream_V_data_V_1_areset_d <= ap_rst_n_inv;
        muap_stream_V_dest_V_1_areset_d <= ap_rst_n_inv;
        muap_stream_V_id_V_1_areset_d <= ap_rst_n_inv;
        muap_stream_V_user_V_1_areset_d <= ap_rst_n_inv;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == muap_stream_V_data_V_1_vld_in) & (1'b1 == muap_stream_V_data_V_1_sRdy))) begin
        muap_stream_V_data_V_1_data_reg <= p_Result_s_fu_502_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == muap_stream_V_dest_V_1_vld_in) & (1'b1 == muap_stream_V_dest_V_1_sRdy))) begin
        muap_stream_V_dest_V_1_data_reg <= p_Result_2_reg_690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == muap_stream_V_id_V_1_vld_in) & (1'b1 == muap_stream_V_id_V_1_sRdy))) begin
        muap_stream_V_id_V_1_data_reg <= ch_V_reg_545;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == muap_stream_V_user_V_1_vld_in) & (1'b1 == muap_stream_V_user_V_1_sRdy))) begin
        muap_stream_V_user_V_1_data_reg <= t_V_reg_550;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        not_brmerge_reg_679 <= not_brmerge_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        p_Result_2_reg_690 <= {{tmp_data_V_1_reg_512[ap_const_lv32_5F : ap_const_lv32_40]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        phitmp_reg_642 <= grp_fu_331_p2;
        sel_tmp2_reg_647 <= sel_tmp2_fu_441_p2;
        sel_tmp7_reg_652 <= sel_tmp7_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        state_load_reg_638 <= state_q0;
        tmp_8_reg_627 <= grp_fu_331_p2;
        tmp_s_reg_633 <= tmp_s_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2))) begin
        tmp_10_reg_657 <= grp_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0))) begin
        tmp_12_reg_661 <= grp_fu_322_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        Mn_V_address0 = tmp_3_fu_428_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Mn_V_address0 = tmp_7_fu_420_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        Mn_V_address0 = tmp_4_fu_410_p1;
    end else begin
        Mn_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))))) begin
        Mn_V_address1 = Mn_V_addr_reg_577;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Mn_V_address1 = tmp_9_fu_424_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        Mn_V_address1 = tmp_5_fu_415_p1;
    end else begin
        Mn_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_213))) begin
        Mn_V_ce0 = 1'b1;
    end else begin
        Mn_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_213) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))))) begin
        Mn_V_ce1 = 1'b1;
    end else begin
        Mn_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        if (ap_sig_398) begin
            Mn_V_d1 = loc_V_reg_517;
        end else if (ap_sig_391) begin
            Mn_V_d1 = ap_const_lv32_0;
        end else begin
            Mn_V_d1 = 'bx;
        end
    end else begin
        Mn_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (((state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)))))) begin
        Mn_V_we1 = 1'b1;
    end else begin
        Mn_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~((1'b0 == muap_stream_V_user_V_1_ack_in) | ap_sig_374))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~((1'b0 == muap_stream_V_user_V_1_ack_in) | ap_sig_374))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_192) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_199) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_206) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_258) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_288) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_297) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_306) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_176) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        first_S2_V_address0 = first_S2_V_addr_7_reg_665;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0))) begin
        first_S2_V_address0 = first_S2_V_addr_gep_fu_293_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0))) begin
        first_S2_V_address0 = first_S2_V_addr_1_gep_fu_277_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        first_S2_V_address0 = first_S2_V_addr_4_gep_fu_261_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        first_S2_V_address0 = first_S2_V_addr_5_gep_fu_244_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        first_S2_V_address0 = first_S2_V_addr_2_gep_fu_228_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0))) begin
        first_S2_V_address0 = first_S2_V_addr_6_gep_fu_212_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0))) begin
        first_S2_V_address0 = first_S2_V_addr_3_gep_fu_181_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0))) begin
        first_S2_V_address0 = tmp_4_reg_555;
    end else begin
        first_S2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        first_S2_V_ce0 = 1'b1;
    end else begin
        first_S2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        first_S2_V_d0 = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        first_S2_V_d0 = 1'b0;
    end else begin
        first_S2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        first_S2_V_we0 = 1'b1;
    end else begin
        first_S2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        is_peak_V_address0 = is_peak_V_addr_7_gep_fu_301_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0))) begin
        is_peak_V_address0 = is_peak_V_addr_gep_fu_285_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0))) begin
        is_peak_V_address0 = is_peak_V_addr_1_gep_fu_269_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        is_peak_V_address0 = is_peak_V_addr_4_gep_fu_253_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        is_peak_V_address0 = is_peak_V_addr_5_gep_fu_236_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1))) begin
        is_peak_V_address0 = is_peak_V_addr_2_gep_fu_220_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0))) begin
        is_peak_V_address0 = is_peak_V_addr_6_gep_fu_204_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0))) begin
        is_peak_V_address0 = is_peak_V_addr_3_gep_fu_168_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        is_peak_V_address0 = tmp_4_reg_555;
    end else begin
        is_peak_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        is_peak_V_ce0 = 1'b1;
    end else begin
        is_peak_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        is_peak_V_d0 = not_brmerge_reg_679;
    end else if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        is_peak_V_d0 = 1'b0;
    end else begin
        is_peak_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((state_load_reg_638 == ap_const_lv2_2) & (1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_10_reg_657 == 1'b0) & (tmp_12_reg_661 == 1'b0)))) begin
        is_peak_V_we0 = 1'b1;
    end else begin
        is_peak_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        mua_stream_V_data_V_blk_n = mua_stream_V_data_V_empty_n;
    end else begin
        mua_stream_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_213)) begin
        mua_stream_V_data_V_read = 1'b1;
    end else begin
        mua_stream_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        muap_stream_TDATA_blk_n = muap_stream_V_data_V_1_sRdy;
    end else begin
        muap_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == muap_stream_V_user_V_1_ack_in))) begin
        muap_stream_V_data_V_1_vld_in = 1'b1;
    end else begin
        muap_stream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == muap_stream_V_user_V_1_ack_in))) begin
        muap_stream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        muap_stream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == muap_stream_V_user_V_1_ack_in))) begin
        muap_stream_V_id_V_1_vld_in = 1'b1;
    end else begin
        muap_stream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) & ~(1'b0 == muap_stream_V_user_V_1_ack_in))) begin
        muap_stream_V_user_V_1_vld_in = 1'b1;
    end else begin
        muap_stream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        state_address0 = state_addr_reg_622;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        state_address0 = tmp_4_reg_555;
    end else begin
        state_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        state_ce0 = 1'b1;
    end else begin
        state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        state_d0 = ap_const_lv2_1;
    end else if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)))) begin
        state_d0 = ap_const_lv2_2;
    end else if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        state_d0 = ap_const_lv2_0;
    end else begin
        state_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)))) begin
        state_we0 = 1'b1;
    end else begin
        state_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_213) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            if (((state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & (grp_fu_322_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            if (~(1'b0 == muap_stream_V_user_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : begin
            if (~((1'b0 == muap_stream_V_user_V_1_ack_in) | ap_sig_374)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_176 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_192 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_199 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_206 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_213 = ((ap_start == 1'b0) | (mua_stream_V_data_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_258 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_27 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_288 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_297 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_306 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_374 = ((muap_stream_V_user_V_1_sRdy == 1'b0) | (muap_stream_V_id_V_1_sRdy == 1'b0) | (muap_stream_V_data_V_1_sRdy == 1'b0) | (muap_stream_V_dest_V_1_sRdy == 1'b0));
end

always @ (*) begin
    ap_sig_391 = (((state_load_reg_638 == ap_const_lv2_2) & (grp_fu_318_p2 == 1'b0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | ((grp_fu_318_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)));
end

always @ (*) begin
    ap_sig_398 = (((state_load_reg_638 == ap_const_lv2_2) & ~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_1)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_0)) | (~(grp_fu_318_p2 == 1'b0) & ~(grp_fu_322_p2 == 1'b0) & (state_load_reg_638 == ap_const_lv2_3)));
end

assign brmerge_fu_481_p2 = (tmp9_fu_476_p2 | tmp_fu_467_p2);

assign ch_V_fu_390_p4 = {{mua_stream_V_data_V_dout[ap_const_lv32_67 : ap_const_lv32_60]}};

assign ch_nn0_V_fu_350_p4 = {{mua_stream_V_data_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};

assign first_S2_V_addr_1_gep_fu_277_p3 = tmp_4_reg_555;

assign first_S2_V_addr_2_gep_fu_228_p3 = tmp_4_reg_555;

assign first_S2_V_addr_3_gep_fu_181_p3 = tmp_4_reg_555;

assign first_S2_V_addr_4_gep_fu_261_p3 = tmp_4_reg_555;

assign first_S2_V_addr_5_gep_fu_244_p3 = tmp_4_reg_555;

assign first_S2_V_addr_6_gep_fu_212_p3 = tmp_4_reg_555;

assign first_S2_V_addr_gep_fu_293_p3 = tmp_4_reg_555;

assign grp_fu_318_p2 = (($signed(loc_V_reg_517) < $signed(loc_V_1_reg_525)) ? 1'b1 : 1'b0);

assign grp_fu_322_p2 = (($signed(loc_V_reg_517) < $signed(Mn_V_load_reg_588)) ? 1'b1 : 1'b0);

assign grp_fu_331_p2 = (($signed(Mn_V_load_reg_588) > $signed(reg_326)) ? 1'b1 : 1'b0);

assign is_peak_V_addr_1_gep_fu_269_p3 = tmp_4_reg_555;

assign is_peak_V_addr_2_gep_fu_220_p3 = tmp_4_reg_555;

assign is_peak_V_addr_3_gep_fu_168_p3 = tmp_4_reg_555;

assign is_peak_V_addr_4_gep_fu_253_p3 = tmp_4_reg_555;

assign is_peak_V_addr_5_gep_fu_236_p3 = tmp_4_reg_555;

assign is_peak_V_addr_6_gep_fu_204_p3 = tmp_4_reg_555;

assign is_peak_V_addr_7_gep_fu_301_p3 = tmp_4_reg_555;

assign is_peak_V_addr_gep_fu_285_p3 = tmp_4_reg_555;

assign loc_V_fu_336_p1 = mua_stream_V_data_V_dout[31:0];

assign muap_stream_TDATA = muap_stream_V_data_V_1_data_reg;

assign muap_stream_TDEST = muap_stream_V_dest_V_1_data_reg;

assign muap_stream_TID = muap_stream_V_id_V_1_data_reg;

assign muap_stream_TUSER = muap_stream_V_user_V_1_data_reg;

assign muap_stream_TVALID = muap_stream_V_dest_V_1_mVld;

assign muap_stream_V_data_V_1_ack_out = muap_stream_TREADY;

always @ (*) begin
    muap_stream_V_data_V_1_sRdy = (~muap_stream_V_data_V_1_areset_d & (muap_stream_TREADY | ~muap_stream_V_data_V_1_mVld));
end

assign muap_stream_V_dest_V_1_ack_out = muap_stream_TREADY;

always @ (*) begin
    muap_stream_V_dest_V_1_sRdy = (~muap_stream_V_dest_V_1_areset_d & (muap_stream_TREADY | ~muap_stream_V_dest_V_1_mVld));
end

assign muap_stream_V_id_V_1_ack_out = muap_stream_TREADY;

always @ (*) begin
    muap_stream_V_id_V_1_sRdy = (~muap_stream_V_id_V_1_areset_d & (muap_stream_TREADY | ~muap_stream_V_id_V_1_mVld));
end

always @ (*) begin
    muap_stream_V_user_V_1_ack_in = (~muap_stream_V_user_V_1_areset_d & (muap_stream_TREADY | ~muap_stream_V_user_V_1_mVld));
end

assign muap_stream_V_user_V_1_ack_out = muap_stream_TREADY;

always @ (*) begin
    muap_stream_V_user_V_1_sRdy = (~muap_stream_V_user_V_1_areset_d & (muap_stream_TREADY | ~muap_stream_V_user_V_1_mVld));
end

assign not_brmerge_fu_487_p2 = (brmerge_fu_481_p2 ^ 1'b1);

always @ (*) begin
    p_Result_s_fu_502_p4 = loc_V_reg_517;
    p_Result_s_fu_502_p4[ap_const_lv32_0] = |(is_peak_V_q0);
end

assign p_not_fu_461_p2 = (first_S2_V_q0 ^ 1'b1);

assign sel_tmp1_fu_436_p2 = (tmp_6_reg_605 ^ 1'b1);

assign sel_tmp2_fu_441_p2 = (tmp_8_reg_627 & sel_tmp1_fu_436_p2);

assign sel_tmp6_demorgan_fu_446_p2 = (tmp_6_reg_605 | tmp_8_reg_627);

assign sel_tmp6_fu_450_p2 = (sel_tmp6_demorgan_fu_446_p2 ^ 1'b1);

assign sel_tmp7_fu_456_p2 = (tmp_s_reg_633 & sel_tmp6_fu_450_p2);

assign tmp1_fu_471_p2 = (sel_tmp7_reg_652 | p_not_fu_461_p2);

assign tmp9_fu_476_p2 = (tmp1_fu_471_p2 | sel_tmp2_reg_647);

assign tmp_3_fu_428_p1 = ch_nn3_V_reg_540;

assign tmp_4_fu_410_p1 = ch_V_fu_390_p4;

assign tmp_5_fu_415_p1 = ch_nn0_V_fu_350_p4;

assign tmp_7_fu_420_p1 = ch_nn1_V_reg_530;

assign tmp_9_fu_424_p1 = ch_nn2_V_reg_535;

assign tmp_fu_467_p2 = (tmp_6_reg_605 | phitmp_reg_642);

assign tmp_s_fu_432_p2 = (($signed(Mn_V_load_reg_588) > $signed(Mn_V_load_3_reg_612)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_4_reg_555[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //spk_dect
