Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2_sdx (lin64) Build 1972098 Wed Aug 23 11:34:38 MDT 2017
| Date             : Fri Dec  1 14:43:05 2017
| Host             : aerotennaKS running 64-bit unknown
| Command          : report_power -file ocpoc_top_power_routed.rpt -pb ocpoc_top_power_summary_routed.pb -rpx ocpoc_top_power_routed.rpx
| Design           : ocpoc_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.714 |
| Dynamic (W)              | 1.583 |
| Device Static (W)        | 0.131 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.026 |        4 |       --- |             --- |
| Slice Logic             |     0.005 |    16731 |       --- |             --- |
|   LUT as Logic          |     0.005 |     6598 |     17600 |           37.49 |
|   CARRY4                |    <0.001 |      422 |      4400 |            9.59 |
|   Register              |    <0.001 |     7494 |     35200 |           21.29 |
|   F7/F8 Muxes           |    <0.001 |      176 |     17600 |            1.00 |
|   LUT as Shift Register |    <0.001 |      199 |      6000 |            3.32 |
|   Others                |     0.000 |      574 |       --- |             --- |
| Signals                 |     0.008 |    12472 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        60 |            0.83 |
| I/O                     |     0.012 |       53 |       100 |           53.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.530 |        1 |       --- |             --- |
| Static Power            |     0.131 |          |           |                 |
| Total                   |     1.714 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.040 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                   | Constraint (ns) |
+------------+--------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            20.0 |
+------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| ocpoc_top                                                     |     1.583 |
|   armps_wrapper_i                                             |     1.580 |
|     armps_i                                                   |     1.571 |
|       AXI_OcPoC_PWM_Controller_0                              |     0.004 |
|         inst                                                  |     0.004 |
|           AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst          |     0.003 |
|           pwm_inst0                                           |    <0.001 |
|           pwm_inst1                                           |    <0.001 |
|           pwm_inst10                                          |    <0.001 |
|           pwm_inst11                                          |    <0.001 |
|           pwm_inst2                                           |    <0.001 |
|           pwm_inst3                                           |    <0.001 |
|           pwm_inst4                                           |    <0.001 |
|           pwm_inst5                                           |    <0.001 |
|           pwm_inst6                                           |    <0.001 |
|           pwm_inst7                                           |    <0.001 |
|           pwm_inst8                                           |    <0.001 |
|           pwm_inst9                                           |    <0.001 |
|       RC_Receiver_Input_0                                     |     0.002 |
|         inst                                                  |     0.002 |
|           RC_Receiver_Input_v1_0_S00_AXI_inst                 |     0.002 |
|             pulse_buffer_inst                                 |     0.001 |
|               FIFO_SYNC_MACRO_inst                            |    <0.001 |
|               pulse_timer_inst                                |    <0.001 |
|       axi_iic_0                                               |     0.002 |
|         U0                                                    |     0.002 |
|           X_IIC                                               |     0.002 |
|             DYN_MASTER_I                                      |    <0.001 |
|             FILTER_I                                          |    <0.001 |
|               SCL_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|               SDA_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|             IIC_CONTROL_I                                     |    <0.001 |
|               BITCNT                                          |    <0.001 |
|               CLKCNT                                          |    <0.001 |
|               I2CDATA_REG                                     |    <0.001 |
|               I2CHEADER_REG                                   |    <0.001 |
|               SETUP_CNT                                       |    <0.001 |
|             READ_FIFO_I                                       |    <0.001 |
|             REG_INTERFACE_I                                   |    <0.001 |
|             WRITE_FIFO_CTRL_I                                 |    <0.001 |
|             WRITE_FIFO_I                                      |    <0.001 |
|             X_AXI_IPIF_SSP1                                   |    <0.001 |
|               AXI_LITE_IPIF_I                                 |    <0.001 |
|                 I_SLAVE_ATTACHMENT                            |    <0.001 |
|                   I_DECODER                                   |    <0.001 |
|               X_INTERRUPT_CONTROL                             |    <0.001 |
|               X_SOFT_RESET                                    |    <0.001 |
|       axi_iic_1                                               |     0.002 |
|         U0                                                    |     0.002 |
|           X_IIC                                               |     0.002 |
|             DYN_MASTER_I                                      |    <0.001 |
|             FILTER_I                                          |    <0.001 |
|               SCL_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|               SDA_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|             IIC_CONTROL_I                                     |    <0.001 |
|               BITCNT                                          |    <0.001 |
|               CLKCNT                                          |    <0.001 |
|               I2CDATA_REG                                     |    <0.001 |
|               I2CHEADER_REG                                   |    <0.001 |
|               SETUP_CNT                                       |    <0.001 |
|             READ_FIFO_I                                       |    <0.001 |
|             REG_INTERFACE_I                                   |    <0.001 |
|             WRITE_FIFO_CTRL_I                                 |    <0.001 |
|             WRITE_FIFO_I                                      |    <0.001 |
|             X_AXI_IPIF_SSP1                                   |    <0.001 |
|               AXI_LITE_IPIF_I                                 |    <0.001 |
|                 I_SLAVE_ATTACHMENT                            |    <0.001 |
|                   I_DECODER                                   |    <0.001 |
|               X_INTERRUPT_CONTROL                             |    <0.001 |
|               X_SOFT_RESET                                    |    <0.001 |
|       axi_iic_2                                               |     0.002 |
|         U0                                                    |     0.002 |
|           X_IIC                                               |     0.002 |
|             DYN_MASTER_I                                      |    <0.001 |
|             FILTER_I                                          |    <0.001 |
|               SCL_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|               SDA_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|             IIC_CONTROL_I                                     |    <0.001 |
|               BITCNT                                          |    <0.001 |
|               CLKCNT                                          |    <0.001 |
|               I2CDATA_REG                                     |    <0.001 |
|               I2CHEADER_REG                                   |    <0.001 |
|               SETUP_CNT                                       |    <0.001 |
|             READ_FIFO_I                                       |    <0.001 |
|             REG_INTERFACE_I                                   |    <0.001 |
|             WRITE_FIFO_CTRL_I                                 |    <0.001 |
|             WRITE_FIFO_I                                      |    <0.001 |
|             X_AXI_IPIF_SSP1                                   |    <0.001 |
|               AXI_LITE_IPIF_I                                 |    <0.001 |
|                 I_SLAVE_ATTACHMENT                            |    <0.001 |
|                   I_DECODER                                   |    <0.001 |
|               X_INTERRUPT_CONTROL                             |    <0.001 |
|               X_SOFT_RESET                                    |    <0.001 |
|       axi_iic_3                                               |     0.002 |
|         U0                                                    |     0.002 |
|           X_IIC                                               |     0.002 |
|             DYN_MASTER_I                                      |    <0.001 |
|             FILTER_I                                          |    <0.001 |
|               SCL_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|               SDA_DEBOUNCE                                    |    <0.001 |
|                 INPUT_DOUBLE_REGS                             |    <0.001 |
|             IIC_CONTROL_I                                     |    <0.001 |
|               BITCNT                                          |    <0.001 |
|               CLKCNT                                          |    <0.001 |
|               I2CDATA_REG                                     |    <0.001 |
|               I2CHEADER_REG                                   |    <0.001 |
|               SETUP_CNT                                       |    <0.001 |
|             READ_FIFO_I                                       |    <0.001 |
|             REG_INTERFACE_I                                   |    <0.001 |
|             WRITE_FIFO_CTRL_I                                 |    <0.001 |
|             WRITE_FIFO_I                                      |    <0.001 |
|             X_AXI_IPIF_SSP1                                   |    <0.001 |
|               AXI_LITE_IPIF_I                                 |    <0.001 |
|                 I_SLAVE_ATTACHMENT                            |    <0.001 |
|                   I_DECODER                                   |    <0.001 |
|               X_INTERRUPT_CONTROL                             |    <0.001 |
|               X_SOFT_RESET                                    |    <0.001 |
|       axi_uart16550_0                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_1                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_2                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_3                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_4                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_5                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_6                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       axi_uart16550_7                                         |     0.002 |
|         U0                                                    |     0.002 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           XUART_I_1                                           |     0.002 |
|             IPIC_IF_I_1                                       |    <0.001 |
|             UART16550_I_1                                     |     0.002 |
|               GENERATING_FIFOS.rx_fifo_block_1                |    <0.001 |
|                 rx_fifo_control_1                             |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               GENERATING_FIFOS.tx_fifo_block_1                |    <0.001 |
|                 srl_fifo_rbu_f_i1                             |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                   DYNSHREG_F_I                                |    <0.001 |
|               rx16550_1                                       |    <0.001 |
|               tx16550_1                                       |    <0.001 |
|               xuart_tx_load_sm_1                              |    <0.001 |
|       processing_system7_0                                    |     1.531 |
|         inst                                                  |     1.531 |
|       processing_system7_0_axi_periph                         |     0.007 |
|         m00_couplers                                          |     0.001 |
|           auto_cc                                             |     0.001 |
|             inst                                              |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|         m14_couplers                                          |    <0.001 |
|           auto_cc                                             |    <0.001 |
|             inst                                              |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake  |    <0.001 |
|                 handshake                                     |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                |    <0.001 |
|         s00_couplers                                          |     0.004 |
|           auto_pc                                             |     0.004 |
|             inst                                              |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s            |     0.004 |
|                 RD.ar_channel_0                               |    <0.001 |
|                   ar_cmd_fsm_0                                |    <0.001 |
|                   cmd_translator_0                            |    <0.001 |
|                     incr_cmd_0                                |    <0.001 |
|                     wrap_cmd_0                                |    <0.001 |
|                 RD.r_channel_0                                |    <0.001 |
|                   rd_data_fifo_0                              |    <0.001 |
|                   transaction_fifo_0                          |    <0.001 |
|                 SI_REG                                        |     0.002 |
|                   ar_pipe                                     |    <0.001 |
|                   aw_pipe                                     |    <0.001 |
|                   b_pipe                                      |    <0.001 |
|                   r_pipe                                      |    <0.001 |
|                 WR.aw_channel_0                               |    <0.001 |
|                   aw_cmd_fsm_0                                |    <0.001 |
|                   cmd_translator_0                            |    <0.001 |
|                     incr_cmd_0                                |    <0.001 |
|                     wrap_cmd_0                                |    <0.001 |
|                 WR.b_channel_0                                |    <0.001 |
|                   bid_fifo_0                                  |    <0.001 |
|                   bresp_fifo_0                                |    <0.001 |
|         xbar                                                  |     0.001 |
|           inst                                                |     0.001 |
|             gen_sasd.crossbar_sasd_0                          |     0.001 |
|               addr_arbiter_inst                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                    |    <0.001 |
|               reg_slice_r                                     |    <0.001 |
|               splitter_ar                                     |    <0.001 |
|               splitter_aw                                     |    <0.001 |
|       rst_processing_system7_0_50M                            |    <0.001 |
|         U0                                                    |    <0.001 |
|           EXT_LPF                                             |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                         |    <0.001 |
|           SEQ                                                 |    <0.001 |
|             SEQ_COUNTER                                       |    <0.001 |
|       rst_processing_system7_0_50M_1                          |    <0.001 |
|         U0                                                    |    <0.001 |
|           EXT_LPF                                             |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                         |    <0.001 |
|           SEQ                                                 |    <0.001 |
|             SEQ_COUNTER                                       |    <0.001 |
|       xadc_wiz_0                                              |     0.003 |
|         inst                                                  |     0.003 |
|           AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                |    <0.001 |
|               I_DECODER                                       |    <0.001 |
|           AXI_XADC_CORE_I                                     |     0.002 |
|           INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                |    <0.001 |
|           SOFT_RESET_I                                        |    <0.001 |
|       xlconcat_0                                              |     0.000 |
|       xlconstant_1                                            |     0.000 |
|     iic_pl_0_scl_iobuf                                        |     0.000 |
|     iic_pl_0_sda_iobuf                                        |     0.000 |
|     iic_pl_1_scl_iobuf                                        |     0.000 |
|     iic_pl_1_sda_iobuf                                        |     0.000 |
|     iic_pl_2_scl_iobuf                                        |     0.000 |
|     iic_pl_2_sda_iobuf                                        |     0.000 |
|     iic_pl_3_scl_iobuf                                        |     0.000 |
|     iic_pl_3_sda_iobuf                                        |     0.000 |
|     iic_ps_0_scl_iobuf                                        |    <0.001 |
|     iic_ps_0_sda_iobuf                                        |    <0.001 |
|     iic_ps_1_scl_iobuf                                        |    <0.001 |
|     iic_ps_1_sda_iobuf                                        |    <0.001 |
|     spi_ps_0_io0_iobuf                                        |    <0.001 |
|     spi_ps_0_io1_iobuf                                        |    <0.001 |
|     spi_ps_0_sck_iobuf                                        |    <0.001 |
|     spi_ps_0_ss_iobuf                                         |    <0.001 |
|     spi_ps_1_io0_iobuf                                        |    <0.001 |
|     spi_ps_1_io1_iobuf                                        |    <0.001 |
|     spi_ps_1_sck_iobuf                                        |    <0.001 |
|     spi_ps_1_ss_iobuf                                         |    <0.001 |
+---------------------------------------------------------------+-----------+


