<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fsmoore00_fsmoore0.ncd.
Design name: fsmoore00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jun 01 22:45:47 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o fsmoore00_fsmoore0.twr -gui -msgset C:/Users/braya/Downloads/Arquitectura de computadoras/09-Project3erParcial/fsmoore00/promote.xml fsmoore00_fsmoore0.ncd fsmoore00_fsmoore0.prf 
Design file:     fsmoore00_fsmoore0.ncd
Preference file: fsmoore00_fsmoore0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "FS00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   70.761MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "FS00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.637ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[21]  (to FS00/sclk +)

   Delay:              13.982ns  (46.2% logic, 53.8% route), 20 logic levels.

 Constraint Details:

     13.982ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.637ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C22C.FCI to    R23C22C.FCO FS00/D01/SLICE_2
ROUTE         1     0.000    R23C22C.FCO to    R23C22D.FCI FS00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C22D.FCI to     R23C22D.F0 FS00/D01/SLICE_1
ROUTE         1     0.000     R23C22D.F0 to    R23C22D.DI0 FS00/D01/sdiv_11[21] (to FS00/sclk)
                  --------
                   13.982   (46.2% logic, 53.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22D.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.731ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[20]  (to FS00/sclk +)

   Delay:              13.888ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     13.888ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.731ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C22C.FCI to     R23C22C.F1 FS00/D01/SLICE_2
ROUTE         1     0.000     R23C22C.F1 to    R23C22C.DI1 FS00/D01/sdiv_11[20] (to FS00/sclk)
                  --------
                   13.888   (45.8% logic, 54.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22C.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[19]  (to FS00/sclk +)

   Delay:              13.836ns  (45.6% logic, 54.4% route), 19 logic levels.

 Constraint Details:

     13.836ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.783ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R23C22C.FCI to     R23C22C.F0 FS00/D01/SLICE_2
ROUTE         1     0.000     R23C22C.F0 to    R23C22C.DI0 FS00/D01/sdiv_11[19] (to FS00/sclk)
                  --------
                   13.836   (45.6% logic, 54.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22C.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[18]  (to FS00/sclk +)

   Delay:              13.742ns  (45.2% logic, 54.8% route), 18 logic levels.

 Constraint Details:

     13.742ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.877ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R23C22B.FCI to     R23C22B.F1 FS00/D01/SLICE_3
ROUTE         1     0.000     R23C22B.F1 to    R23C22B.DI1 FS00/D01/sdiv_11[18] (to FS00/sclk)
                  --------
                   13.742   (45.2% logic, 54.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.893ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[12]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[21]  (to FS00/sclk +)

   Delay:              13.726ns  (47.0% logic, 53.0% route), 20 logic levels.

 Constraint Details:

     13.726ns physical path delay FS00/D01/SLICE_6 to FS00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.893ns

 Physical Path Details:

      Data path FS00/D01/SLICE_6 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C21C.CLK to     R23C21C.Q1 FS00/D01/SLICE_6 (from FS00/sclk)
ROUTE         4     1.273     R23C21C.Q1 to     R22C20D.A1 FS00/D01/sdiv[12]
CTOF_DEL    ---     0.452     R22C20D.A1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C22C.FCI to    R23C22C.FCO FS00/D01/SLICE_2
ROUTE         1     0.000    R23C22C.FCO to    R23C22D.FCI FS00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C22D.FCI to     R23C22D.F0 FS00/D01/SLICE_1
ROUTE         1     0.000     R23C22D.F0 to    R23C22D.DI0 FS00/D01/sdiv_11[21] (to FS00/sclk)
                  --------
                   13.726   (47.0% logic, 53.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C21C.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22D.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[17]  (to FS00/sclk +)

   Delay:              13.690ns  (45.0% logic, 55.0% route), 18 logic levels.

 Constraint Details:

     13.690ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.929ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R23C22B.FCI to     R23C22B.F0 FS00/D01/SLICE_3
ROUTE         1     0.000     R23C22B.F0 to    R23C22B.DI0 FS00/D01/sdiv_11[17] (to FS00/sclk)
                  --------
                   13.690   (45.0% logic, 55.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[2]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[21]  (to FS00/sclk +)

   Delay:              13.673ns  (47.2% logic, 52.8% route), 20 logic levels.

 Constraint Details:

     13.673ns physical path delay FS00/D01/SLICE_11 to FS00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.946ns

 Physical Path Details:

      Data path FS00/D01/SLICE_11 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C20B.CLK to     R23C20B.Q1 FS00/D01/SLICE_11 (from FS00/sclk)
ROUTE         2     1.261     R23C20B.Q1 to     R22C20D.B0 FS00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 FS00/D01/SLICE_62
ROUTE         2     0.618     R22C20D.F0 to     R22C20B.B1 FS00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R22C20B.B1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C22C.FCI to    R23C22C.FCO FS00/D01/SLICE_2
ROUTE         1     0.000    R23C22C.FCO to    R23C22D.FCI FS00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C22D.FCI to     R23C22D.F0 FS00/D01/SLICE_1
ROUTE         1     0.000     R23C22D.F0 to    R23C22D.DI0 FS00/D01/sdiv_11[21] (to FS00/sclk)
                  --------
                   13.673   (47.2% logic, 52.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C20B.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22D.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[13]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[21]  (to FS00/sclk +)

   Delay:              13.661ns  (47.3% logic, 52.7% route), 20 logic levels.

 Constraint Details:

     13.661ns physical path delay FS00/D01/SLICE_5 to FS00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.958ns

 Physical Path Details:

      Data path FS00/D01/SLICE_5 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C21D.CLK to     R23C21D.Q0 FS00/D01/SLICE_5 (from FS00/sclk)
ROUTE         4     1.208     R23C21D.Q0 to     R22C20D.B1 FS00/D01/sdiv[13]
CTOF_DEL    ---     0.452     R22C20D.B1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C22C.FCI to    R23C22C.FCO FS00/D01/SLICE_2
ROUTE         1     0.000    R23C22C.FCO to    R23C22D.FCI FS00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C22D.FCI to     R23C22D.F0 FS00/D01/SLICE_1
ROUTE         1     0.000     R23C22D.F0 to    R23C22D.DI0 FS00/D01/sdiv_11[21] (to FS00/sclk)
                  --------
                   13.661   (47.3% logic, 52.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C21D.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22D.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.987ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[12]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[20]  (to FS00/sclk +)

   Delay:              13.632ns  (46.7% logic, 53.3% route), 19 logic levels.

 Constraint Details:

     13.632ns physical path delay FS00/D01/SLICE_6 to FS00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.987ns

 Physical Path Details:

      Data path FS00/D01/SLICE_6 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C21C.CLK to     R23C21C.Q1 FS00/D01/SLICE_6 (from FS00/sclk)
ROUTE         4     1.273     R23C21C.Q1 to     R22C20D.A1 FS00/D01/sdiv[12]
CTOF_DEL    ---     0.452     R22C20D.A1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C22A.FCI to    R23C22A.FCO FS00/D01/SLICE_4
ROUTE         1     0.000    R23C22A.FCO to    R23C22B.FCI FS00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C22B.FCI to    R23C22B.FCO FS00/D01/SLICE_3
ROUTE         1     0.000    R23C22B.FCO to    R23C22C.FCI FS00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C22C.FCI to     R23C22C.F1 FS00/D01/SLICE_2
ROUTE         1     0.000     R23C22C.F1 to    R23C22C.DI1 FS00/D01/sdiv_11[20] (to FS00/sclk)
                  --------
                   13.632   (46.7% logic, 53.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C21C.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22C.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.023ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[16]  (to FS00/sclk +)

   Delay:              13.596ns  (44.6% logic, 55.4% route), 17 logic levels.

 Constraint Details:

     13.596ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.023ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     1.529     R23C22A.Q0 to     R22C20D.C1 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R22C20D.C1 to     R22C20D.F1 FS00/D01/SLICE_62
ROUTE         1     0.659     R22C20D.F1 to     R22C20B.C1 FS00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R22C20B.C1 to     R22C20B.F1 FS00/D01/SLICE_39
ROUTE         6     1.375     R22C20B.F1 to     R22C19D.C0 FS00/D01/N_3_19
CTOF_DEL    ---     0.452     R22C19D.C0 to     R22C19D.F0 FS00/D01/SLICE_50
ROUTE         1     0.851     R22C19D.F0 to     R21C19A.A1 FS00/D01/sdiv22lt21
CTOF_DEL    ---     0.452     R21C19A.A1 to     R21C19A.F1 FS00/D01/SLICE_41
ROUTE         2     0.618     R21C19A.F1 to     R21C19A.B0 FS00/D01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C19A.B0 to     R21C19A.F0 FS00/D01/SLICE_41
ROUTE         1     0.851     R21C19A.F0 to     R21C18B.A1 FS00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 FS00/D01/SLICE_33
ROUTE         2     0.392     R21C18B.F1 to     R21C18C.C0 FS00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C18C.C0 to     R21C18C.F0 FS00/D01/SLICE_40
ROUTE         1     1.252     R21C18C.F0 to     R23C20A.A0 FS00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R23C20A.A0 to    R23C20A.FCO FS00/D01/SLICE_0
ROUTE         1     0.000    R23C20A.FCO to    R23C20B.FCI FS00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C20B.FCI to    R23C20B.FCO FS00/D01/SLICE_11
ROUTE         1     0.000    R23C20B.FCO to    R23C20C.FCI FS00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C20C.FCI to    R23C20C.FCO FS00/D01/SLICE_10
ROUTE         1     0.000    R23C20C.FCO to    R23C20D.FCI FS00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C20D.FCI to    R23C20D.FCO FS00/D01/SLICE_9
ROUTE         1     0.000    R23C20D.FCO to    R23C21A.FCI FS00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C21A.FCI to    R23C21A.FCO FS00/D01/SLICE_8
ROUTE         1     0.000    R23C21A.FCO to    R23C21B.FCI FS00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C21B.FCI to    R23C21B.FCO FS00/D01/SLICE_7
ROUTE         1     0.000    R23C21B.FCO to    R23C21C.FCI FS00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C21C.FCI to    R23C21C.FCO FS00/D01/SLICE_6
ROUTE         1     0.000    R23C21C.FCO to    R23C21D.FCI FS00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C21D.FCI to    R23C21D.FCO FS00/D01/SLICE_5
ROUTE         1     0.000    R23C21D.FCO to    R23C22A.FCI FS00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R23C22A.FCI to     R23C22A.F1 FS00/D01/SLICE_4
ROUTE         1     0.000     R23C22A.F1 to    R23C22A.DI1 FS00/D01/sdiv_11[16] (to FS00/sclk)
                  --------
                   13.596   (44.6% logic, 55.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.761MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FS00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   70.761 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: en0_c   Source: en0.PAD   Loads: 11
   No transfer within this clock domain is found

Clock Domain: clk0_c   Source: FS00/D01/SLICE_24.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: FS00/sclk   Source: FS00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FS00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 402 connections (83.92% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jun 01 22:45:47 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o fsmoore00_fsmoore0.twr -gui -msgset C:/Users/braya/Downloads/Arquitectura de computadoras/09-Project3erParcial/fsmoore00/promote.xml fsmoore00_fsmoore0.ncd fsmoore00_fsmoore0.prf 
Design file:     fsmoore00_fsmoore0.ncd
Preference file: fsmoore00_fsmoore0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "FS00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "FS00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[19]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[19]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_2 to FS00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_2 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22C.CLK to     R23C22C.Q0 FS00/D01/SLICE_2 (from FS00/sclk)
ROUTE         7     0.132     R23C22C.Q0 to     R23C22C.A0 FS00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R23C22C.A0 to     R23C22C.F0 FS00/D01/SLICE_2
ROUTE         1     0.000     R23C22C.F0 to    R23C22C.DI0 FS00/D01/sdiv_11[19] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[15]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[15]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_4 to FS00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_4 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22A.CLK to     R23C22A.Q0 FS00/D01/SLICE_4 (from FS00/sclk)
ROUTE         4     0.132     R23C22A.Q0 to     R23C22A.A0 FS00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R23C22A.A0 to     R23C22A.F0 FS00/D01/SLICE_4
ROUTE         1     0.000     R23C22A.F0 to    R23C22A.DI0 FS00/D01/sdiv_11[15] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22A.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[11]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[11]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_6 to FS00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_6 to FS00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21C.CLK to     R23C21C.Q0 FS00/D01/SLICE_6 (from FS00/sclk)
ROUTE         3     0.132     R23C21C.Q0 to     R23C21C.A0 FS00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R23C21C.A0 to     R23C21C.F0 FS00/D01/SLICE_6
ROUTE         1     0.000     R23C21C.F0 to    R23C21C.DI0 FS00/D01/sdiv_11[11] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[1]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[1]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_11 to FS00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_11 to FS00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C20B.CLK to     R23C20B.Q0 FS00/D01/SLICE_11 (from FS00/sclk)
ROUTE         2     0.132     R23C20B.Q0 to     R23C20B.A0 FS00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R23C20B.A0 to     R23C20B.F0 FS00/D01/SLICE_11
ROUTE         1     0.000     R23C20B.F0 to    R23C20B.DI0 FS00/D01/sdiv_11[1] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C20B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C20B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[17]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[17]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_3 to FS00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_3 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22B.CLK to     R23C22B.Q0 FS00/D01/SLICE_3 (from FS00/sclk)
ROUTE         7     0.132     R23C22B.Q0 to     R23C22B.A0 FS00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R23C22B.A0 to     R23C22B.F0 FS00/D01/SLICE_3
ROUTE         1     0.000     R23C22B.F0 to    R23C22B.DI0 FS00/D01/sdiv_11[17] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/oscout  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/oscout  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_24 to FS00/D01/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_24 to FS00/D01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19A.CLK to      R2C19A.Q0 FS00/D01/SLICE_24 (from FS00/sclk)
ROUTE        14     0.132      R2C19A.Q0 to      R2C19A.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19A.A0 to      R2C19A.F0 FS00/D01/SLICE_24
ROUTE         1     0.000      R2C19A.F0 to     R2C19A.DI0 FS00/D01/oscout_0 (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19A.CLK FS00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19A.CLK FS00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[13]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[13]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_5 to FS00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_5 to FS00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21D.CLK to     R23C21D.Q0 FS00/D01/SLICE_5 (from FS00/sclk)
ROUTE         4     0.132     R23C21D.Q0 to     R23C21D.A0 FS00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R23C21D.A0 to     R23C21D.F0 FS00/D01/SLICE_5
ROUTE         1     0.000     R23C21D.F0 to    R23C21D.DI0 FS00/D01/sdiv_11[13] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21D.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21D.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[18]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[18]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_3 to FS00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_3 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C22B.CLK to     R23C22B.Q1 FS00/D01/SLICE_3 (from FS00/sclk)
ROUTE         6     0.132     R23C22B.Q1 to     R23C22B.A1 FS00/D01/sdiv[18]
CTOF_DEL    ---     0.101     R23C22B.A1 to     R23C22B.F1 FS00/D01/SLICE_3
ROUTE         1     0.000     R23C22B.F1 to    R23C22B.DI1 FS00/D01/sdiv_11[18] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C22B.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[4]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[4]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_10 to FS00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_10 to FS00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C20C.CLK to     R23C20C.Q1 FS00/D01/SLICE_10 (from FS00/sclk)
ROUTE         2     0.132     R23C20C.Q1 to     R23C20C.A1 FS00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R23C20C.A1 to     R23C20C.F1 FS00/D01/SLICE_10
ROUTE         1     0.000     R23C20C.F1 to    R23C20C.DI1 FS00/D01/sdiv_11[4] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C20C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C20C.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/D01/sdiv[7]  (from FS00/sclk +)
   Destination:    FF         Data in        FS00/D01/sdiv[7]  (to FS00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/D01/SLICE_8 to FS00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/D01/SLICE_8 to FS00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C21A.CLK to     R23C21A.Q0 FS00/D01/SLICE_8 (from FS00/sclk)
ROUTE         2     0.132     R23C21A.Q0 to     R23C21A.A0 FS00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R23C21A.A0 to     R23C21A.F0 FS00/D01/SLICE_8
ROUTE         1     0.000     R23C21A.F0 to    R23C21A.DI0 FS00/D01/sdiv_11[7] (to FS00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21A.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/D00/OSCInst0 to FS00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R23C21A.CLK FS00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FS00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: en0_c   Source: en0.PAD   Loads: 11
   No transfer within this clock domain is found

Clock Domain: clk0_c   Source: FS00/D01/SLICE_24.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: FS00/sclk   Source: FS00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FS00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 402 connections (83.92% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
