m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/simulation/modelsim
vhalf_adder
Z1 !s110 1703025066
!i10b 1
!s100 baGXI<]Kbl8nKMVJi=Jbb2
ICJVKMSEMn]P5L`LI;SGd50
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1703024974
8C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder.v
FC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1703025066.000000
!s107 C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder|C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder
Z7 tCvgOpt 0
vhalf_adder_tb
R1
!i10b 1
!s100 ?FLiMl[Gf<jV=[eEmKRzc1
IQiC73=2On52An71IAVn9B0
R2
R0
w1703024930
8C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder_tb.v
FC:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder|C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/half_adder/half_adder_tb.v|
!i113 1
R5
R6
R7
