#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jul  3 14:45:21 2024
# Process ID: 20288
# Current directory: C:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.runs/AES_CBC_128_design_AES_CBC_128_0_0_synth_1
# Command line: vivado.exe -log AES_CBC_128_design_AES_CBC_128_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_CBC_128_design_AES_CBC_128_0_0.tcl
# Log file: C:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.runs/AES_CBC_128_design_AES_CBC_128_0_0_synth_1/AES_CBC_128_design_AES_CBC_128_0_0.vds
# Journal file: C:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.runs/AES_CBC_128_design_AES_CBC_128_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source AES_CBC_128_design_AES_CBC_128_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/ip_repo/AES_CBC_128_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top AES_CBC_128_design_AES_CBC_128_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AES_CBC_128_design_AES_CBC_128_0_0' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ip/AES_CBC_128_design_AES_CBC_128_0_0/synth/AES_CBC_128_design_AES_CBC_128_0_0.vhd:73]
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'AES_CBC_128' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:5' bound to instance 'U0' of component 'AES_CBC_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ip/AES_CBC_128_design_AES_CBC_128_0_0/synth/AES_CBC_128_design_AES_CBC_128_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'AES_CBC_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:30]
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter KEY_SIZE bound to: 128 - type: integer 
	Parameter Nb bound to: 4 - type: integer 
	Parameter Nr bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'KeyExpansion_128' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/KeyExpansion_128.vhd:6' bound to instance 'key_expansion_128' of component 'KeyExpansion_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:142]
INFO: [Synth 8-638] synthesizing module 'KeyExpansion_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/KeyExpansion_128.vhd:22]
	Parameter KEY_SIZE bound to: 128 - type: integer 
	Parameter Nb bound to: 4 - type: integer 
	Parameter Nr bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KeyExpansion_128' (1#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/KeyExpansion_128.vhd:22]
INFO: [Synth 8-3491] module 'Encrypt_128' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:6' bound to instance 'encryption' of component 'Encrypt_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Encrypt_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:21]
INFO: [Synth 8-3491] module 'InitialRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundEncryption.vhd:4' bound to instance 'round0' of component 'InitialRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:130]
INFO: [Synth 8-638] synthesizing module 'InitialRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundEncryption.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'InitialRoundEncryption' (2#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundEncryption.vhd:18]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round1' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:21]
INFO: [Synth 8-3491] module 'MixColumns' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:4' bound to instance 'mix_columns' of component 'MixColumns' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:184]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:11]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm0' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:22]
INFO: [Synth 8-638] synthesizing module 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MixColumns8' (3#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:11]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm1' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:29]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm2' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:36]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm3' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:43]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm4' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:51]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm5' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:58]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm6' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:65]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm7' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:72]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm8' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:80]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm9' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:87]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm10' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:94]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm11' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:101]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm12' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:108]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm13' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:115]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm14' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:122]
INFO: [Synth 8-3491] module 'MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns8.vhd:4' bound to instance 'm15' of component 'MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (4#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MixColumns.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MainRoundEncryption' (5#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:21]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round2' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:157]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round3' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:171]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round4' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:185]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round5' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:199]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round6' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:213]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round7' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:227]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round8' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:241]
INFO: [Synth 8-3491] module 'MainRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundEncryption.vhd:6' bound to instance 'round9' of component 'MainRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:255]
INFO: [Synth 8-3491] module 'FinalRoundEncryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundEncryption.vhd:6' bound to instance 'round10' of component 'FinalRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:269]
INFO: [Synth 8-638] synthesizing module 'FinalRoundEncryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundEncryption.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FinalRoundEncryption' (6#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundEncryption.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Encrypt_128' (7#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Encrypt_128.vhd:21]
INFO: [Synth 8-3491] module 'Decrypt_128' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:6' bound to instance 'decryption' of component 'Decrypt_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Decrypt_128' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:21]
INFO: [Synth 8-3491] module 'InitialRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundDecryption.vhd:4' bound to instance 'round0' of component 'InitialRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:130]
INFO: [Synth 8-638] synthesizing module 'InitialRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundDecryption.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'InitialRoundDecryption' (8#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/InitialRoundDecryption.vhd:18]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round1' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:21]
INFO: [Synth 8-3491] module 'Inv_MixColumns' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:4' bound to instance 'inverse_mix_columns' of component 'Inv_MixColumns' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Inv_MixColumns' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:11]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm0' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Inv_MixColumns8' (9#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:11]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm1' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:32]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm2' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:39]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm3' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:46]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm4' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:53]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm5' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:60]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm6' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:67]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm7' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:74]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm8' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:81]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm9' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:88]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm10' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:95]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm11' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:102]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm12' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:109]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm13' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:116]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm14' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:123]
INFO: [Synth 8-3491] module 'Inv_MixColumns8' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns8.vhd:4' bound to instance 'm15' of component 'Inv_MixColumns8' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Inv_MixColumns' (10#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Inv_MixColumns.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MainRoundDecryption' (11#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:21]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round2' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:157]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round3' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:171]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round4' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:185]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round5' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:199]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round6' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:213]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round7' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:227]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round8' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:241]
INFO: [Synth 8-3491] module 'MainRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/MainRoundDecryption.vhd:6' bound to instance 'round9' of component 'MainRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:255]
INFO: [Synth 8-3491] module 'FinalRoundDecryption' declared at 'c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundDecryption.vhd:6' bound to instance 'round10' of component 'FinalRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:269]
INFO: [Synth 8-638] synthesizing module 'FinalRoundDecryption' [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundDecryption.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FinalRoundDecryption' (12#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/FinalRoundDecryption.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Decrypt_128' (13#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/Decrypt_128.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AES_CBC_128' (14#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ipshared/0c7f/src/AES_CBC_128.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'AES_CBC_128_design_AES_CBC_128_0_0' (15#1) [c:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.srcs/sources_1/bd/AES_CBC_128_design/ip/AES_CBC_128_design_AES_CBC_128_0_0/synth/AES_CBC_128_design_AES_CBC_128_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1226.312 ; gain = 153.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1226.312 ; gain = 153.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1226.312 ; gain = 153.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1226.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1365.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1378.676 ; gain = 12.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1378.676 ; gain = 305.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1378.676 ; gain = 305.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1378.676 ; gain = 305.609
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AES_CBC_128'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'AES_CBC_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             read_inputs |                            00010 |                              010
           wait_for_keys |                            00100 |                              001
                 waiting |                            01000 |                              011
           write_outputs |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'AES_CBC_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             read_inputs |                            00010 |                              010
           wait_for_keys |                            00100 |                              001
                 waiting |                            01000 |                              011
           write_outputs |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AES_CBC_128'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1378.676 ; gain = 305.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 24    
	   3 Input     32 Bit         XORs := 10    
	   2 Input     32 Bit         XORs := 30    
	   2 Input      8 Bit         XORs := 2192  
	   8 Input      8 Bit         XORs := 144   
	   2 Input      1 Bit         XORs := 144   
	   5 Input      1 Bit         XORs := 576   
	   6 Input      1 Bit         XORs := 432   
	   4 Input      1 Bit         XORs := 144   
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 87    
	               32 Bit    Registers := 208   
	                8 Bit    Registers := 340   
	                1 Bit    Registers := 217   
+---ROMs : 
	                    ROMs := 350   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1728  
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 1378.676 ; gain = 305.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------+-------------------------------+---------------+----------------+
|Module Name                        | RTL Object                    | Depth x Width | Implemented As | 
+-----------------------------------+-------------------------------+---------------+----------------+
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|KeyExpansion_128                   | sbox_ram[255]                 | 256x8         | LUT            | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|Decrypt_128                        | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|MainRoundEncryption                | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | input_block_sig_reg_rep       | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|FinalRoundEncryption               | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w3_reg_rep  | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w7_reg_rep  | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w11_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w15_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w19_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w23_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w27_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w31_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w35_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | key_expansion_128/w39_reg_rep | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|AES_CBC_128_design_AES_CBC_128_0_0 | sel                           | 256x8         | Block RAM      | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|FinalRoundDecryption               | inv_sbox_ram[255]             | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round1/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round2/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round3/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
|Decrypt_128                        | round4/inv_sbox_ram[255]      | 256x8         | LUT            | 
+-----------------------------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 1431.426 ; gain = 358.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 1431.648 ; gain = 358.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/sel__18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:45 . Memory (MB): peak = 1451.773 ; gain = 378.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:02:52 . Memory (MB): peak = 1451.953 ; gain = 378.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:02:52 . Memory (MB): peak = 1451.953 ; gain = 378.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:02:55 . Memory (MB): peak = 1451.953 ; gain = 378.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:02:55 . Memory (MB): peak = 1451.953 ; gain = 378.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:02:55 . Memory (MB): peak = 1451.977 ; gain = 378.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 1451.977 ; gain = 378.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/decryption/round10/sel[7]       | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/decryption/sel[7]__15           | 3      | 384   | NO           | NO                 | YES               | 384    | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c3_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c4_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c5_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c6_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c7_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c8_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c9_reg[31]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c10_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c11_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c12_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c13_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c14_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c15_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c16_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c17_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c18_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c19_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c20_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c21_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c22_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c23_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c24_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c25_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c26_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c27_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c28_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c29_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c30_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c31_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c32_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c33_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c34_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c35_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c36_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c37_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c38_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/c39_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/key_expansion_128/valid_out_reg | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/decryption/round10/valid_3_reg  | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/decryption/round10/last_3_reg   | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/encryption/round10/valid_3_reg  | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|AES_CBC_128_design_AES_CBC_128_0_0 | U0/encryption/round10/last_3_reg   | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+-----------------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |  4657|
|3     |LUT3     |   146|
|4     |LUT4     |   297|
|5     |LUT5     |  1326|
|6     |LUT6     |  4403|
|7     |MUXF7    |  1281|
|8     |MUXF8    |   640|
|9     |RAMB18E1 |   140|
|12    |SRL16E   |  1696|
|13    |SRLC32E  |    10|
|14    |FDRE     | 11883|
|15    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 1451.977 ; gain = 378.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:02:44 . Memory (MB): peak = 1451.977 ; gain = 226.547
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 1451.977 ; gain = 378.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.702 . Memory (MB): peak = 1463.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1463.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:15 . Memory (MB): peak = 1463.992 ; gain = 390.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.runs/AES_CBC_128_design_AES_CBC_128_0_0_synth_1/AES_CBC_128_design_AES_CBC_128_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.992 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1463.992 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AES_CBC_128_design_AES_CBC_128_0_0, cache-ID = 1a319831f18b7f6d
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/AES_CBC_128_ip_check/AES_CBC_128_ip_check.runs/AES_CBC_128_design_AES_CBC_128_0_0_synth_1/AES_CBC_128_design_AES_CBC_128_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1463.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file AES_CBC_128_design_AES_CBC_128_0_0_utilization_synth.rpt -pb AES_CBC_128_design_AES_CBC_128_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1463.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 14:49:18 2024...
