$date
	Thu Oct 02 13:25:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f_o_ce $end
$var wire 32 " f_o_instr [31:0] $end
$var wire 32 # f_o_pc [31:0] $end
$var reg 1 $ f_clk $end
$var reg 1 % f_i_ce $end
$var reg 1 & f_rst $end
$var integer 32 ' i [31:0] $end
$scope module f $end
$var wire 1 ( f_clk $end
$var wire 1 ) f_i_ack $end
$var wire 1 * f_i_ce $end
$var wire 32 + f_i_instr [31:0] $end
$var wire 1 , f_i_last $end
$var wire 1 - f_rst $end
$var reg 1 . f_o_ce $end
$var reg 32 / f_o_instr [31:0] $end
$var reg 32 0 f_o_pc [31:0] $end
$var reg 1 1 f_o_syn $end
$scope module t $end
$var wire 1 ( t_clk $end
$var wire 1 2 t_i_syn $end
$var wire 1 - t_rst $end
$var integer 32 3 counter [31:0] $end
$var reg 1 4 t_o_ack $end
$var reg 32 5 t_o_instr [31:0] $end
$var reg 1 6 t_o_last $end
$upscope $end
$upscope $end
$scope task display $end
$var integer 32 7 counter [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 8 counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 8
bx 7
06
b0 5
04
b0 3
02
01
b0 0
b0 /
0.
0-
0,
b0 +
x*
0)
0(
bx '
0&
x%
0$
b0 #
b0 "
0!
$end
#5
1$
1(
#10
0$
0(
#15
b100 0
b100 #
11
12
b0 '
1%
1*
b11 7
1&
1-
1$
1(
#20
0$
0(
#25
b1000 0
b1000 #
14
1)
16
1,
b101001000001000000000000 5
b101001000001000000000000 +
b1 '
1$
1(
#30
0$
0(
#35
b1100 0
b1100 #
1.
1!
01
02
b101001000001000000000000 /
b101001000001000000000000 "
b10 '
1$
1(
#40
0$
0(
#45
b10000 0
b10000 #
01
02
06
0,
04
0)
b11 '
1$
1(
#50
0$
0(
#55
b0 0
b0 #
b0 /
b0 "
0.
0!
0%
0*
1$
1(
#60
0$
0(
#65
1$
1(
#70
0$
0(
#75
1$
1(
