Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 28 16:52:17 2021
| Host         : DESKTOP-U5OEAVQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-16  Warning           Large setup violation                                             2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (16)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: displayEngine/Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (16)
-------------------------------
 There are 16 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.357       -2.938                      3                   29        0.171        0.000                      0                   29        0.345        0.000                       0                    24  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0    {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0_1  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         19.922        0.000                      0                   26        0.249        0.000                      0                   26       12.000        0.000                       0                    16  
  clk_out2_clk_wiz_0                                                                                                                                                      0.345        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       19.924        0.000                      0                   26        0.249        0.000                      0                   26       12.000        0.000                       0                    16  
  clk_out2_clk_wiz_0_1                                                                                                                                                    0.345        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         19.922        0.000                      0                   26        0.171        0.000                      0                   26  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -1.357       -2.938                      3                    3        0.180        0.000                      0                    3  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.356       -2.934                      3                    3        0.181        0.000                      0                    3  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       19.922        0.000                      0                   26        0.171        0.000                      0                   26  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.357       -2.938                      3                    3        0.180        0.000                      0                    3  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -1.356       -2.934                      3                    3        0.181        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             20.356ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.160     1.771    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 20.356    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.378ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.828ns (20.249%)  route 3.261ns (79.751%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.138     1.750    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 20.378    

Slack (MET) :             20.673ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.675%)  route 2.992ns (78.325%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          0.869     1.481    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.388    22.661    
                         clock uncertainty           -0.078    22.583    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    22.154    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 20.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=6, routed)           0.114    -0.274    displayEngine/Hcounter/h_count[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.175 r  displayEngine/Hcounter/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    displayEngine/Hcounter/data0[10]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  displayEngine/Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    displayEngine/Hcounter/data0[7]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.408    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.961%)  route 0.225ns (55.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT5 (Prop_lut5_I3_O)        0.043    -0.107 r  displayEngine/Hcounter/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    displayEngine/Hcounter/data0[4]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.392    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  displayEngine/Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    displayEngine/Hcounter/data0[6]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.091    -0.424    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT5 (Prop_lut5_I3_O)        0.042    -0.116 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    displayEngine/Hcounter/data0[9]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.408    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.045    -0.105 r  displayEngine/Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    displayEngine/Hcounter/data0[3]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.407    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    displayEngine/Hcounter/data0[8]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.424    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.897%)  route 0.178ns (44.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[4]/Q
                         net (fo=9, routed)           0.178    -0.209    displayEngine/Hcounter/h_count[4]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.098    -0.111 r  displayEngine/Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    displayEngine/Hcounter/data0[5]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.404     0.030    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.075    displayEngine/Hcounter/h_count_0[0]
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.597%)  route 0.422ns (69.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.268    -0.107    displayEngine/Hcounter/h_count[0]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.062 r  displayEngine/Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.154     0.093    displayEngine/Hcounter/data0[1]
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.070    -0.429    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clockModule/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    displayEngine/Hcounter/h_count_reg[2]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    displayEngine/Hcounter/h_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    displayEngine/Hcounter/h_count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clockModule/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y141    displayEngine/Hsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y142    displayEngine/Vsync_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             19.924ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.924    

Slack (MET) :             20.358ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.160     1.771    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 20.358    

Slack (MET) :             20.376ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.376    

Slack (MET) :             20.376ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.376    

Slack (MET) :             20.379ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.828ns (20.249%)  route 3.261ns (79.751%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.138     1.750    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.077    22.558    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    22.129    displayEngine/Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 20.379    

Slack (MET) :             20.674ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.675%)  route 2.992ns (78.325%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          0.869     1.481    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.388    22.661    
                         clock uncertainty           -0.077    22.584    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    22.155    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 20.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=6, routed)           0.114    -0.274    displayEngine/Hcounter/h_count[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.175 r  displayEngine/Hcounter/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    displayEngine/Hcounter/data0[10]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  displayEngine/Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    displayEngine/Hcounter/data0[7]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.408    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.961%)  route 0.225ns (55.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT5 (Prop_lut5_I3_O)        0.043    -0.107 r  displayEngine/Hcounter/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    displayEngine/Hcounter/data0[4]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.392    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  displayEngine/Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    displayEngine/Hcounter/data0[6]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.091    -0.424    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT5 (Prop_lut5_I3_O)        0.042    -0.116 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    displayEngine/Hcounter/data0[9]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.408    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.045    -0.105 r  displayEngine/Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    displayEngine/Hcounter/data0[3]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.407    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    displayEngine/Hcounter/data0[8]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.424    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.897%)  route 0.178ns (44.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[4]/Q
                         net (fo=9, routed)           0.178    -0.209    displayEngine/Hcounter/h_count[4]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.098    -0.111 r  displayEngine/Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    displayEngine/Hcounter/data0[5]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.404     0.030    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.075    displayEngine/Hcounter/h_count_0[0]
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.423    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.597%)  route 0.422ns (69.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.268    -0.107    displayEngine/Hcounter/h_count[0]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.062 r  displayEngine/Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.154     0.093    displayEngine/Hcounter/data0[1]
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.070    -0.429    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clockModule/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    displayEngine/Hcounter/h_count_reg[2]_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    displayEngine/Hcounter/h_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    displayEngine/Hcounter/h_count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X0Y140    displayEngine/Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y142    displayEngine/Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y140    displayEngine/Hcounter/h_count_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y139    displayEngine/Hcounter/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clockModule/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y141    displayEngine/Hsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y142    displayEngine/Vsync_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y141    displayEngine/Hsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y142    displayEngine/Vsync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             20.356ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.160     1.771    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 20.356    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.378ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.828ns (20.249%)  route 3.261ns (79.751%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.138     1.750    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 20.378    

Slack (MET) :             20.673ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.675%)  route 2.992ns (78.325%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          0.869     1.481    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.388    22.661    
                         clock uncertainty           -0.078    22.583    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    22.154    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 20.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=6, routed)           0.114    -0.274    displayEngine/Hcounter/h_count[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.175 r  displayEngine/Hcounter/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    displayEngine/Hcounter/data0[10]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  displayEngine/Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    displayEngine/Hcounter/data0[7]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.330    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.961%)  route 0.225ns (55.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT5 (Prop_lut5_I3_O)        0.043    -0.107 r  displayEngine/Hcounter/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    displayEngine/Hcounter/data0[4]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.314    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  displayEngine/Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    displayEngine/Hcounter/data0[6]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.091    -0.346    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT5 (Prop_lut5_I3_O)        0.042    -0.116 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    displayEngine/Hcounter/data0[9]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.330    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.045    -0.105 r  displayEngine/Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    displayEngine/Hcounter/data0[3]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.329    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    displayEngine/Hcounter/data0[8]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.346    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.897%)  route 0.178ns (44.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[4]/Q
                         net (fo=9, routed)           0.178    -0.209    displayEngine/Hcounter/h_count[4]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.098    -0.111 r  displayEngine/Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    displayEngine/Hcounter/data0[5]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.404     0.030    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.075    displayEngine/Hcounter/h_count_0[0]
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.597%)  route 0.422ns (69.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.268    -0.107    displayEngine/Hcounter/h_count[0]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.062 r  displayEngine/Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.154     0.093    displayEngine/Hcounter/data0[1]
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.070    -0.351    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.357ns,  Total Violation       -2.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.704ns (23.262%)  route 2.322ns (76.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          1.038    -0.846    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.124    -0.722 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.305    -0.417    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.124    -0.293 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.979     0.686    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429    -0.671    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.312%)  route 2.204ns (72.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           0.855    -1.029    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.905 r  displayEngine/Hcounter/Hsync_i_8/O
                         net (fo=1, routed)           0.162    -0.744    displayEngine/Hcounter/Hsync_i_8_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.620 r  displayEngine/Hcounter/Hsync_i_5/O
                         net (fo=1, routed)           0.574    -0.045    displayEngine/Hcounter/Hsync_i_5_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I1_O)        0.124     0.079 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.613     0.692    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.205    -0.447    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           1.118    -0.766    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.124    -0.642 r  displayEngine/Hcounter/Hsync_i_4/O
                         net (fo=1, routed)           0.748     0.106    displayEngine/Hcounter/Hsync_i_4_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124     0.230 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.230    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.029    -0.213    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                 -0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.230%)  route 0.559ns (70.770%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=5, routed)           0.346    -0.028    displayEngine/Hcounter/h_count[10]
    SLICE_X1Y141         LUT3 (Prop_lut3_I2_O)        0.045     0.017 r  displayEngine/Hcounter/Hsync_i_9/O
                         net (fo=1, routed)           0.213     0.230    displayEngine/Hcounter/Hsync_i_9_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.045     0.275 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.275    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091     0.095    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.515%)  route 0.458ns (66.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.216    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 f  displayEngine/Hcounter/Hsync_i_7/O
                         net (fo=1, routed)           0.097    -0.074    displayEngine/Hcounter/Hsync_i_7_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.203     0.174    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.991%)  route 0.658ns (74.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[3]/Q
                         net (fo=10, routed)          0.105    -0.270    displayEngine/Hcounter/h_count[3]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.120    -0.104    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.059 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.433     0.374    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_R)        -0.018    -0.014    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.356ns,  Total Violation       -2.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.704ns (23.262%)  route 2.322ns (76.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          1.038    -0.846    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.124    -0.722 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.305    -0.417    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.124    -0.293 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.979     0.686    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429    -0.669    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.312%)  route 2.204ns (72.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           0.855    -1.029    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.905 r  displayEngine/Hcounter/Hsync_i_8/O
                         net (fo=1, routed)           0.162    -0.744    displayEngine/Hcounter/Hsync_i_8_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.620 r  displayEngine/Hcounter/Hsync_i_5/O
                         net (fo=1, routed)           0.574    -0.045    displayEngine/Hcounter/Hsync_i_5_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I1_O)        0.124     0.079 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.613     0.692    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.205    -0.445    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 -1.137    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           1.118    -0.766    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.124    -0.642 r  displayEngine/Hcounter/Hsync_i_4/O
                         net (fo=1, routed)           0.748     0.106    displayEngine/Hcounter/Hsync_i_4_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124     0.230 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.230    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.029    -0.211    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                 -0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.230%)  route 0.559ns (70.770%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=5, routed)           0.346    -0.028    displayEngine/Hcounter/h_count[10]
    SLICE_X1Y141         LUT3 (Prop_lut3_I2_O)        0.045     0.017 r  displayEngine/Hcounter/Hsync_i_9/O
                         net (fo=1, routed)           0.213     0.230    displayEngine/Hcounter/Hsync_i_9_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.045     0.275 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.275    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091     0.094    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.515%)  route 0.458ns (66.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.216    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 f  displayEngine/Hcounter/Hsync_i_7/O
                         net (fo=1, routed)           0.097    -0.074    displayEngine/Hcounter/Hsync_i_7_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.203     0.174    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_CE)       -0.039    -0.036    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.991%)  route 0.658ns (74.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[3]/Q
                         net (fo=10, routed)          0.105    -0.270    displayEngine/Hcounter/h_count[3]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.120    -0.104    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.059 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.433     0.374    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_R)        -0.018    -0.015    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             19.922ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.828ns (18.219%)  route 3.717ns (81.781%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.594     2.206    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -2.206    
  -------------------------------------------------------------------
                         slack                                 19.922    

Slack (MET) :             20.356ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.160     1.771    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 20.356    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.374ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.232%)  route 3.265ns (79.768%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.142     1.753    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]_replica/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y140         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 20.374    

Slack (MET) :             20.378ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.828ns (20.249%)  route 3.261ns (79.751%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          1.138     1.750    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.078    22.557    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    22.128    displayEngine/Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 20.378    

Slack (MET) :             20.673ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.828ns (21.675%)  route 2.992ns (78.325%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.708    -2.339    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.856    -1.027    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -0.903 f  displayEngine/Hcounter/Hsync_i_6/O
                         net (fo=2, routed)           0.598    -0.305    displayEngine/Hcounter/Hsync_i_6_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.124    -0.181 f  displayEngine/Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           0.669     0.488    displayEngine/Hcounter/h_count[10]_i_3_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.124     0.612 r  displayEngine/Hcounter/h_count[10]_i_1/O
                         net (fo=13, routed)          0.869     1.481    displayEngine/Hcounter/h_count[10]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.388    22.661    
                         clock uncertainty           -0.078    22.583    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.429    22.154    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 20.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[9]/Q
                         net (fo=6, routed)           0.114    -0.274    displayEngine/Hcounter/h_count[9]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.175 r  displayEngine/Hcounter/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    displayEngine/Hcounter/data0[10]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  displayEngine/Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    displayEngine/Hcounter/data0[7]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.330    displayEngine/Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.961%)  route 0.225ns (55.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT5 (Prop_lut5_I3_O)        0.043    -0.107 r  displayEngine/Hcounter/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    displayEngine/Hcounter/data0[4]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.107    -0.314    displayEngine/Hcounter/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[6]/Q
                         net (fo=9, routed)           0.193    -0.182    displayEngine/Hcounter/h_count[6]
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  displayEngine/Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    displayEngine/Hcounter/data0[6]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.091    -0.346    displayEngine/Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT5 (Prop_lut5_I3_O)        0.042    -0.116 r  displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    displayEngine/Hcounter/data0[9]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.330    displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    displayEngine/Hcounter/clk_out1
    SLICE_X3Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  displayEngine/Hcounter/h_count_reg[2]/Q
                         net (fo=7, routed)           0.225    -0.150    displayEngine/Hcounter/h_count[2]
    SLICE_X1Y140         LUT4 (Prop_lut4_I0_O)        0.045    -0.105 r  displayEngine/Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    displayEngine/Hcounter/data0[3]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.329    displayEngine/Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[8]/Q
                         net (fo=7, routed)           0.216    -0.158    displayEngine/Hcounter/h_count[8]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045    -0.113 r  displayEngine/Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    displayEngine/Hcounter/data0[8]
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091    -0.346    displayEngine/Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.897%)  route 0.178ns (44.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  displayEngine/Hcounter/h_count_reg[4]/Q
                         net (fo=9, routed)           0.178    -0.209    displayEngine/Hcounter/h_count[4]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.098    -0.111 r  displayEngine/Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    displayEngine/Hcounter/data0[5]
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.510%)  route 0.404ns (68.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.404     0.030    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT1 (Prop_lut1_I0_O)        0.045     0.075 r  displayEngine/Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.075    displayEngine/Hcounter/h_count_0[0]
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.078    -0.437    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.092    -0.345    displayEngine/Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.597%)  route 0.422ns (69.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.268    -0.107    displayEngine/Hcounter/h_count[0]
    SLICE_X1Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.062 r  displayEngine/Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.154     0.093    displayEngine/Hcounter/data0[1]
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    displayEngine/Hcounter/clk_out1
    SLICE_X3Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.078    -0.421    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.070    -0.351    displayEngine/Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -1.357ns,  Total Violation       -2.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.704ns (23.262%)  route 2.322ns (76.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          1.038    -0.846    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.124    -0.722 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.305    -0.417    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.124    -0.293 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.979     0.686    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429    -0.671    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.312%)  route 2.204ns (72.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           0.855    -1.029    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.905 r  displayEngine/Hcounter/Hsync_i_8/O
                         net (fo=1, routed)           0.162    -0.744    displayEngine/Hcounter/Hsync_i_8_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.620 r  displayEngine/Hcounter/Hsync_i_5/O
                         net (fo=1, routed)           0.574    -0.045    displayEngine/Hcounter/Hsync_i_5_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I1_O)        0.124     0.079 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.613     0.692    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.205    -0.447    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           1.118    -0.766    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.124    -0.642 r  displayEngine/Hcounter/Hsync_i_4/O
                         net (fo=1, routed)           0.748     0.106    displayEngine/Hcounter/Hsync_i_4_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124     0.230 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.230    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.198    -0.242    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.029    -0.213    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                 -0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.230%)  route 0.559ns (70.770%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=5, routed)           0.346    -0.028    displayEngine/Hcounter/h_count[10]
    SLICE_X1Y141         LUT3 (Prop_lut3_I2_O)        0.045     0.017 r  displayEngine/Hcounter/Hsync_i_9/O
                         net (fo=1, routed)           0.213     0.230    displayEngine/Hcounter/Hsync_i_9_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.045     0.275 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.275    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091     0.095    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.515%)  route 0.458ns (66.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.216    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 f  displayEngine/Hcounter/Hsync_i_7/O
                         net (fo=1, routed)           0.097    -0.074    displayEngine/Hcounter/Hsync_i_7_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.203     0.174    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.991%)  route 0.658ns (74.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[3]/Q
                         net (fo=10, routed)          0.105    -0.270    displayEngine/Hcounter/h_count[3]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.120    -0.104    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.059 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.433     0.374    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X1Y141         FDRE (Hold_fdre_C_R)        -0.018    -0.014    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -1.356ns,  Total Violation       -2.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.704ns (23.262%)  route 2.322ns (76.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          1.038    -0.846    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I2_O)        0.124    -0.722 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.305    -0.417    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.124    -0.293 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.979     0.686    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429    -0.669    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.312%)  route 2.204ns (72.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           0.855    -1.029    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.905 r  displayEngine/Hcounter/Hsync_i_8/O
                         net (fo=1, routed)           0.162    -0.744    displayEngine/Hcounter/Hsync_i_8_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I1_O)        0.124    -0.620 r  displayEngine/Hcounter/Hsync_i_5/O
                         net (fo=1, routed)           0.574    -0.045    displayEngine/Hcounter/Hsync_i_5_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I1_O)        0.124     0.079 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.613     0.692    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_CE)      -0.205    -0.445    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 -1.137    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 displayEngine/Hcounter/h_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 0.549 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    displayEngine/Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  displayEngine/Hcounter/h_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  displayEngine/Hcounter/h_count_reg[2]_replica/Q
                         net (fo=5, routed)           1.118    -0.766    displayEngine/Hcounter/h_count[2]_repN
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.124    -0.642 r  displayEngine/Hcounter/Hsync_i_4/O
                         net (fo=1, routed)           0.748     0.106    displayEngine/Hcounter/Hsync_i_4_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124     0.230 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.230    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.092    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -2.764 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -1.130    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.039 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588     0.549    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism             -0.593    -0.044    
                         clock uncertainty           -0.197    -0.240    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.029    -0.211    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                 -0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.230%)  route 0.559ns (70.770%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  displayEngine/Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[10]/Q
                         net (fo=5, routed)           0.346    -0.028    displayEngine/Hcounter/h_count[10]
    SLICE_X1Y141         LUT3 (Prop_lut3_I2_O)        0.045     0.017 r  displayEngine/Hcounter/Hsync_i_9/O
                         net (fo=1, routed)           0.213     0.230    displayEngine/Hcounter/Hsync_i_9_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.045     0.275 r  displayEngine/Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000     0.275    displayEngine/Hsync03_out
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091     0.094    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.515%)  route 0.458ns (66.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X0Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[0]/Q
                         net (fo=15, routed)          0.158    -0.216    displayEngine/Hcounter/h_count[0]
    SLICE_X0Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 f  displayEngine/Hcounter/Hsync_i_7/O
                         net (fo=1, routed)           0.097    -0.074    displayEngine/Hcounter/Hsync_i_7_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  displayEngine/Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.203     0.174    displayEngine/Hcounter_n_1
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_CE)       -0.039    -0.036    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 displayEngine/Hcounter/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            displayEngine/Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.991%)  route 0.658ns (74.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    displayEngine/Hcounter/clk_out1
    SLICE_X1Y140         FDRE                                         r  displayEngine/Hcounter/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  displayEngine/Hcounter/h_count_reg[3]/Q
                         net (fo=10, routed)          0.105    -0.270    displayEngine/Hcounter/h_count[3]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  displayEngine/Hcounter/Hsync_i_4_replica/O
                         net (fo=1, routed)           0.120    -0.104    displayEngine/Hcounter/Hsync_i_4_n_0_repN
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045    -0.059 r  displayEngine/Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.433     0.374    displayEngine/Hcounter_n_3
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout2_buf/O
                         net (fo=2, routed)           0.870    -0.282    displayEngine/clk_out2
    SLICE_X1Y141         FDRE                                         r  displayEngine/Hsync_reg/C
                         clock pessimism              0.089    -0.194    
                         clock uncertainty            0.197     0.003    
    SLICE_X1Y141         FDRE (Hold_fdre_C_R)        -0.018    -0.015    displayEngine/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.389    





