// Seed: 2506478398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    input wand id_3,
    output wire id_4,
    output logic id_5
    , id_20,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wand id_11,
    output wor id_12,
    input supply0 id_13,
    input uwire id_14,
    output tri id_15,
    input wand id_16,
    input tri0 id_17,
    input tri id_18
);
  always_latch @(posedge -1'b0) id_5 = id_0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
