scalac -bootclasspath /opt/jdk1.8.0_281/jre/lib/resources.jar:/opt/jdk1.8.0_281/jre/lib/rt.jar:/opt/jdk1.8.0_281/jre/lib/sunrsasign.jar:/opt/jdk1.8.0_281/jre/lib/jsse.jar:/opt/jdk1.8.0_281/jre/lib/jce.jar:/opt/jdk1.8.0_281/jre/lib/charsets.jar:/opt/jdk1.8.0_281/jre/lib/jfr.jar:/opt/jdk1.8.0_281/jre/classes:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.11.12/scala-library-2.11.12.jar -Xplugin:/home/victor/work_dxs/SpinalHDL/idslplugin/target/scala-2.11/spinalhdl-idsl-plugin_2.11-1.4.3.jar -classpath /home/victor/work_dxs/SpinalHDL/lib/target/scala-2.11/classes:/home/victor/work_dxs/SpinalHDL/sim/target/scala-2.11/classes:/home/victor/work_dxs/SpinalHDL/core/target/scala-2.11/classes:/home/victor/work_dxs/SpinalHDL/idslplugin/target/scala-2.11/spinalhdl-idsl-plugin_2.11-1.4.3.jar:/home/victor/work_dxs/SpinalHDL/idslpayload/target/scala-2.11/classes:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/1.7.25/slf4j-api-1.7.25.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-reflect/2.11.12/scala-reflect-2.11.12.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/1.7.25/slf4j-simple-1.7.25.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna/4.2.2/jna-4.2.2.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/oshi/oshi-core/3.4.0/oshi-core-3.4.0.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-parser-combinators_2.11/1.0.4/scala-parser-combinators_2.11-1.0.4.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna-platform/4.2.2/jna-platform-4.2.2.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/com/intellij/annotations/12.0/annotations-12.0.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-compiler/2.11.12/scala-compiler-2.11.12.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/net/openhft/affinity/3.1.11/affinity-3.1.11.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/commons-io/commons-io/2.4/commons-io-2.4.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-xml_2.11/1.0.5/scala-xml_2.11-1.0.5.jar:/home/victor/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.11/3.4.0/scopt_2.11-3.4.0.jar -unchecked -target:jvm-1.7 /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Stream.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Fragment.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/MasterSlave.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Mem.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/CrossClock.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/TupleBundle.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Utils.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/Flow.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/tools/Tools.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/math/Utils.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/math/Divider.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/Macros.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/dsptool/FixSwitch.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/dsptool/package.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/dsptool/FixData.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/dsptool/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/fsm/Example.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/fsm/StateMachine.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/fsm/State.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/VideoDma.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/Rgb.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/Scoreboard.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/Stream.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/SimData.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/Flow.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/Clint.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/Timer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/MachineTimer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/HexTools.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/InterruptCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/BinTools.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/Prescaler.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/PDM.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/io/ReadableOpenDrain.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/io/TriState.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/io/Gpio.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/io/InOutWrapper.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/generator/Generator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/generator/package.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/generator/ClockDomainGenerator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/generator/Tag.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/generator/Trait.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/simple/PipelinedMemoryBus.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/simple/AsyncMemoryBus.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/simple/AsyncMemoryBusFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneAdapter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/Wishbone.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneDecoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneToBmb.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneGpio.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneSlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneArbiter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneIntercon.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/wishbone/WishboneGenerators.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/BsbInterconnectGenerator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/Bsb.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/package.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/BsbDownSizerSparse.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/BsbUpSizerSparse.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/BsbUpSizerDense.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/avalon/Dma.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/avalon/AvalonMMSlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/avalon/Avalon.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbSyncRemover.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbIce40Spram.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbSourceDecoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/Bmb.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbOnChipRam.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbWriteRetainer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbSpecificBridges.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbDecoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbToWishbone.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbToApb3Bridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbToAxi4Bridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbEg4S20Bram32K.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbUnburstify.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbInterconnectGenerator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbInvalidateMonitor.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbSlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbUpSizerBridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbCc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbInvalidationArbiter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbGenerators.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbArbiter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbSourceRemover.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbDownSizerBridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbExclusiveMonitor.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/BmbContextRemover.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Macros.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/RegInst.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusInterface.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/AccessType.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Factory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Field.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusIfBase.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bram/BRAM.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bram/BRAMDecoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bram/BRAMSlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/misc/BusSlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/misc/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/soc/pinsec/Pinsec.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/soc/pinsec/PinsecTimerCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/Apb3SpiMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/WishboneSpiMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/WishboneSpiSlaveCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/SpiMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/SpiSlaveCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/Apb3SpiSlaveCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/eth/MacRx.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/eth/Mac.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/eth/MacTx.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/eth/Phy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/eth/BmbMacEth.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/usb/Usb.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/sio/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/Uart.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/UartCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/WishboneUartCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/BmbUartCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/UartCtrlTx.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/AvalonMMUartCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/Apb3UartCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/UartCtrlRx.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/Traits.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/JtagTapFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/JtagGenerators.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/JtagTapInstructions.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/JtagTap.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/I2cCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/BmbI2cCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/I2CSlave.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/Apb3I2cCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/hdl/VerilogToSpinal.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/math/Floating.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/math/FloatingUtils.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/chisel/package.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/chisel/Module.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/mentor/MentorDo.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/QuartusFlow.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/xilinx/VivadoFlow.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/bench/Targets.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/bench/Bench.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/bench/Report.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/microsemi/LiberoFlow.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/hdmi/VgaToHdmi.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/hdmi/TmdsEncoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/vga/Vga.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/vga/Axi4VgaCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/vga/BmbVgaCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/vga/VgaCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/graphic/vga/AvalonMMVgaCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/analog/DacSigmaDelta.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/plic/PlicTarget.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/plic/PlicMapper.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/misc/plic/PlicGateway.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/SdramLayout.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/system/debugger/SystemDebuggerBundles.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/system/debugger/SystemDebugger.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/sim/BsbArgents.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bsb/sim/BsbBridgeTester.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3Dummy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3Gpio.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3CCToggle.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3Router.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3Decoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/APB3.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/Apb3SlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3OnChipRam.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3SlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3ToApb3Bridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3Arbiter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3Decoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3Interconnect.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/ahblite/AhbLite3OnChipRom.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbMasterAgent.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbMemoryAgent.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbBridgeTester.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbDriver.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbInterconnectTester.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbMemoryTester.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbRegionAllocator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/bmb/sim/BmbMonitor.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Document/DocTemplate.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Document/DocType.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Document/RegIfDocument.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/Document/CHeads.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusIfAdapter/AxiLite4BusInterface.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusIfAdapter/AhbLite3BusInterface.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusIfAdapter/Axi4BusInterface.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/regif/BusIfAdapter/Apb3BusInterface.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4ReadOnly.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4SharedToApb3Bridge.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4ToAxi3.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Decoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Channel.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4WriteOnly.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4SharedToBRAM.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Shared.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Crossbar.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4CC.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Upsizer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Arbiter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4ErrorSlave.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4Checker.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/Axi4SharedOnChipRam.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/AxiLite4WriteOnly.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/AxiLite4SimpleReadDma.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/AxiLite4.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/AxiLite4SlaveFactory.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/AxiLite4ReadOnly.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/anlogic/eagle/Blackbox.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/xilinx/s7/Clocking.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/xilinx/s7/Config.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/xilinx/s7/IO.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/lattice/ice40/Blackbox.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/lattice/ecp5/IO.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/blackbox/lattice/ecp5/debug.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/xdr/SpiXdrMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/xdr/Apb3SpiXdrMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/spi/xdr/BmbSpiXdrMasterCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/usb/phy/UsbHubLsFs.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/usb/phy/UsbHubPhy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/usb/phy/UsbPhyFsNative.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/usb/ohci/UsbOhci.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/sim/UartDecoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/uart/sim/UartEncoder.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/xilinx/Bscane2BmbMaster.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/sim/JtagTcp.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/i2c/sim/I2cSimDriver.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/bus/sbl/Sbl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/bus/sbl/Utils.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/bus/neutral/NeutralStreamDma.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/com/serial/SerialLink.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/com/serial/SerialChecker.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_outbuf_diff.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_outbuf_tri_diff.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_inbuf_diff.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/Common.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_outbuf.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_outbuf_tri.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/eda/altera/ip/alt_inbuf.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/bus/wishbone/WishboneMonitor.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/bus/wishbone/WishboneDriver.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/bus/wishbone/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/sim/bus/wishbone/WishboneSequencer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/Xdr.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/CtrlWithPhy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/TimingEnforcer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/Refresher.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/Backend.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/Tasker.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/Core.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/BmbAdapter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/BmbSdramCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/Axi4SharedSdramCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/SdramCtrl.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/SdramDevices.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/Sdram.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/system/dma/sg/MemoryCore.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/system/dma/sg/DmaSgGenerator.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/system/dma/sg/DmaSg.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/Alu.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/ICache.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/DCache.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/Misc.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/RiscvCore.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/sim/Apb3Driver.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba3/apb/sim/Apb3Monitor.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/wip/Axi4WidthAdapter.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/sim/Agent.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axi/sim/AxiMemorySim.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/bus/amba4/axilite/sim/AxiLite4Driver.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/lattice/ecp5/JtagTap.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/com/jtag/lattice/ecp5/JtagTapCommands.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/bus/amba3/apb/Apb3OverStream.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/experimental/com/serial/UnderTest/SerialSafeLayer.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/phy/Ecp5Sdrx2Phy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/phy/RtlPhy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/phy/SdrInferedPhy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/xdr/phy/XilinxS7Phy.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/memory/sdram/sdr/sim/SdramModel.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/CoreExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/InstructionBusExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/DataBusExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/BarrelShifterLightExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/SimpleInterruptExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/BarrelShifterFullExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/DebugExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/DivExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/extension/MulExtension.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/build/RiscvAhbLite3.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/build/RiscvAxi4.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/build/RiscvAvalon.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/bench/CoreFMaxQuartus.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/bench/CoreFMaxBench.scala /home/victor/work_dxs/SpinalHDL/lib/src/main/scala/spinal/lib/cpu/riscv/impl/bench/CoreUut.scala
