// Seed: 1145635624
module module_0 ();
  id_1(
      -1'b0
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  generate
  endgenerate
  id_5(
      -1, id_4, -1'b0
  );
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
  assign id_14 = id_2;
endmodule
