<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `crates/rustynes-core/src/bus.rs`."><title>bus.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rustynes_core" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0 (ded5c06cf 2025-12-08)" data-channel="1.92.0" data-search-js="search-d69d8955.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rustynes_core/</div>bus.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! NES memory bus implementation.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! This module implements the NES bus which routes CPU memory access to various
<a href=#4 id=4 data-nosnippet>4</a>//! components: internal RAM, PPU registers, APU registers, controllers, and cartridge.
<a href=#5 id=5 data-nosnippet>5</a>//!
<a href=#6 id=6 data-nosnippet>6</a>//! # Memory Map
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! ```text
<a href=#9 id=9 data-nosnippet>9</a>//! $0000-$07FF: 2KB internal RAM
<a href=#10 id=10 data-nosnippet>10</a>//! $0800-$1FFF: Mirrors of $0000-$07FF (3Ã—)
<a href=#11 id=11 data-nosnippet>11</a>//! $2000-$2007: PPU registers
<a href=#12 id=12 data-nosnippet>12</a>//! $2008-$3FFF: Mirrors of $2000-$2007
<a href=#13 id=13 data-nosnippet>13</a>//! $4000-$4013: APU and I/O registers
<a href=#14 id=14 data-nosnippet>14</a>//! $4014:       OAM DMA register
<a href=#15 id=15 data-nosnippet>15</a>//! $4015:       APU status register
<a href=#16 id=16 data-nosnippet>16</a>//! $4016:       Controller 1 data / strobe
<a href=#17 id=17 data-nosnippet>17</a>//! $4017:       Controller 2 data / APU frame counter
<a href=#18 id=18 data-nosnippet>18</a>//! $4018-$401F: APU/I/O test mode registers (normally disabled)
<a href=#19 id=19 data-nosnippet>19</a>//! $4020-$FFFF: Cartridge space (mapper-controlled)
<a href=#20 id=20 data-nosnippet>20</a>//! ```
<a href=#21 id=21 data-nosnippet>21</a>
<a href=#22 id=22 data-nosnippet>22</a></span><span class="kw">use </span><span class="kw">crate</span>::input::Controller;
<a href=#23 id=23 data-nosnippet>23</a><span class="kw">use </span>rustynes_apu::Apu;
<a href=#24 id=24 data-nosnippet>24</a><span class="kw">use </span>rustynes_cpu::CpuBus;
<a href=#25 id=25 data-nosnippet>25</a><span class="kw">use </span>rustynes_mappers::Mapper;
<a href=#26 id=26 data-nosnippet>26</a><span class="kw">use </span>rustynes_ppu::{Mirroring <span class="kw">as </span>PpuMirroring, Ppu};
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a><span class="doccomment">/// NES memory bus connecting CPU to all components
<a href=#29 id=29 data-nosnippet>29</a></span><span class="attr">#[allow(clippy::struct_excessive_bools)]
<a href=#30 id=30 data-nosnippet>30</a></span><span class="kw">pub struct </span>Bus {
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// 2KB internal RAM
<a href=#32 id=32 data-nosnippet>32</a>    </span>ram: [u8; <span class="number">0x800</span>],
<a href=#33 id=33 data-nosnippet>33</a>
<a href=#34 id=34 data-nosnippet>34</a>    <span class="doccomment">/// 8KB PRG-RAM / battery-backed SRAM ($6000-$7FFF)
<a href=#35 id=35 data-nosnippet>35</a>    /// Used by many test ROMs to report results
<a href=#36 id=36 data-nosnippet>36</a>    </span>prg_ram: [u8; <span class="number">0x2000</span>],
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a>    <span class="doccomment">/// Picture Processing Unit
<a href=#39 id=39 data-nosnippet>39</a>    </span><span class="kw">pub </span>ppu: Ppu,
<a href=#40 id=40 data-nosnippet>40</a>
<a href=#41 id=41 data-nosnippet>41</a>    <span class="doccomment">/// Audio Processing Unit
<a href=#42 id=42 data-nosnippet>42</a>    </span><span class="kw">pub </span>apu: Apu,
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>    <span class="doccomment">/// Cartridge mapper
<a href=#45 id=45 data-nosnippet>45</a>    </span><span class="kw">pub </span>mapper: Box&lt;<span class="kw">dyn </span>Mapper&gt;,
<a href=#46 id=46 data-nosnippet>46</a>
<a href=#47 id=47 data-nosnippet>47</a>    <span class="doccomment">/// Controller 1
<a href=#48 id=48 data-nosnippet>48</a>    </span><span class="kw">pub </span>controller1: Controller,
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a>    <span class="doccomment">/// Controller 2
<a href=#51 id=51 data-nosnippet>51</a>    </span><span class="kw">pub </span>controller2: Controller,
<a href=#52 id=52 data-nosnippet>52</a>
<a href=#53 id=53 data-nosnippet>53</a>    <span class="doccomment">/// OAM DMA state
<a href=#54 id=54 data-nosnippet>54</a>    </span>dma_page: u8,
<a href=#55 id=55 data-nosnippet>55</a>    dma_addr: u8,
<a href=#56 id=56 data-nosnippet>56</a>    dma_data: u8,
<a href=#57 id=57 data-nosnippet>57</a>    dma_dummy_cycles: u8, <span class="comment">// Number of dummy cycles remaining (1 or 2 depending on alignment)
<a href=#58 id=58 data-nosnippet>58</a>    </span>dma_transfer: bool,
<a href=#59 id=59 data-nosnippet>59</a>    dma_write: bool,
<a href=#60 id=60 data-nosnippet>60</a>
<a href=#61 id=61 data-nosnippet>61</a>    <span class="doccomment">/// CPU cycle counter for odd/even tracking (for DMA timing)
<a href=#62 id=62 data-nosnippet>62</a>    </span>cpu_cycles: u64,
<a href=#63 id=63 data-nosnippet>63</a>
<a href=#64 id=64 data-nosnippet>64</a>    <span class="doccomment">/// NMI pending from PPU (set during `on_cpu_cycle`, cleared by Console)
<a href=#65 id=65 data-nosnippet>65</a>    </span>nmi_pending: bool,
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a>    <span class="doccomment">/// Frame complete flag (set during `on_cpu_cycle`, cleared by Console)
<a href=#68 id=68 data-nosnippet>68</a>    </span>frame_complete: bool,
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a>    <span class="doccomment">/// DMC DMA stall cycles pending (set during `on_cpu_cycle`, cleared by Console)
<a href=#71 id=71 data-nosnippet>71</a>    /// When DMC performs DMA, it steals CPU cycles (typically 3-4 cycles)
<a href=#72 id=72 data-nosnippet>72</a>    </span>dmc_stall_cycles: u8,
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a>    <span class="doccomment">/// Last value on data bus (for open bus behavior)
<a href=#75 id=75 data-nosnippet>75</a>    /// Unmapped addresses return this value; controllers mix it with their data
<a href=#76 id=76 data-nosnippet>76</a>    </span>last_bus_value: u8,
<a href=#77 id=77 data-nosnippet>77</a>}
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a><span class="kw">impl </span>Bus {
<a href=#80 id=80 data-nosnippet>80</a>    <span class="doccomment">/// Create a new bus with the given mapper
<a href=#81 id=81 data-nosnippet>81</a>    ///
<a href=#82 id=82 data-nosnippet>82</a>    /// # Arguments
<a href=#83 id=83 data-nosnippet>83</a>    ///
<a href=#84 id=84 data-nosnippet>84</a>    /// * `mapper` - Cartridge mapper implementation
<a href=#85 id=85 data-nosnippet>85</a>    ///
<a href=#86 id=86 data-nosnippet>86</a>    /// # Returns
<a href=#87 id=87 data-nosnippet>87</a>    ///
<a href=#88 id=88 data-nosnippet>88</a>    /// New Bus instance with all components initialized (APU defaults to 48000 Hz)
<a href=#89 id=89 data-nosnippet>89</a>    </span><span class="attr">#[must_use]
<a href=#90 id=90 data-nosnippet>90</a>    </span><span class="kw">pub fn </span>new(mapper: Box&lt;<span class="kw">dyn </span>Mapper&gt;) -&gt; <span class="self">Self </span>{
<a href=#91 id=91 data-nosnippet>91</a>        <span class="self">Self</span>::with_sample_rate(mapper, <span class="number">48000</span>)
<a href=#92 id=92 data-nosnippet>92</a>    }
<a href=#93 id=93 data-nosnippet>93</a>
<a href=#94 id=94 data-nosnippet>94</a>    <span class="doccomment">/// Create a new bus with the given mapper and custom audio sample rate
<a href=#95 id=95 data-nosnippet>95</a>    ///
<a href=#96 id=96 data-nosnippet>96</a>    /// # Arguments
<a href=#97 id=97 data-nosnippet>97</a>    ///
<a href=#98 id=98 data-nosnippet>98</a>    /// * `mapper` - Cartridge mapper implementation
<a href=#99 id=99 data-nosnippet>99</a>    /// * `sample_rate` - Audio output sample rate (e.g., 44100 or 48000 Hz)
<a href=#100 id=100 data-nosnippet>100</a>    ///
<a href=#101 id=101 data-nosnippet>101</a>    /// # Returns
<a href=#102 id=102 data-nosnippet>102</a>    ///
<a href=#103 id=103 data-nosnippet>103</a>    /// New Bus instance with all components initialized
<a href=#104 id=104 data-nosnippet>104</a>    </span><span class="attr">#[must_use]
<a href=#105 id=105 data-nosnippet>105</a>    </span><span class="kw">pub fn </span>with_sample_rate(mapper: Box&lt;<span class="kw">dyn </span>Mapper&gt;, sample_rate: u32) -&gt; <span class="self">Self </span>{
<a href=#106 id=106 data-nosnippet>106</a>        <span class="kw">let </span>mirroring = mapper.mirroring();
<a href=#107 id=107 data-nosnippet>107</a>
<a href=#108 id=108 data-nosnippet>108</a>        <span class="comment">// Convert mapper Mirroring to PPU Mirroring
<a href=#109 id=109 data-nosnippet>109</a>        </span><span class="kw">let </span>ppu_mirroring = <span class="kw">match </span>mirroring {
<a href=#110 id=110 data-nosnippet>110</a>            rustynes_mappers::Mirroring::Horizontal =&gt; PpuMirroring::Horizontal,
<a href=#111 id=111 data-nosnippet>111</a>            rustynes_mappers::Mirroring::Vertical =&gt; PpuMirroring::Vertical,
<a href=#112 id=112 data-nosnippet>112</a>            rustynes_mappers::Mirroring::SingleScreenLower =&gt; PpuMirroring::SingleScreenLower,
<a href=#113 id=113 data-nosnippet>113</a>            rustynes_mappers::Mirroring::SingleScreenUpper =&gt; PpuMirroring::SingleScreenUpper,
<a href=#114 id=114 data-nosnippet>114</a>            rustynes_mappers::Mirroring::FourScreen =&gt; PpuMirroring::FourScreen,
<a href=#115 id=115 data-nosnippet>115</a>        };
<a href=#116 id=116 data-nosnippet>116</a>
<a href=#117 id=117 data-nosnippet>117</a>        <span class="self">Self </span>{
<a href=#118 id=118 data-nosnippet>118</a>            ram: [<span class="number">0</span>; <span class="number">0x800</span>],
<a href=#119 id=119 data-nosnippet>119</a>            prg_ram: [<span class="number">0</span>; <span class="number">0x2000</span>], <span class="comment">// Initialize PRG-RAM to 0 (matches internal RAM)
<a href=#120 id=120 data-nosnippet>120</a>            </span>ppu: Ppu::new(ppu_mirroring),
<a href=#121 id=121 data-nosnippet>121</a>            apu: Apu::with_sample_rate(sample_rate),
<a href=#122 id=122 data-nosnippet>122</a>            mapper,
<a href=#123 id=123 data-nosnippet>123</a>            controller1: Controller::new(),
<a href=#124 id=124 data-nosnippet>124</a>            controller2: Controller::new(),
<a href=#125 id=125 data-nosnippet>125</a>            dma_page: <span class="number">0</span>,
<a href=#126 id=126 data-nosnippet>126</a>            dma_addr: <span class="number">0</span>,
<a href=#127 id=127 data-nosnippet>127</a>            dma_data: <span class="number">0</span>,
<a href=#128 id=128 data-nosnippet>128</a>            dma_dummy_cycles: <span class="number">0</span>,
<a href=#129 id=129 data-nosnippet>129</a>            dma_transfer: <span class="bool-val">false</span>,
<a href=#130 id=130 data-nosnippet>130</a>            dma_write: <span class="bool-val">false</span>,
<a href=#131 id=131 data-nosnippet>131</a>            cpu_cycles: <span class="number">0</span>,
<a href=#132 id=132 data-nosnippet>132</a>            nmi_pending: <span class="bool-val">false</span>,
<a href=#133 id=133 data-nosnippet>133</a>            frame_complete: <span class="bool-val">false</span>,
<a href=#134 id=134 data-nosnippet>134</a>            dmc_stall_cycles: <span class="number">0</span>,
<a href=#135 id=135 data-nosnippet>135</a>            last_bus_value: <span class="number">0</span>,
<a href=#136 id=136 data-nosnippet>136</a>        }
<a href=#137 id=137 data-nosnippet>137</a>    }
<a href=#138 id=138 data-nosnippet>138</a>
<a href=#139 id=139 data-nosnippet>139</a>    <span class="doccomment">/// Check if DMA transfer is active
<a href=#140 id=140 data-nosnippet>140</a>    ///
<a href=#141 id=141 data-nosnippet>141</a>    /// # Returns
<a href=#142 id=142 data-nosnippet>142</a>    ///
<a href=#143 id=143 data-nosnippet>143</a>    /// true if OAM DMA is in progress, false otherwise
<a href=#144 id=144 data-nosnippet>144</a>    </span><span class="attr">#[must_use]
<a href=#145 id=145 data-nosnippet>145</a>    </span><span class="kw">pub fn </span>dma_active(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#146 id=146 data-nosnippet>146</a>        <span class="self">self</span>.dma_transfer
<a href=#147 id=147 data-nosnippet>147</a>    }
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a>    <span class="doccomment">/// Execute one cycle of DMA transfer
<a href=#150 id=150 data-nosnippet>150</a>    ///
<a href=#151 id=151 data-nosnippet>151</a>    /// OAM DMA takes 513 or 514 CPU cycles:
<a href=#152 id=152 data-nosnippet>152</a>    /// - 513 cycles: Started on even CPU cycle (1 dummy + 512 transfer cycles)
<a href=#153 id=153 data-nosnippet>153</a>    /// - 514 cycles: Started on odd CPU cycle (2 dummy cycles for alignment + 512 transfer cycles)
<a href=#154 id=154 data-nosnippet>154</a>    /// - Transfer: 256 alternating read/write cycles (512 total)
<a href=#155 id=155 data-nosnippet>155</a>    ///
<a href=#156 id=156 data-nosnippet>156</a>    /// # Returns
<a href=#157 id=157 data-nosnippet>157</a>    ///
<a href=#158 id=158 data-nosnippet>158</a>    /// true if DMA is complete, false if still in progress
<a href=#159 id=159 data-nosnippet>159</a>    </span><span class="kw">pub fn </span>tick_dma(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; bool {
<a href=#160 id=160 data-nosnippet>160</a>        <span class="kw">if </span>!<span class="self">self</span>.dma_transfer {
<a href=#161 id=161 data-nosnippet>161</a>            <span class="kw">return </span><span class="bool-val">true</span>;
<a href=#162 id=162 data-nosnippet>162</a>        }
<a href=#163 id=163 data-nosnippet>163</a>
<a href=#164 id=164 data-nosnippet>164</a>        <span class="comment">// Dummy cycle(s) for alignment
<a href=#165 id=165 data-nosnippet>165</a>        // If started on odd cycle, we need 2 dummy cycles
<a href=#166 id=166 data-nosnippet>166</a>        // If started on even cycle, we need 1 dummy cycle
<a href=#167 id=167 data-nosnippet>167</a>        </span><span class="kw">if </span><span class="self">self</span>.dma_dummy_cycles &gt; <span class="number">0 </span>{
<a href=#168 id=168 data-nosnippet>168</a>            <span class="self">self</span>.dma_dummy_cycles -= <span class="number">1</span>;
<a href=#169 id=169 data-nosnippet>169</a>            <span class="self">self</span>.cpu_cycles += <span class="number">1</span>;
<a href=#170 id=170 data-nosnippet>170</a>            <span class="kw">return </span><span class="bool-val">false</span>;
<a href=#171 id=171 data-nosnippet>171</a>        }
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a>        <span class="kw">if </span><span class="self">self</span>.dma_write {
<a href=#174 id=174 data-nosnippet>174</a>            <span class="comment">// Write cycle
<a href=#175 id=175 data-nosnippet>175</a>            </span><span class="self">self</span>.ppu.write_register(<span class="number">0x2004</span>, <span class="self">self</span>.dma_data, |<span class="kw">_</span>, <span class="kw">_</span>| {});
<a href=#176 id=176 data-nosnippet>176</a>            <span class="self">self</span>.dma_write = <span class="bool-val">false</span>;
<a href=#177 id=177 data-nosnippet>177</a>            <span class="self">self</span>.cpu_cycles += <span class="number">1</span>;
<a href=#178 id=178 data-nosnippet>178</a>
<a href=#179 id=179 data-nosnippet>179</a>            <span class="comment">// Advance to next byte
<a href=#180 id=180 data-nosnippet>180</a>            </span><span class="self">self</span>.dma_addr = <span class="self">self</span>.dma_addr.wrapping_add(<span class="number">1</span>);
<a href=#181 id=181 data-nosnippet>181</a>
<a href=#182 id=182 data-nosnippet>182</a>            <span class="comment">// Check if transfer is complete (256 bytes transferred)
<a href=#183 id=183 data-nosnippet>183</a>            </span><span class="kw">if </span><span class="self">self</span>.dma_addr == <span class="number">0 </span>{
<a href=#184 id=184 data-nosnippet>184</a>                <span class="self">self</span>.dma_transfer = <span class="bool-val">false</span>;
<a href=#185 id=185 data-nosnippet>185</a>                <span class="bool-val">true
<a href=#186 id=186 data-nosnippet>186</a>            </span>} <span class="kw">else </span>{
<a href=#187 id=187 data-nosnippet>187</a>                <span class="bool-val">false
<a href=#188 id=188 data-nosnippet>188</a>            </span>}
<a href=#189 id=189 data-nosnippet>189</a>        } <span class="kw">else </span>{
<a href=#190 id=190 data-nosnippet>190</a>            <span class="comment">// Read cycle
<a href=#191 id=191 data-nosnippet>191</a>            </span><span class="kw">let </span>addr = u16::from(<span class="self">self</span>.dma_page) &lt;&lt; <span class="number">8 </span>| u16::from(<span class="self">self</span>.dma_addr);
<a href=#192 id=192 data-nosnippet>192</a>            <span class="self">self</span>.dma_data = <span class="self">self</span>.read_for_dma(addr);
<a href=#193 id=193 data-nosnippet>193</a>            <span class="self">self</span>.dma_write = <span class="bool-val">true</span>;
<a href=#194 id=194 data-nosnippet>194</a>            <span class="self">self</span>.cpu_cycles += <span class="number">1</span>;
<a href=#195 id=195 data-nosnippet>195</a>            <span class="bool-val">false
<a href=#196 id=196 data-nosnippet>196</a>        </span>}
<a href=#197 id=197 data-nosnippet>197</a>    }
<a href=#198 id=198 data-nosnippet>198</a>
<a href=#199 id=199 data-nosnippet>199</a>    <span class="doccomment">/// Read memory for DMA (doesn't trigger side effects)
<a href=#200 id=200 data-nosnippet>200</a>    ///
<a href=#201 id=201 data-nosnippet>201</a>    /// This is separate from regular `read()` to avoid triggering PPU/APU side effects
<a href=#202 id=202 data-nosnippet>202</a>    /// during DMA operations.
<a href=#203 id=203 data-nosnippet>203</a>    </span><span class="kw">fn </span>read_for_dma(<span class="kw-2">&amp;</span><span class="self">self</span>, addr: u16) -&gt; u8 {
<a href=#204 id=204 data-nosnippet>204</a>        <span class="kw">match </span>addr {
<a href=#205 id=205 data-nosnippet>205</a>            <span class="number">0x0000</span>..=<span class="number">0x1FFF </span>=&gt; <span class="self">self</span>.ram[(addr &amp; <span class="number">0x07FF</span>) <span class="kw">as </span>usize],
<a href=#206 id=206 data-nosnippet>206</a>            <span class="number">0x6000</span>..=<span class="number">0x7FFF </span>=&gt; <span class="self">self</span>.prg_ram[(addr - <span class="number">0x6000</span>) <span class="kw">as </span>usize],
<a href=#207 id=207 data-nosnippet>207</a>            <span class="number">0x4020</span>..=<span class="number">0xFFFF </span>=&gt; <span class="self">self</span>.mapper.read_prg(addr),
<a href=#208 id=208 data-nosnippet>208</a>            <span class="kw">_ </span>=&gt; <span class="number">0</span>, <span class="comment">// DMA from PPU/APU registers returns open bus
<a href=#209 id=209 data-nosnippet>209</a>        </span>}
<a href=#210 id=210 data-nosnippet>210</a>    }
<a href=#211 id=211 data-nosnippet>211</a>
<a href=#212 id=212 data-nosnippet>212</a>    <span class="doccomment">/// Initiate OAM DMA transfer
<a href=#213 id=213 data-nosnippet>213</a>    ///
<a href=#214 id=214 data-nosnippet>214</a>    /// # Arguments
<a href=#215 id=215 data-nosnippet>215</a>    ///
<a href=#216 id=216 data-nosnippet>216</a>    /// * `page` - High byte of source address (e.g., $02 for $0200-$02FF)
<a href=#217 id=217 data-nosnippet>217</a>    ///
<a href=#218 id=218 data-nosnippet>218</a>    /// # Timing
<a href=#219 id=219 data-nosnippet>219</a>    ///
<a href=#220 id=220 data-nosnippet>220</a>    /// OAM DMA takes 513 or 514 CPU cycles:
<a href=#221 id=221 data-nosnippet>221</a>    /// - 513 cycles if started on an even CPU cycle (1 dummy + 512 transfer)
<a href=#222 id=222 data-nosnippet>222</a>    /// - 514 cycles if started on an odd CPU cycle (2 dummy + 512 transfer)
<a href=#223 id=223 data-nosnippet>223</a>    ///
<a href=#224 id=224 data-nosnippet>224</a>    /// The extra cycle on odd alignment ensures reads happen on even cycles.
<a href=#225 id=225 data-nosnippet>225</a>    </span><span class="kw">fn </span>start_oam_dma(<span class="kw-2">&amp;mut </span><span class="self">self</span>, page: u8) {
<a href=#226 id=226 data-nosnippet>226</a>        <span class="self">self</span>.dma_page = page;
<a href=#227 id=227 data-nosnippet>227</a>        <span class="self">self</span>.dma_addr = <span class="number">0</span>;
<a href=#228 id=228 data-nosnippet>228</a>        <span class="self">self</span>.dma_transfer = <span class="bool-val">true</span>;
<a href=#229 id=229 data-nosnippet>229</a>        <span class="self">self</span>.dma_write = <span class="bool-val">false</span>;
<a href=#230 id=230 data-nosnippet>230</a>
<a href=#231 id=231 data-nosnippet>231</a>        <span class="comment">// Determine number of dummy cycles based on CPU cycle parity
<a href=#232 id=232 data-nosnippet>232</a>        // Odd cycle: need 2 dummy cycles for alignment (514 total)
<a href=#233 id=233 data-nosnippet>233</a>        // Even cycle: need 1 dummy cycle (513 total)
<a href=#234 id=234 data-nosnippet>234</a>        </span><span class="self">self</span>.dma_dummy_cycles = <span class="kw">if </span>(<span class="self">self</span>.cpu_cycles % <span class="number">2</span>) == <span class="number">1 </span>{ <span class="number">2 </span>} <span class="kw">else </span>{ <span class="number">1 </span>};
<a href=#235 id=235 data-nosnippet>235</a>    }
<a href=#236 id=236 data-nosnippet>236</a>
<a href=#237 id=237 data-nosnippet>237</a>    <span class="doccomment">/// Increment CPU cycle counter (called from console after each CPU instruction)
<a href=#238 id=238 data-nosnippet>238</a>    ///
<a href=#239 id=239 data-nosnippet>239</a>    /// This tracks odd/even cycles for DMA timing precision.
<a href=#240 id=240 data-nosnippet>240</a>    ///
<a href=#241 id=241 data-nosnippet>241</a>    /// # Arguments
<a href=#242 id=242 data-nosnippet>242</a>    ///
<a href=#243 id=243 data-nosnippet>243</a>    /// * `cycles` - Number of CPU cycles to add
<a href=#244 id=244 data-nosnippet>244</a>    </span><span class="kw">pub fn </span>add_cpu_cycles(<span class="kw-2">&amp;mut </span><span class="self">self</span>, cycles: u8) {
<a href=#245 id=245 data-nosnippet>245</a>        <span class="self">self</span>.cpu_cycles += u64::from(cycles);
<a href=#246 id=246 data-nosnippet>246</a>    }
<a href=#247 id=247 data-nosnippet>247</a>
<a href=#248 id=248 data-nosnippet>248</a>    <span class="doccomment">/// Reset the bus and all components
<a href=#249 id=249 data-nosnippet>249</a>    </span><span class="kw">pub fn </span>reset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#250 id=250 data-nosnippet>250</a>        <span class="self">self</span>.ram = [<span class="number">0</span>; <span class="number">0x800</span>];
<a href=#251 id=251 data-nosnippet>251</a>        <span class="self">self</span>.prg_ram.fill(<span class="number">0</span>); <span class="comment">// Initialize PRG-RAM to 0
<a href=#252 id=252 data-nosnippet>252</a>        </span><span class="self">self</span>.ppu.reset();
<a href=#253 id=253 data-nosnippet>253</a>        <span class="self">self</span>.apu.reset();
<a href=#254 id=254 data-nosnippet>254</a>        <span class="self">self</span>.controller1.reset();
<a href=#255 id=255 data-nosnippet>255</a>        <span class="self">self</span>.controller2.reset();
<a href=#256 id=256 data-nosnippet>256</a>        <span class="self">self</span>.dma_transfer = <span class="bool-val">false</span>;
<a href=#257 id=257 data-nosnippet>257</a>        <span class="self">self</span>.cpu_cycles = <span class="number">0</span>;
<a href=#258 id=258 data-nosnippet>258</a>        <span class="self">self</span>.nmi_pending = <span class="bool-val">false</span>;
<a href=#259 id=259 data-nosnippet>259</a>        <span class="self">self</span>.frame_complete = <span class="bool-val">false</span>;
<a href=#260 id=260 data-nosnippet>260</a>        <span class="self">self</span>.dmc_stall_cycles = <span class="number">0</span>;
<a href=#261 id=261 data-nosnippet>261</a>        <span class="self">self</span>.last_bus_value = <span class="number">0</span>;
<a href=#262 id=262 data-nosnippet>262</a>    }
<a href=#263 id=263 data-nosnippet>263</a>
<a href=#264 id=264 data-nosnippet>264</a>    <span class="doccomment">/// Clock the mapper (for IRQ timing)
<a href=#265 id=265 data-nosnippet>265</a>    ///
<a href=#266 id=266 data-nosnippet>266</a>    /// # Arguments
<a href=#267 id=267 data-nosnippet>267</a>    ///
<a href=#268 id=268 data-nosnippet>268</a>    /// * `cycles` - Number of CPU cycles elapsed
<a href=#269 id=269 data-nosnippet>269</a>    </span><span class="kw">pub fn </span>clock_mapper(<span class="kw-2">&amp;mut </span><span class="self">self</span>, cycles: u8) {
<a href=#270 id=270 data-nosnippet>270</a>        <span class="self">self</span>.mapper.clock(cycles);
<a href=#271 id=271 data-nosnippet>271</a>    }
<a href=#272 id=272 data-nosnippet>272</a>
<a href=#273 id=273 data-nosnippet>273</a>    <span class="doccomment">/// Notify mapper of PPU A12 rising edge (for scanline IRQ)
<a href=#274 id=274 data-nosnippet>274</a>    </span><span class="kw">pub fn </span>ppu_a12_edge(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#275 id=275 data-nosnippet>275</a>        <span class="self">self</span>.mapper.ppu_a12_edge();
<a href=#276 id=276 data-nosnippet>276</a>    }
<a href=#277 id=277 data-nosnippet>277</a>
<a href=#278 id=278 data-nosnippet>278</a>    <span class="doccomment">/// Check if mapper IRQ is pending
<a href=#279 id=279 data-nosnippet>279</a>    ///
<a href=#280 id=280 data-nosnippet>280</a>    /// # Returns
<a href=#281 id=281 data-nosnippet>281</a>    ///
<a href=#282 id=282 data-nosnippet>282</a>    /// true if mapper is asserting IRQ line
<a href=#283 id=283 data-nosnippet>283</a>    </span><span class="attr">#[must_use]
<a href=#284 id=284 data-nosnippet>284</a>    </span><span class="kw">pub fn </span>mapper_irq_pending(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#285 id=285 data-nosnippet>285</a>        <span class="self">self</span>.mapper.irq_pending()
<a href=#286 id=286 data-nosnippet>286</a>    }
<a href=#287 id=287 data-nosnippet>287</a>
<a href=#288 id=288 data-nosnippet>288</a>    <span class="doccomment">/// Clear mapper IRQ
<a href=#289 id=289 data-nosnippet>289</a>    </span><span class="kw">pub fn </span>clear_mapper_irq(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#290 id=290 data-nosnippet>290</a>        <span class="self">self</span>.mapper.clear_irq();
<a href=#291 id=291 data-nosnippet>291</a>    }
<a href=#292 id=292 data-nosnippet>292</a>
<a href=#293 id=293 data-nosnippet>293</a>    <span class="doccomment">/// Step PPU by one dot with CHR ROM access from mapper
<a href=#294 id=294 data-nosnippet>294</a>    ///
<a href=#295 id=295 data-nosnippet>295</a>    /// This method bridges the PPU and mapper, allowing the PPU to fetch
<a href=#296 id=296 data-nosnippet>296</a>    /// pattern table data (CHR ROM) during background and sprite rendering.
<a href=#297 id=297 data-nosnippet>297</a>    ///
<a href=#298 id=298 data-nosnippet>298</a>    /// # Returns
<a href=#299 id=299 data-nosnippet>299</a>    ///
<a href=#300 id=300 data-nosnippet>300</a>    /// Tuple of (`frame_complete`, `nmi`):
<a href=#301 id=301 data-nosnippet>301</a>    /// - `frame_complete`: true if a complete frame was just rendered
<a href=#302 id=302 data-nosnippet>302</a>    /// - `nmi`: true if NMI should be triggered (`VBlank` start with NMI enabled)
<a href=#303 id=303 data-nosnippet>303</a>    </span><span class="attr">#[inline]
<a href=#304 id=304 data-nosnippet>304</a>    </span><span class="kw">pub fn </span>step_ppu(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; (bool, bool) {
<a href=#305 id=305 data-nosnippet>305</a>        <span class="comment">// Borrow mapper immutably for CHR reads while PPU is borrowed mutably
<a href=#306 id=306 data-nosnippet>306</a>        // This works because they are separate fields of the struct
<a href=#307 id=307 data-nosnippet>307</a>        </span><span class="kw">let </span>mapper = <span class="kw-2">&amp;*</span><span class="self">self</span>.mapper;
<a href=#308 id=308 data-nosnippet>308</a>        <span class="self">self</span>.ppu.step_with_chr(|addr| mapper.read_chr(addr))
<a href=#309 id=309 data-nosnippet>309</a>    }
<a href=#310 id=310 data-nosnippet>310</a>
<a href=#311 id=311 data-nosnippet>311</a>    <span class="doccomment">/// Take and clear the pending NMI flag.
<a href=#312 id=312 data-nosnippet>312</a>    ///
<a href=#313 id=313 data-nosnippet>313</a>    /// This is set by `on_cpu_cycle()` when PPU asserts NMI.
<a href=#314 id=314 data-nosnippet>314</a>    /// Console should call this after `cpu.tick()` to check if NMI needs handling.
<a href=#315 id=315 data-nosnippet>315</a>    ///
<a href=#316 id=316 data-nosnippet>316</a>    /// # Returns
<a href=#317 id=317 data-nosnippet>317</a>    ///
<a href=#318 id=318 data-nosnippet>318</a>    /// true if NMI was pending, false otherwise
<a href=#319 id=319 data-nosnippet>319</a>    </span><span class="attr">#[inline]
<a href=#320 id=320 data-nosnippet>320</a>    </span><span class="kw">pub fn </span>take_nmi(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; bool {
<a href=#321 id=321 data-nosnippet>321</a>        <span class="kw">let </span>pending = <span class="self">self</span>.nmi_pending;
<a href=#322 id=322 data-nosnippet>322</a>        <span class="self">self</span>.nmi_pending = <span class="bool-val">false</span>;
<a href=#323 id=323 data-nosnippet>323</a>        pending
<a href=#324 id=324 data-nosnippet>324</a>    }
<a href=#325 id=325 data-nosnippet>325</a>
<a href=#326 id=326 data-nosnippet>326</a>    <span class="doccomment">/// Take and clear the frame complete flag.
<a href=#327 id=327 data-nosnippet>327</a>    ///
<a href=#328 id=328 data-nosnippet>328</a>    /// This is set by `on_cpu_cycle()` when PPU completes a frame.
<a href=#329 id=329 data-nosnippet>329</a>    /// Console should call this to detect when a new frame is ready.
<a href=#330 id=330 data-nosnippet>330</a>    ///
<a href=#331 id=331 data-nosnippet>331</a>    /// # Returns
<a href=#332 id=332 data-nosnippet>332</a>    ///
<a href=#333 id=333 data-nosnippet>333</a>    /// true if a frame was completed, false otherwise
<a href=#334 id=334 data-nosnippet>334</a>    </span><span class="attr">#[inline]
<a href=#335 id=335 data-nosnippet>335</a>    </span><span class="kw">pub fn </span>take_frame_complete(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; bool {
<a href=#336 id=336 data-nosnippet>336</a>        <span class="kw">let </span>complete = <span class="self">self</span>.frame_complete;
<a href=#337 id=337 data-nosnippet>337</a>        <span class="self">self</span>.frame_complete = <span class="bool-val">false</span>;
<a href=#338 id=338 data-nosnippet>338</a>        complete
<a href=#339 id=339 data-nosnippet>339</a>    }
<a href=#340 id=340 data-nosnippet>340</a>
<a href=#341 id=341 data-nosnippet>341</a>    <span class="doccomment">/// Take and clear pending DMC DMA stall cycles.
<a href=#342 id=342 data-nosnippet>342</a>    ///
<a href=#343 id=343 data-nosnippet>343</a>    /// This is set by `on_cpu_cycle()` when DMC performs DMA.
<a href=#344 id=344 data-nosnippet>344</a>    /// Console should call this after `cpu.tick()` to check if CPU needs to stall.
<a href=#345 id=345 data-nosnippet>345</a>    ///
<a href=#346 id=346 data-nosnippet>346</a>    /// During DMC DMA stalls:
<a href=#347 id=347 data-nosnippet>347</a>    /// - CPU is halted (no instruction execution)
<a href=#348 id=348 data-nosnippet>348</a>    /// - PPU continues running (3 dots per stall cycle)
<a href=#349 id=349 data-nosnippet>349</a>    /// - APU continues running (1 cycle per stall cycle)
<a href=#350 id=350 data-nosnippet>350</a>    /// - Mapper is clocked (1 cycle per stall cycle)
<a href=#351 id=351 data-nosnippet>351</a>    ///
<a href=#352 id=352 data-nosnippet>352</a>    /// # Returns
<a href=#353 id=353 data-nosnippet>353</a>    ///
<a href=#354 id=354 data-nosnippet>354</a>    /// Number of stall cycles (0-4, typically 3 when DMA occurs)
<a href=#355 id=355 data-nosnippet>355</a>    </span><span class="attr">#[inline]
<a href=#356 id=356 data-nosnippet>356</a>    </span><span class="kw">pub fn </span>take_dmc_stall_cycles(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; u8 {
<a href=#357 id=357 data-nosnippet>357</a>        <span class="kw">let </span>stalls = <span class="self">self</span>.dmc_stall_cycles;
<a href=#358 id=358 data-nosnippet>358</a>        <span class="self">self</span>.dmc_stall_cycles = <span class="number">0</span>;
<a href=#359 id=359 data-nosnippet>359</a>        stalls
<a href=#360 id=360 data-nosnippet>360</a>    }
<a href=#361 id=361 data-nosnippet>361</a>}
<a href=#362 id=362 data-nosnippet>362</a>
<a href=#363 id=363 data-nosnippet>363</a><span class="kw">impl </span>CpuBus <span class="kw">for </span>Bus {
<a href=#364 id=364 data-nosnippet>364</a>    <span class="kw">fn </span>read(<span class="kw-2">&amp;mut </span><span class="self">self</span>, addr: u16) -&gt; u8 {
<a href=#365 id=365 data-nosnippet>365</a>        <span class="kw">let </span>value = <span class="kw">match </span>addr {
<a href=#366 id=366 data-nosnippet>366</a>            <span class="comment">// 2KB internal RAM, mirrored 4 times
<a href=#367 id=367 data-nosnippet>367</a>            </span><span class="number">0x0000</span>..=<span class="number">0x1FFF </span>=&gt; <span class="self">self</span>.ram[(addr &amp; <span class="number">0x07FF</span>) <span class="kw">as </span>usize],
<a href=#368 id=368 data-nosnippet>368</a>
<a href=#369 id=369 data-nosnippet>369</a>            <span class="comment">// PPU registers, mirrored every 8 bytes
<a href=#370 id=370 data-nosnippet>370</a>            </span><span class="number">0x2000</span>..=<span class="number">0x3FFF </span>=&gt; {
<a href=#371 id=371 data-nosnippet>371</a>                <span class="kw">let </span>ppu_addr = <span class="number">0x2000 </span>+ (addr &amp; <span class="number">0x0007</span>);
<a href=#372 id=372 data-nosnippet>372</a>                <span class="comment">// Pass closure to read CHR from mapper
<a href=#373 id=373 data-nosnippet>373</a>                </span><span class="kw">let </span>mapper = <span class="kw-2">&amp;*</span><span class="self">self</span>.mapper;
<a href=#374 id=374 data-nosnippet>374</a>                <span class="self">self</span>.ppu
<a href=#375 id=375 data-nosnippet>375</a>                    .read_register(ppu_addr, |chr_addr| mapper.read_chr(chr_addr))
<a href=#376 id=376 data-nosnippet>376</a>            }
<a href=#377 id=377 data-nosnippet>377</a>
<a href=#378 id=378 data-nosnippet>378</a>            <span class="comment">// APU and I/O registers
<a href=#379 id=379 data-nosnippet>379</a>            </span><span class="number">0x4000</span>..=<span class="number">0x4015 </span>=&gt; <span class="self">self</span>.apu.read_register(addr),
<a href=#380 id=380 data-nosnippet>380</a>
<a href=#381 id=381 data-nosnippet>381</a>            <span class="comment">// Controller 1 - bits 0-4 from controller, bits 5-7 from open bus
<a href=#382 id=382 data-nosnippet>382</a>            </span><span class="number">0x4016 </span>=&gt; <span class="self">self</span>.controller1.read() | (<span class="self">self</span>.last_bus_value &amp; <span class="number">0xE0</span>),
<a href=#383 id=383 data-nosnippet>383</a>
<a href=#384 id=384 data-nosnippet>384</a>            <span class="comment">// Controller 2 (note: $4017 write goes to APU, read goes to controller)
<a href=#385 id=385 data-nosnippet>385</a>            // bits 0-4 from controller, bits 5-7 from open bus
<a href=#386 id=386 data-nosnippet>386</a>            </span><span class="number">0x4017 </span>=&gt; <span class="self">self</span>.controller2.read() | (<span class="self">self</span>.last_bus_value &amp; <span class="number">0xE0</span>),
<a href=#387 id=387 data-nosnippet>387</a>
<a href=#388 id=388 data-nosnippet>388</a>            <span class="comment">// Unmapped APU/IO test registers ($4018-$401F) and expansion ROM area ($4020-$5FFF)
<a href=#389 id=389 data-nosnippet>389</a>            // Both return open bus value
<a href=#390 id=390 data-nosnippet>390</a>            </span><span class="number">0x4018</span>..=<span class="number">0x5FFF </span>=&gt; <span class="self">self</span>.last_bus_value,
<a href=#391 id=391 data-nosnippet>391</a>
<a href=#392 id=392 data-nosnippet>392</a>            <span class="comment">// PRG-RAM / battery-backed SRAM ($6000-$7FFF)
<a href=#393 id=393 data-nosnippet>393</a>            </span><span class="number">0x6000</span>..=<span class="number">0x7FFF </span>=&gt; <span class="self">self</span>.prg_ram[(addr - <span class="number">0x6000</span>) <span class="kw">as </span>usize],
<a href=#394 id=394 data-nosnippet>394</a>
<a href=#395 id=395 data-nosnippet>395</a>            <span class="comment">// Cartridge PRG-ROM (mapper-controlled)
<a href=#396 id=396 data-nosnippet>396</a>            </span><span class="number">0x8000</span>..=<span class="number">0xFFFF </span>=&gt; <span class="self">self</span>.mapper.read_prg(addr),
<a href=#397 id=397 data-nosnippet>397</a>        };
<a href=#398 id=398 data-nosnippet>398</a>
<a href=#399 id=399 data-nosnippet>399</a>        <span class="comment">// Track last bus value for open bus behavior
<a href=#400 id=400 data-nosnippet>400</a>        </span><span class="self">self</span>.last_bus_value = value;
<a href=#401 id=401 data-nosnippet>401</a>        value
<a href=#402 id=402 data-nosnippet>402</a>    }
<a href=#403 id=403 data-nosnippet>403</a>
<a href=#404 id=404 data-nosnippet>404</a>    <span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, addr: u16, value: u8) {
<a href=#405 id=405 data-nosnippet>405</a>        <span class="comment">// Track last bus value for open bus behavior
<a href=#406 id=406 data-nosnippet>406</a>        // Writes also put a value on the data bus
<a href=#407 id=407 data-nosnippet>407</a>        </span><span class="self">self</span>.last_bus_value = value;
<a href=#408 id=408 data-nosnippet>408</a>
<a href=#409 id=409 data-nosnippet>409</a>        <span class="kw">match </span>addr {
<a href=#410 id=410 data-nosnippet>410</a>            <span class="comment">// 2KB internal RAM, mirrored 4 times
<a href=#411 id=411 data-nosnippet>411</a>            </span><span class="number">0x0000</span>..=<span class="number">0x1FFF </span>=&gt; <span class="self">self</span>.ram[(addr &amp; <span class="number">0x07FF</span>) <span class="kw">as </span>usize] = value,
<a href=#412 id=412 data-nosnippet>412</a>
<a href=#413 id=413 data-nosnippet>413</a>            <span class="comment">// PPU registers, mirrored every 8 bytes
<a href=#414 id=414 data-nosnippet>414</a>            </span><span class="number">0x2000</span>..=<span class="number">0x3FFF </span>=&gt; {
<a href=#415 id=415 data-nosnippet>415</a>                <span class="kw">let </span>ppu_addr = <span class="number">0x2000 </span>+ (addr &amp; <span class="number">0x0007</span>);
<a href=#416 id=416 data-nosnippet>416</a>                <span class="comment">// Pass closure to write CHR to mapper
<a href=#417 id=417 data-nosnippet>417</a>                </span><span class="kw">let </span>mapper = <span class="kw-2">&amp;mut *</span><span class="self">self</span>.mapper;
<a href=#418 id=418 data-nosnippet>418</a>                <span class="self">self</span>.ppu.write_register(ppu_addr, value, |chr_addr, val| {
<a href=#419 id=419 data-nosnippet>419</a>                    mapper.write_chr(chr_addr, val);
<a href=#420 id=420 data-nosnippet>420</a>                });
<a href=#421 id=421 data-nosnippet>421</a>            }
<a href=#422 id=422 data-nosnippet>422</a>
<a href=#423 id=423 data-nosnippet>423</a>            <span class="comment">// APU registers
<a href=#424 id=424 data-nosnippet>424</a>            </span><span class="number">0x4000</span>..=<span class="number">0x4013 </span>| <span class="number">0x4015 </span>| <span class="number">0x4017 </span>=&gt; <span class="self">self</span>.apu.write_register(addr, value),
<a href=#425 id=425 data-nosnippet>425</a>
<a href=#426 id=426 data-nosnippet>426</a>            <span class="comment">// OAM DMA
<a href=#427 id=427 data-nosnippet>427</a>            </span><span class="number">0x4014 </span>=&gt; <span class="self">self</span>.start_oam_dma(value),
<a href=#428 id=428 data-nosnippet>428</a>
<a href=#429 id=429 data-nosnippet>429</a>            <span class="comment">// Controller strobe (affects BOTH controllers)
<a href=#430 id=430 data-nosnippet>430</a>            </span><span class="number">0x4016 </span>=&gt; {
<a href=#431 id=431 data-nosnippet>431</a>                <span class="self">self</span>.controller1.write_strobe(value);
<a href=#432 id=432 data-nosnippet>432</a>                <span class="self">self</span>.controller2.write_strobe(value);
<a href=#433 id=433 data-nosnippet>433</a>            }
<a href=#434 id=434 data-nosnippet>434</a>
<a href=#435 id=435 data-nosnippet>435</a>            <span class="comment">// PRG-RAM / battery-backed SRAM ($6000-$7FFF)
<a href=#436 id=436 data-nosnippet>436</a>            </span><span class="number">0x6000</span>..=<span class="number">0x7FFF </span>=&gt; <span class="self">self</span>.prg_ram[(addr - <span class="number">0x6000</span>) <span class="kw">as </span>usize] = value,
<a href=#437 id=437 data-nosnippet>437</a>
<a href=#438 id=438 data-nosnippet>438</a>            <span class="comment">// Cartridge PRG-ROM / mapper registers ($8000-$FFFF)
<a href=#439 id=439 data-nosnippet>439</a>            </span><span class="number">0x8000</span>..=<span class="number">0xFFFF </span>=&gt; <span class="self">self</span>.mapper.write_prg(addr, value),
<a href=#440 id=440 data-nosnippet>440</a>
<a href=#441 id=441 data-nosnippet>441</a>            <span class="comment">// Unmapped regions ($4018-$401F, $4020-$5FFF)
<a href=#442 id=442 data-nosnippet>442</a>            </span><span class="kw">_ </span>=&gt; {}
<a href=#443 id=443 data-nosnippet>443</a>        }
<a href=#444 id=444 data-nosnippet>444</a>    }
<a href=#445 id=445 data-nosnippet>445</a>
<a href=#446 id=446 data-nosnippet>446</a>    <span class="doccomment">/// Step PPU, APU, and mapper before each CPU memory access.
<a href=#447 id=447 data-nosnippet>447</a>    ///
<a href=#448 id=448 data-nosnippet>448</a>    /// This is the core of cycle-accurate emulation. For NTSC:
<a href=#449 id=449 data-nosnippet>449</a>    /// - PPU runs at 3x CPU clock (3 PPU dots per CPU cycle)
<a href=#450 id=450 data-nosnippet>450</a>    /// - APU runs at CPU clock
<a href=#451 id=451 data-nosnippet>451</a>    /// - Mapper is clocked once per CPU cycle (for IRQ timing)
<a href=#452 id=452 data-nosnippet>452</a>    ///
<a href=#453 id=453 data-nosnippet>453</a>    /// Called BEFORE each CPU read/write to ensure PPU, APU, and mapper are in
<a href=#454 id=454 data-nosnippet>454</a>    /// the correct state when the CPU observes memory. This is critical
<a href=#455 id=455 data-nosnippet>455</a>    /// for accurate `VBlank` flag ($2002) timing and mapper IRQ precision.
<a href=#456 id=456 data-nosnippet>456</a>    ///
<a href=#457 id=457 data-nosnippet>457</a>    /// NMI, `frame_complete`, and DMC stall signals are captured and can be
<a href=#458 id=458 data-nosnippet>458</a>    /// retrieved via `take_nmi()`, `take_frame_complete()`, and `take_dmc_stall_cycles()`.
<a href=#459 id=459 data-nosnippet>459</a>    </span><span class="attr">#[inline]
<a href=#460 id=460 data-nosnippet>460</a>    </span><span class="kw">fn </span>on_cpu_cycle(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#461 id=461 data-nosnippet>461</a>        <span class="comment">// Step PPU 3 times (3 PPU dots per CPU cycle for NTSC)
<a href=#462 id=462 data-nosnippet>462</a>        </span><span class="kw">for _ in </span><span class="number">0</span>..<span class="number">3 </span>{
<a href=#463 id=463 data-nosnippet>463</a>            <span class="kw">let </span>(frame_complete, nmi) = <span class="self">self</span>.step_ppu();
<a href=#464 id=464 data-nosnippet>464</a>            <span class="kw">if </span>nmi {
<a href=#465 id=465 data-nosnippet>465</a>                <span class="self">self</span>.nmi_pending = <span class="bool-val">true</span>;
<a href=#466 id=466 data-nosnippet>466</a>            }
<a href=#467 id=467 data-nosnippet>467</a>            <span class="kw">if </span>frame_complete {
<a href=#468 id=468 data-nosnippet>468</a>                <span class="self">self</span>.frame_complete = <span class="bool-val">true</span>;
<a href=#469 id=469 data-nosnippet>469</a>            }
<a href=#470 id=470 data-nosnippet>470</a>        }
<a href=#471 id=471 data-nosnippet>471</a>
<a href=#472 id=472 data-nosnippet>472</a>        <span class="comment">// Step APU once (1 APU cycle per CPU cycle)
<a href=#473 id=473 data-nosnippet>473</a>        // APU internally divides this further for its frame sequencer
<a href=#474 id=474 data-nosnippet>474</a>        // APU returns DMC DMA stall cycles if DMC performed a DMA fetch
<a href=#475 id=475 data-nosnippet>475</a>        </span><span class="kw">let </span>dmc_stalls = <span class="self">self</span>.apu.step();
<a href=#476 id=476 data-nosnippet>476</a>        <span class="kw">if </span>dmc_stalls &gt; <span class="number">0 </span>{
<a href=#477 id=477 data-nosnippet>477</a>            <span class="comment">// Accumulate stall cycles (can happen multiple times if CPU stalls span instructions)
<a href=#478 id=478 data-nosnippet>478</a>            </span><span class="self">self</span>.dmc_stall_cycles = <span class="self">self</span>.dmc_stall_cycles.saturating_add(dmc_stalls);
<a href=#479 id=479 data-nosnippet>479</a>        }
<a href=#480 id=480 data-nosnippet>480</a>
<a href=#481 id=481 data-nosnippet>481</a>        <span class="comment">// Clock mapper once per CPU cycle (for cycle-based IRQ timing)
<a href=#482 id=482 data-nosnippet>482</a>        // This is critical for VRC mappers and other cycle-counting mappers
<a href=#483 id=483 data-nosnippet>483</a>        </span><span class="self">self</span>.mapper.clock(<span class="number">1</span>);
<a href=#484 id=484 data-nosnippet>484</a>
<a href=#485 id=485 data-nosnippet>485</a>        <span class="comment">// Track CPU cycles for DMA alignment
<a href=#486 id=486 data-nosnippet>486</a>        </span><span class="self">self</span>.cpu_cycles += <span class="number">1</span>;
<a href=#487 id=487 data-nosnippet>487</a>    }
<a href=#488 id=488 data-nosnippet>488</a>
<a href=#489 id=489 data-nosnippet>489</a>    <span class="kw">fn </span>peek(<span class="kw-2">&amp;</span><span class="self">self</span>, addr: u16) -&gt; u8 {
<a href=#490 id=490 data-nosnippet>490</a>        <span class="kw">match </span>addr {
<a href=#491 id=491 data-nosnippet>491</a>            <span class="number">0x0000</span>..=<span class="number">0x1FFF </span>=&gt; <span class="self">self</span>.ram[(addr &amp; <span class="number">0x07FF</span>) <span class="kw">as </span>usize],
<a href=#492 id=492 data-nosnippet>492</a>            <span class="number">0x6000</span>..=<span class="number">0x7FFF </span>=&gt; <span class="self">self</span>.prg_ram[(addr - <span class="number">0x6000</span>) <span class="kw">as </span>usize],
<a href=#493 id=493 data-nosnippet>493</a>            <span class="number">0x8000</span>..=<span class="number">0xFFFF </span>=&gt; <span class="self">self</span>.mapper.read_prg(addr),
<a href=#494 id=494 data-nosnippet>494</a>            <span class="kw">_ </span>=&gt; <span class="number">0</span>,
<a href=#495 id=495 data-nosnippet>495</a>        }
<a href=#496 id=496 data-nosnippet>496</a>    }
<a href=#497 id=497 data-nosnippet>497</a>}
<a href=#498 id=498 data-nosnippet>498</a>
<a href=#499 id=499 data-nosnippet>499</a><span class="attr">#[cfg(test)]
<a href=#500 id=500 data-nosnippet>500</a></span><span class="kw">mod </span>tests {
<a href=#501 id=501 data-nosnippet>501</a>    <span class="kw">use super</span>::<span class="kw-2">*</span>;
<a href=#502 id=502 data-nosnippet>502</a>    <span class="kw">use </span>rustynes_mappers::{Nrom, Rom};
<a href=#503 id=503 data-nosnippet>503</a>
<a href=#504 id=504 data-nosnippet>504</a>    <span class="kw">fn </span>create_test_bus() -&gt; Bus {
<a href=#505 id=505 data-nosnippet>505</a>        <span class="comment">// Create a minimal ROM for testing
<a href=#506 id=506 data-nosnippet>506</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>rom_data = <span class="macro">vec!</span>[<span class="number">0</span>; <span class="number">16 </span>+ <span class="number">16384</span>]; <span class="comment">// Header + 16KB PRG
<a href=#507 id=507 data-nosnippet>507</a>        // iNES header
<a href=#508 id=508 data-nosnippet>508</a>        </span>rom_data[<span class="number">0</span>..<span class="number">4</span>].copy_from_slice(<span class="string">b"NES\x1A"</span>);
<a href=#509 id=509 data-nosnippet>509</a>        rom_data[<span class="number">4</span>] = <span class="number">1</span>; <span class="comment">// 1 PRG bank
<a href=#510 id=510 data-nosnippet>510</a>        </span>rom_data[<span class="number">5</span>] = <span class="number">0</span>; <span class="comment">// 0 CHR banks (use CHR-RAM)
<a href=#511 id=511 data-nosnippet>511</a>        </span>rom_data[<span class="number">6</span>] = <span class="number">0</span>; <span class="comment">// Horizontal mirroring, NROM
<a href=#512 id=512 data-nosnippet>512</a>
<a href=#513 id=513 data-nosnippet>513</a>        </span><span class="kw">let </span>rom = Rom::load(<span class="kw-2">&amp;</span>rom_data).unwrap();
<a href=#514 id=514 data-nosnippet>514</a>        <span class="kw">let </span>mapper = Box::new(Nrom::new(<span class="kw-2">&amp;</span>rom));
<a href=#515 id=515 data-nosnippet>515</a>
<a href=#516 id=516 data-nosnippet>516</a>        Bus::new(mapper)
<a href=#517 id=517 data-nosnippet>517</a>    }
<a href=#518 id=518 data-nosnippet>518</a>
<a href=#519 id=519 data-nosnippet>519</a>    <span class="attr">#[test]
<a href=#520 id=520 data-nosnippet>520</a>    </span><span class="kw">fn </span>test_ram_read_write() {
<a href=#521 id=521 data-nosnippet>521</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#522 id=522 data-nosnippet>522</a>
<a href=#523 id=523 data-nosnippet>523</a>        bus.write(<span class="number">0x0000</span>, <span class="number">0x42</span>);
<a href=#524 id=524 data-nosnippet>524</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x0000</span>), <span class="number">0x42</span>);
<a href=#525 id=525 data-nosnippet>525</a>
<a href=#526 id=526 data-nosnippet>526</a>        <span class="comment">// Test mirroring
<a href=#527 id=527 data-nosnippet>527</a>        </span><span class="macro">assert_eq!</span>(bus.read(<span class="number">0x0800</span>), <span class="number">0x42</span>);
<a href=#528 id=528 data-nosnippet>528</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x1000</span>), <span class="number">0x42</span>);
<a href=#529 id=529 data-nosnippet>529</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x1800</span>), <span class="number">0x42</span>);
<a href=#530 id=530 data-nosnippet>530</a>    }
<a href=#531 id=531 data-nosnippet>531</a>
<a href=#532 id=532 data-nosnippet>532</a>    <span class="attr">#[test]
<a href=#533 id=533 data-nosnippet>533</a>    </span><span class="kw">fn </span>test_ppu_register_mirroring() {
<a href=#534 id=534 data-nosnippet>534</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#535 id=535 data-nosnippet>535</a>
<a href=#536 id=536 data-nosnippet>536</a>        <span class="comment">// Write to PPUCTRL
<a href=#537 id=537 data-nosnippet>537</a>        </span>bus.write(<span class="number">0x2000</span>, <span class="number">0x80</span>);
<a href=#538 id=538 data-nosnippet>538</a>
<a href=#539 id=539 data-nosnippet>539</a>        <span class="comment">// Should be mirrored every 8 bytes
<a href=#540 id=540 data-nosnippet>540</a>        </span>bus.write(<span class="number">0x2008</span>, <span class="number">0x00</span>);
<a href=#541 id=541 data-nosnippet>541</a>        bus.write(<span class="number">0x3000</span>, <span class="number">0x00</span>);
<a href=#542 id=542 data-nosnippet>542</a>        bus.write(<span class="number">0x3FF8</span>, <span class="number">0x00</span>);
<a href=#543 id=543 data-nosnippet>543</a>    }
<a href=#544 id=544 data-nosnippet>544</a>
<a href=#545 id=545 data-nosnippet>545</a>    <span class="attr">#[test]
<a href=#546 id=546 data-nosnippet>546</a>    </span><span class="kw">fn </span>test_controller_strobe() {
<a href=#547 id=547 data-nosnippet>547</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#548 id=548 data-nosnippet>548</a>
<a href=#549 id=549 data-nosnippet>549</a>        <span class="comment">// Set button on controller 1
<a href=#550 id=550 data-nosnippet>550</a>        </span>bus.controller1.set_button(<span class="kw">crate</span>::input::Button::A, <span class="bool-val">true</span>);
<a href=#551 id=551 data-nosnippet>551</a>
<a href=#552 id=552 data-nosnippet>552</a>        <span class="comment">// Strobe
<a href=#553 id=553 data-nosnippet>553</a>        </span>bus.write(<span class="number">0x4016</span>, <span class="number">0x01</span>);
<a href=#554 id=554 data-nosnippet>554</a>        bus.write(<span class="number">0x4016</span>, <span class="number">0x00</span>);
<a href=#555 id=555 data-nosnippet>555</a>
<a href=#556 id=556 data-nosnippet>556</a>        <span class="comment">// Read should return A button state
<a href=#557 id=557 data-nosnippet>557</a>        </span><span class="kw">let </span>value = bus.read(<span class="number">0x4016</span>);
<a href=#558 id=558 data-nosnippet>558</a>        <span class="macro">assert_eq!</span>(value &amp; <span class="number">0x01</span>, <span class="number">1</span>);
<a href=#559 id=559 data-nosnippet>559</a>    }
<a href=#560 id=560 data-nosnippet>560</a>
<a href=#561 id=561 data-nosnippet>561</a>    <span class="attr">#[test]
<a href=#562 id=562 data-nosnippet>562</a>    #[allow(clippy::cast_possible_truncation)]
<a href=#563 id=563 data-nosnippet>563</a>    </span><span class="kw">fn </span>test_oam_dma() {
<a href=#564 id=564 data-nosnippet>564</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#565 id=565 data-nosnippet>565</a>
<a href=#566 id=566 data-nosnippet>566</a>        <span class="comment">// Write test data to RAM
<a href=#567 id=567 data-nosnippet>567</a>        </span><span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..<span class="number">256_u16 </span>{
<a href=#568 id=568 data-nosnippet>568</a>            bus.write(<span class="number">0x0200 </span>+ i, i <span class="kw">as </span>u8);
<a href=#569 id=569 data-nosnippet>569</a>        }
<a href=#570 id=570 data-nosnippet>570</a>
<a href=#571 id=571 data-nosnippet>571</a>        <span class="comment">// Initiate DMA
<a href=#572 id=572 data-nosnippet>572</a>        </span>bus.write(<span class="number">0x4014</span>, <span class="number">0x02</span>);
<a href=#573 id=573 data-nosnippet>573</a>
<a href=#574 id=574 data-nosnippet>574</a>        <span class="macro">assert!</span>(bus.dma_active());
<a href=#575 id=575 data-nosnippet>575</a>
<a href=#576 id=576 data-nosnippet>576</a>        <span class="comment">// Run DMA to completion
<a href=#577 id=577 data-nosnippet>577</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>cycles = <span class="number">0</span>;
<a href=#578 id=578 data-nosnippet>578</a>        <span class="kw">while </span>!bus.tick_dma() {
<a href=#579 id=579 data-nosnippet>579</a>            cycles += <span class="number">1</span>;
<a href=#580 id=580 data-nosnippet>580</a>            <span class="macro">assert!</span>(cycles &lt;= <span class="number">600</span>, <span class="string">"DMA didn't complete"</span>);
<a href=#581 id=581 data-nosnippet>581</a>        }
<a href=#582 id=582 data-nosnippet>582</a>
<a href=#583 id=583 data-nosnippet>583</a>        <span class="macro">assert!</span>(!bus.dma_active());
<a href=#584 id=584 data-nosnippet>584</a>        <span class="macro">assert!</span>((<span class="number">512</span>..=<span class="number">514</span>).contains(<span class="kw-2">&amp;</span>cycles));
<a href=#585 id=585 data-nosnippet>585</a>    }
<a href=#586 id=586 data-nosnippet>586</a>
<a href=#587 id=587 data-nosnippet>587</a>    <span class="attr">#[test]
<a href=#588 id=588 data-nosnippet>588</a>    </span><span class="kw">fn </span>test_reset() {
<a href=#589 id=589 data-nosnippet>589</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#590 id=590 data-nosnippet>590</a>
<a href=#591 id=591 data-nosnippet>591</a>        <span class="comment">// Write some data
<a href=#592 id=592 data-nosnippet>592</a>        </span>bus.write(<span class="number">0x0000</span>, <span class="number">0x42</span>);
<a href=#593 id=593 data-nosnippet>593</a>        bus.controller1.set_button(<span class="kw">crate</span>::input::Button::A, <span class="bool-val">true</span>);
<a href=#594 id=594 data-nosnippet>594</a>
<a href=#595 id=595 data-nosnippet>595</a>        <span class="comment">// Reset
<a href=#596 id=596 data-nosnippet>596</a>        </span>bus.reset();
<a href=#597 id=597 data-nosnippet>597</a>
<a href=#598 id=598 data-nosnippet>598</a>        <span class="comment">// RAM should be cleared
<a href=#599 id=599 data-nosnippet>599</a>        </span><span class="macro">assert_eq!</span>(bus.read(<span class="number">0x0000</span>), <span class="number">0</span>);
<a href=#600 id=600 data-nosnippet>600</a>
<a href=#601 id=601 data-nosnippet>601</a>        <span class="comment">// Controllers should be reset
<a href=#602 id=602 data-nosnippet>602</a>        </span><span class="macro">assert!</span>(!bus.controller1.get_button(<span class="kw">crate</span>::input::Button::A));
<a href=#603 id=603 data-nosnippet>603</a>    }
<a href=#604 id=604 data-nosnippet>604</a>
<a href=#605 id=605 data-nosnippet>605</a>    <span class="attr">#[test]
<a href=#606 id=606 data-nosnippet>606</a>    </span><span class="kw">fn </span>test_open_bus_behavior() {
<a href=#607 id=607 data-nosnippet>607</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#608 id=608 data-nosnippet>608</a>
<a href=#609 id=609 data-nosnippet>609</a>        <span class="comment">// Initially, open bus should be 0
<a href=#610 id=610 data-nosnippet>610</a>        </span><span class="macro">assert_eq!</span>(bus.read(<span class="number">0x4018</span>), <span class="number">0</span>);
<a href=#611 id=611 data-nosnippet>611</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x5000</span>), <span class="number">0</span>);
<a href=#612 id=612 data-nosnippet>612</a>
<a href=#613 id=613 data-nosnippet>613</a>        <span class="comment">// After reading RAM, open bus should reflect that value
<a href=#614 id=614 data-nosnippet>614</a>        </span>bus.write(<span class="number">0x0000</span>, <span class="number">0x42</span>);
<a href=#615 id=615 data-nosnippet>615</a>        <span class="kw">let _ </span>= bus.read(<span class="number">0x0000</span>);
<a href=#616 id=616 data-nosnippet>616</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x4018</span>), <span class="number">0x42</span>); <span class="comment">// Open bus now has 0x42
<a href=#617 id=617 data-nosnippet>617</a>        </span><span class="macro">assert_eq!</span>(bus.read(<span class="number">0x5000</span>), <span class="number">0x42</span>); <span class="comment">// Still 0x42
<a href=#618 id=618 data-nosnippet>618</a>
<a href=#619 id=619 data-nosnippet>619</a>        // After writing, open bus should reflect the written value
<a href=#620 id=620 data-nosnippet>620</a>        </span>bus.write(<span class="number">0x0001</span>, <span class="number">0xAB</span>);
<a href=#621 id=621 data-nosnippet>621</a>        <span class="macro">assert_eq!</span>(bus.read(<span class="number">0x4018</span>), <span class="number">0xAB</span>); <span class="comment">// Open bus updated by write
<a href=#622 id=622 data-nosnippet>622</a>    </span>}
<a href=#623 id=623 data-nosnippet>623</a>
<a href=#624 id=624 data-nosnippet>624</a>    <span class="attr">#[test]
<a href=#625 id=625 data-nosnippet>625</a>    </span><span class="kw">fn </span>test_controller_open_bus_bits() {
<a href=#626 id=626 data-nosnippet>626</a>        <span class="kw">let </span><span class="kw-2">mut </span>bus = create_test_bus();
<a href=#627 id=627 data-nosnippet>627</a>
<a href=#628 id=628 data-nosnippet>628</a>        <span class="comment">// Strobe controllers first
<a href=#629 id=629 data-nosnippet>629</a>        </span>bus.write(<span class="number">0x4016</span>, <span class="number">0x01</span>);
<a href=#630 id=630 data-nosnippet>630</a>        bus.write(<span class="number">0x4016</span>, <span class="number">0x00</span>);
<a href=#631 id=631 data-nosnippet>631</a>
<a href=#632 id=632 data-nosnippet>632</a>        <span class="comment">// Now set up open bus with value 0xE0 (bits 5-7 set)
<a href=#633 id=633 data-nosnippet>633</a>        // Note: writes update open bus too, so we must read to set it after strobe
<a href=#634 id=634 data-nosnippet>634</a>        </span>bus.write(<span class="number">0x0000</span>, <span class="number">0xE0</span>);
<a href=#635 id=635 data-nosnippet>635</a>        <span class="kw">let _ </span>= bus.read(<span class="number">0x0000</span>); <span class="comment">// Open bus now 0xE0
<a href=#636 id=636 data-nosnippet>636</a>
<a href=#637 id=637 data-nosnippet>637</a>        // Controller read should mix open bus bits 5-7 with controller data bits 0-4
<a href=#638 id=638 data-nosnippet>638</a>        // With no buttons pressed, controller returns 0x00 for bit 0
<a href=#639 id=639 data-nosnippet>639</a>        // Result bits 5-7 should come from open bus (0xE0)
<a href=#640 id=640 data-nosnippet>640</a>        </span><span class="kw">let </span>value = bus.read(<span class="number">0x4016</span>);
<a href=#641 id=641 data-nosnippet>641</a>        <span class="macro">assert_eq!</span>(value &amp; <span class="number">0xE0</span>, <span class="number">0xE0</span>); <span class="comment">// Upper 3 bits from open bus
<a href=#642 id=642 data-nosnippet>642</a>
<a href=#643 id=643 data-nosnippet>643</a>        // Set open bus again before reading controller 2
<a href=#644 id=644 data-nosnippet>644</a>        // (the previous controller read updated open bus to the read value)
<a href=#645 id=645 data-nosnippet>645</a>        </span><span class="kw">let _ </span>= bus.read(<span class="number">0x0000</span>); <span class="comment">// Open bus now 0xE0 again
<a href=#646 id=646 data-nosnippet>646</a>        </span><span class="kw">let </span>value2 = bus.read(<span class="number">0x4017</span>);
<a href=#647 id=647 data-nosnippet>647</a>        <span class="macro">assert_eq!</span>(value2 &amp; <span class="number">0xE0</span>, <span class="number">0xE0</span>);
<a href=#648 id=648 data-nosnippet>648</a>    }
<a href=#649 id=649 data-nosnippet>649</a>}</code></pre></div></section></main></body></html>