vhdl work "C:\Progetti_VHDL_lucidi\Codice_DLX_FPGA_Official\SourceCodeVHDL\DLX 11.1 Rewrite\DLXPipe\Global.vhd"
vhdl work "C:\Progetti_VHDL_lucidi\Codice_DLX_FPGA_Official\SourceCodeVHDL\DLX 11.1 Rewrite\DLXPipe\Memory_Stage.vhd"
