Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 29 23:47:51 2025
| Host         : DESKTOP-EQBG3EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.894        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.894        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carryout_reg/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.930ns (50.329%)  route 2.892ns (49.671%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.502 r  opmode_reg/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    opmode_reg/Q_reg[47]_i_1_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.672 r  opmode_reg/Q_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.598    10.270    carryout_reg/post_add_sub_out0[0]
    SLICE_X157Y189       FDRE                                         r  carryout_reg/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.285    14.175    carryout_reg/CLK
    SLICE_X157Y189       FDRE                                         r  carryout_reg/Q_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X157Y189       FDRE (Setup_fdre_C_D)       -0.191    14.164    carryout_reg/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carryout_reg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.930ns (56.088%)  route 2.294ns (43.912%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.502 r  opmode_reg/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    opmode_reg/Q_reg[47]_i_1_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.672 r  opmode_reg/Q_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.672    carryout_reg/post_add_sub_out0[0]
    SLICE_X161Y193       FDRE                                         r  carryout_reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    carryout_reg/CLK
    SLICE_X161Y193       FDRE                                         r  carryout_reg/Q_reg[0]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y193       FDRE (Setup_fdre_C_D)        0.049    14.407    carryout_reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.905ns (55.877%)  route 2.294ns (44.123%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.647 r  opmode_reg/Q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.647    p_reg/D[47]
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    p_reg/CLK
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[47]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    p_reg/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 2.901ns (55.843%)  route 2.294ns (44.157%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.643 r  opmode_reg/Q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.643    p_reg/D[45]
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    p_reg/CLK
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[45]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    p_reg/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.852ns (55.423%)  route 2.294ns (44.577%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.594 r  opmode_reg/Q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.594    p_reg/D[46]
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    p_reg/CLK
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[46]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    p_reg/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.830ns (55.231%)  route 2.294ns (44.769%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.413 r  opmode_reg/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    opmode_reg/Q_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.572 r  opmode_reg/Q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.572    p_reg/D[44]
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    p_reg/CLK
    SLICE_X161Y192       FDRE                                         r  p_reg/Q_reg[44]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    p_reg/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.816ns (55.109%)  route 2.294ns (44.891%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.558 r  opmode_reg/Q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.558    p_reg/D[43]
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    p_reg/CLK
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[43]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    p_reg/Q_reg[43]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.812ns (55.073%)  route 2.294ns (44.927%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.554 r  opmode_reg/Q_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.554    p_reg/D[41]
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    p_reg/CLK
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[41]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    p_reg/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.763ns (54.638%)  route 2.294ns (45.362%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.505 r  opmode_reg/Q_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.505    p_reg/D[42]
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    p_reg/CLK
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[42]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    p_reg/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 2.741ns (54.440%)  route 2.294ns (45.560%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.403     4.448    CLK_IBUF_BUFG
    DSP48_X8Y74          DSP48E1                                      r  mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y74          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.777 r  mult_out/P[1]
                         net (fo=3, routed)           1.169     5.946    opmode_reg/mult_out[1]
    SLICE_X160Y181       LUT5 (Prop_lut5_I1_O)        0.097     6.043 r  opmode_reg/Q[7]_i_21/O
                         net (fo=1, routed)           0.000     6.043    opmode_reg/x_mux_out[1]
    SLICE_X160Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.455 r  opmode_reg/Q_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.455    opmode_reg/Q_reg[7]_i_17_n_0
    SLICE_X160Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.544 r  opmode_reg/Q_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.544    opmode_reg/Q_reg[11]_i_17_n_0
    SLICE_X160Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.633 r  opmode_reg/Q_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.633    opmode_reg/Q_reg[15]_i_17_n_0
    SLICE_X160Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.722 r  opmode_reg/Q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.722    opmode_reg/Q_reg[19]_i_17_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.811 r  opmode_reg/Q_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.811    opmode_reg/Q_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.900 r  opmode_reg/Q_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.900    opmode_reg/Q_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.989 r  opmode_reg/Q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.989    opmode_reg/Q_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.078 r  opmode_reg/Q_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.078    opmode_reg/Q_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.312 f  opmode_reg/Q_reg[39]_i_17/O[3]
                         net (fo=2, routed)           0.676     7.988    opmode_reg/post_add_sub_out2[35]
    SLICE_X161Y189       LUT4 (Prop_lut4_I1_O)        0.247     8.235 r  opmode_reg/Q[39]_i_5/O
                         net (fo=2, routed)           0.449     8.684    opmode_reg/Q[39]_i_5_n_0
    SLICE_X161Y190       LUT5 (Prop_lut5_I4_O)        0.245     8.929 r  opmode_reg/Q[39]_i_9/O
                         net (fo=1, routed)           0.000     8.929    opmode_reg/Q[39]_i_9_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.324 r  opmode_reg/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.324    opmode_reg/Q_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.483 r  opmode_reg/Q_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.483    p_reg/D[40]
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    p_reg/CLK
    SLICE_X161Y191       FDRE                                         r  p_reg/Q_reg[40]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    p_reg/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carryin_reg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.178     1.949    carryin_reg/carryin_reg_out
    SLICE_X159Y181       LUT4 (Prop_lut4_I0_O)        0.045     1.994 r  carryin_reg/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    carryin_reg/Q[0]_i_1__0_n_0
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.909     2.150    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
                         clock pessimism             -0.520     1.630    
    SLICE_X159Y181       FDRE (Hold_fdre_C_D)         0.091     1.721    carryin_reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.507%)  route 0.222ns (46.493%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.109 r  opmode_reg/Q_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.109    p_reg/D[0]
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    p_reg/CLK
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[0]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    p_reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.292ns (56.760%)  route 0.222ns (43.240%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.145 r  opmode_reg/Q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.145    p_reg/D[1]
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    p_reg/CLK
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[1]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    p_reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.332ns (59.880%)  route 0.222ns (40.120%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.185 r  opmode_reg/Q_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.185    p_reg/D[2]
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    p_reg/CLK
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[2]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    p_reg/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.352ns (61.277%)  route 0.222ns (38.723%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.205 r  opmode_reg/Q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.205    p_reg/D[3]
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    p_reg/CLK
    SLICE_X161Y181       FDRE                                         r  p_reg/Q_reg[3]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    p_reg/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 opmode_reg/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.296ns (49.393%)  route 0.303ns (50.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.636     1.628    opmode_reg/CLK
    SLICE_X156Y179       FDRE                                         r  opmode_reg/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y179       FDRE (Prop_fdre_C_Q)         0.128     1.756 r  opmode_reg/Q_reg[7]/Q
                         net (fo=144, routed)         0.303     2.060    opmode_reg/p_0_in
    SLICE_X161Y182       LUT5 (Prop_lut5_I2_O)        0.098     2.158 r  opmode_reg/Q[7]_i_9/O
                         net (fo=1, routed)           0.000     2.158    opmode_reg/Q[7]_i_9_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.228 r  opmode_reg/Q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    p_reg/D[4]
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    p_reg/CLK
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[4]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    p_reg/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.403ns (64.434%)  route 0.222ns (35.566%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.191 r  opmode_reg/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.191    opmode_reg/Q_reg[3]_i_1_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.256 r  opmode_reg/Q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.256    p_reg/D[6]
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    p_reg/CLK
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[6]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    p_reg/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 opmode_reg/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.332ns (52.261%)  route 0.303ns (47.739%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.636     1.628    opmode_reg/CLK
    SLICE_X156Y179       FDRE                                         r  opmode_reg/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y179       FDRE (Prop_fdre_C_Q)         0.128     1.756 r  opmode_reg/Q_reg[7]/Q
                         net (fo=144, routed)         0.303     2.060    opmode_reg/p_0_in
    SLICE_X161Y182       LUT5 (Prop_lut5_I2_O)        0.098     2.158 r  opmode_reg/Q[7]_i_9/O
                         net (fo=1, routed)           0.000     2.158    opmode_reg/Q[7]_i_9_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.264 r  opmode_reg/Q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.264    p_reg/D[5]
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    p_reg/CLK
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[5]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    p_reg/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 a1_reg/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.296ns (45.771%)  route 0.351ns (54.229%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    a1_reg/CLK
    SLICE_X157Y185       FDRE                                         r  a1_reg/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  a1_reg/Q_reg[3]/Q
                         net (fo=2, routed)           0.138     1.912    opmode_reg/Q_reg[3]_0
    SLICE_X159Y186       LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  opmode_reg/Q[23]_i_13/O
                         net (fo=2, routed)           0.213     2.170    opmode_reg/p_1_in__0[21]
    SLICE_X161Y186       LUT5 (Prop_lut5_I3_O)        0.045     2.215 r  opmode_reg/Q[23]_i_8/O
                         net (fo=1, routed)           0.000     2.215    opmode_reg/Q[23]_i_8_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.280 r  opmode_reg/Q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.280    p_reg/D[21]
    SLICE_X161Y186       FDRE                                         r  p_reg/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    p_reg/CLK
    SLICE_X161Y186       FDRE                                         r  p_reg/Q_reg[21]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y186       FDRE (Hold_fdre_C_D)         0.105     1.777    p_reg/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 carryin_reg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_reg/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.428ns (65.801%)  route 0.222ns (34.199%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    carryin_reg/CLK
    SLICE_X159Y181       FDRE                                         r  carryin_reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  carryin_reg/Q_reg[0]/Q
                         net (fo=5, routed)           0.222     1.994    opmode_reg/carryin_reg_out
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.039 r  opmode_reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.000     2.039    opmode_reg/Q[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.191 r  opmode_reg/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.191    opmode_reg/Q_reg[3]_i_1_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.281 r  opmode_reg/Q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.281    p_reg/D[7]
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    p_reg/CLK
    SLICE_X161Y182       FDRE                                         r  p_reg/Q_reg[7]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    p_reg/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y74     mult_out/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y185  a1_reg/Q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X158Y188  a1_reg/Q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X158Y188  a1_reg/Q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  a1_reg/Q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  a1_reg/Q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y189  a1_reg/Q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y189  a1_reg/Q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  a1_reg/Q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  b1_reg/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  b1_reg/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y181  carryin_reg/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y189  a1_reg/Q_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y189  a1_reg/Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y189  a1_reg/Q_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y186  a1_reg/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y186  a1_reg/Q_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y179  c_reg/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y179  c_reg/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y185  a1_reg/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  a1_reg/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  a1_reg/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  a1_reg/Q_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y185  a1_reg/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y185  a1_reg/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  a1_reg/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  a1_reg/Q_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  a1_reg/Q_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  a1_reg/Q_reg[8]/C



