module addressGen(clk, rst, gen_en, addr, done);
						///      when enabled, will generate address values from 0 to 1023, essentially a counter
						///		then will raise done to high
input clk, rst, gen_en;
output reg [9:0] addr;
output done;

reg init;
reg [9:0] c_addr;



always @(*) begin
 addr <= addr; //default
 
	if(gen_en == 1'b1) begin
		init = 1'b1;
	end
	else begin
		init = 1'b0;
	end
	
	if(init = 1'b1) begin
		if( addr < 10'b11111_11111) begin
			c_addr = c_addr + 10'b00000_00001;
		end
		else begin
			c_addr = 10'b00000_00000;
			init = 1'b0; //this way, prevents module from overcounting addr
		end
	end
end


endmodule

	

						