// Seed: 2387331776
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
    , id_5,
    input  tri  id_2,
    input  tri0 id_3
);
  supply1 id_6 = 1, id_7;
  always id_0 = 1;
endmodule
macromodule module_1 (
    input tri id_0,
    output tri id_1
    , id_5,
    input uwire id_2,
    input supply1 id_3
    , id_6
);
  wire id_7;
  assign id_6 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.type_2 = 0;
  logic [7:0] id_9;
  integer id_10 (
      .id_0 (1'b0),
      .id_1 (id_5),
      .id_2 (id_8),
      .id_3 (1),
      .id_4 ((1)),
      .id_5 (id_0),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_3),
      .id_9 (1 & id_9[1'h0]),
      .id_10(id_7),
      .id_11(1'b0),
      .id_12(id_7)
  );
endmodule
