

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:29:28 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.229|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9127|  9127|  9127|  9127|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  9126|  9126|         9|          -|          -|  1014|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |     6|     6|         4|          1|          1|     4|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    397|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     221|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     287|    812|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_mac_mulacud_U2  |max_pool_mac_mulacud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln36_fu_370_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_246_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_1_fu_627_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln20_1_fu_390_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln20_fu_433_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln29_1_fu_478_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln36_1_fu_612_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_581_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_622_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_252_p2              |     +    |      0|  0|  12|           3|           1|
    |j_fu_445_p2              |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_424_p2            |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_396_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_322_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_fu_472_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_606_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_565_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_316_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_559_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_240_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_258_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_310_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_384_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln23_fu_402_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_529_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_541_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_547_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_523_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_328_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln29_1_fu_553_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_535_p2        |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_571_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_350_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_358_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_633_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_334_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln20_1_fu_416_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln20_fu_408_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_272_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_2_fu_296_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_264_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_304_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 397|         213|         171|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_max_1_phi_fu_215_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_203_p4  |   9|          2|    2|          4|
    |c_0_reg_177                     |   9|          2|    4|          8|
    |f_0_reg_143                     |   9|          2|    3|          6|
    |indvar_flatten25_reg_132        |   9|          2|   10|         20|
    |indvar_flatten7_reg_154         |   9|          2|    8|         16|
    |indvar_flatten_reg_188          |   9|          2|    3|          6|
    |max_1_reg_210                   |   9|          2|   32|         64|
    |mpc_0_reg_223                   |   9|          2|    2|          4|
    |mpr_0_reg_199                   |   9|          2|    2|          4|
    |r_0_reg_166                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 144|         31|  105|        213|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_654          |  10|   0|   10|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |c_0_reg_177               |   4|   0|    4|          0|
    |f_0_reg_143               |   3|   0|    3|          0|
    |icmp_ln13_reg_659         |   1|   0|    1|          0|
    |icmp_ln20_reg_705         |   1|   0|    1|          0|
    |indvar_flatten25_reg_132  |  10|   0|   10|          0|
    |indvar_flatten7_reg_154   |   8|   0|    8|          0|
    |indvar_flatten_reg_188    |   3|   0|    3|          0|
    |max_1_reg_210             |  32|   0|   32|          0|
    |max_reg_735               |  32|   0|   32|          0|
    |mpc_0_reg_223             |   2|   0|    2|          0|
    |mpr_0_reg_199             |   2|   0|    2|          0|
    |mul_ln36_reg_695          |   8|   0|    8|          0|
    |r_0_reg_166               |   4|   0|    4|          0|
    |select_ln13_1_reg_685     |   4|   0|    5|          1|
    |select_ln13_2_reg_690     |   4|   0|    4|          0|
    |select_ln13_reg_679       |   4|   0|    4|          0|
    |select_ln20_1_reg_719     |   2|   0|    2|          0|
    |select_ln20_reg_714       |   2|   0|    2|          0|
    |select_ln29_1_reg_664     |   3|   0|    3|          0|
    |shl_ln1_reg_700           |   4|   0|    5|          1|
    |zext_ln26_1_reg_674       |   3|   0|   11|          8|
    |zext_ln26_reg_669         |   3|   0|   13|         10|
    |icmp_ln20_reg_705         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 221|  32|  178|         20|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

