
---------- Begin Simulation Statistics ----------
final_tick                               92848420857500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827024                       # Number of bytes of host memory used
host_op_rate                                    20049                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   808.24                       # Real time elapsed on the host
host_tick_rate                               83298605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067325                       # Number of seconds simulated
sim_ticks                                 67325431250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1760104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3522481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2002352                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173462                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4376290                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1619836                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2002352                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       382516                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4385246                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             226                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        27205                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12832990                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9372664                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173462                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        544100                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15505873                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    132542708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.122259                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.709320                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    126089529     95.13%     95.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2943967      2.22%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1291215      0.97%     98.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       865943      0.65%     98.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       537722      0.41%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        96609      0.07%     99.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       121770      0.09%     99.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51853      0.04%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       544100      0.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    132542708                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.465084                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.465084                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     128372272                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33278451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1642900                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2686029                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173628                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1774612                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4690087                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44511                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1598950                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1617                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4385246                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2985656                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             131374438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24051535                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles         2035                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          347256                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.032568                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3099349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1620062                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.178621                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    134649450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.286240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.375524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        128325453     95.30%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           140631      0.10%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           614906      0.46%     95.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           335540      0.25%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           500111      0.37%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           406280      0.30%     96.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1153777      0.86%     97.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171548      0.13%     97.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3001204      2.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    134649450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       186173                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2332853                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.181597                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6621903                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1598950                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        98360056                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6854575                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2342746                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31702444                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5022953                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       179221                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24452201                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         480850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        806161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173628                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1978513                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       166313                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        35469                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3287519                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1280933                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          244                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        92551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        93622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27817242                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23828608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630127                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17528401                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.176966                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23838099                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32975307                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19890266                       # number of integer regfile writes
system.switch_cpus.ipc                       0.074266                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.074266                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        15982      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17910823     72.72%     72.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2411      0.01%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5041074     20.47%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1661133      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24631423                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              272307                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011055                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65280     23.97%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          66821     24.54%     48.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        140206     51.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24887748                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    184200829                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23828608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     47200487                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31702444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24631423                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15497809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16227                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27733606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    134649450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.182930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.739085                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    122885122     91.26%     91.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5854356      4.35%     95.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2638720      1.96%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1471294      1.09%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       810294      0.60%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       428766      0.32%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       311031      0.23%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       164383      0.12%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        85484      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    134649450                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.182928                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2985882                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   228                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       430689                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       612011                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6854575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2342746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12546727                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                134650841                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       120105693                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6186311                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2111125                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         444205                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        128959                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      86284115                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32450349                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40965127                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3566757                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2059268                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173628                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8692238                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20342770                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49157580                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11329346                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            163709031                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65531066                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1228128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1228128                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1683120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1622132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79256                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1683121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5284857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5284857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5284857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    121622272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    121622272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121622272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1762377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1762377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1762377                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4509046500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9192602000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67325431250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3672897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142921792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142922944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1860424                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8830208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3952754                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.310702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2724626     68.93%     68.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1228128     31.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3952754                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232648500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138462000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       329953                       # number of demand (read+write) hits
system.l2.demand_hits::total                   329953                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       329953                       # number of overall hits
system.l2.overall_hits::total                  329953                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1762356                       # number of demand (read+write) misses
system.l2.demand_misses::total                1762377                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1762356                       # number of overall misses
system.l2.overall_misses::total               1762377                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 142716112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     142717655000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 142716112000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    142717655000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092330                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092330                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.842302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.842304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.842302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.842304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80980.296830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80980.207413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80980.296830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80980.207413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137972                       # number of writebacks
system.l2.writebacks::total                    137972                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1762356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1762373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1762356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1762373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 125092562000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 125093935000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 125092562000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 125093935000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.842302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.842302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.842302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.842302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70980.302504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70980.396885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70980.302504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70980.396885                       # average overall mshr miss latency
system.l2.replacements                        1860424                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140842                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140842                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140842                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140842                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1127809                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1127809                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   462                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6770658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6770658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.994205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85427.708943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85427.708943                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5978098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5978098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.994205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75427.708943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75427.708943                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85722.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       329491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            329491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1683100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1683103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 135945453500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135945453500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.836285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80770.871309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80770.727341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1683100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1683100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 119114463500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119114463500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.836285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70770.877250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70770.877250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.623854                       # Cycle average of tags in use
system.l2.tags.total_refs                     2935640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1860424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.577941                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.582023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.472691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.012577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1984.555980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10229706                       # Number of tag accesses
system.l2.tags.data_accesses                 10229706                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    112790720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112792064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8830208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8830208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1762355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1762376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        16160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1675306313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1675326276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        16160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131157095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131157095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131157095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        16160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1675306313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1806483371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1762014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000351565250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8568                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8568                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3583411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1762373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1762373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             95079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            101981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           104288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           102079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           144934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18965237000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8810155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52003318250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10763.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29513.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1528014                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118684                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1762373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  811969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  688989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  230549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       253240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.154162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.115662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.033036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62892     24.83%     24.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54280     21.43%     46.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16728      6.61%     52.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11469      4.53%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9911      3.91%     61.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8219      3.25%     64.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7352      2.90%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6584      2.60%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75805     29.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       253240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     205.606559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.317570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.265316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4944     57.70%     57.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1269     14.81%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          733      8.56%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          634      7.40%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          391      4.56%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          222      2.59%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          163      1.90%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          123      1.44%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           59      0.69%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           15      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           12      0.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8568                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.096055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.089985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.462930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8169     95.34%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      0.97%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              221      2.58%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      0.97%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8568                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112769984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8826304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112791872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8830208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1675.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1675.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67325362500                       # Total gap between requests
system.mem_ctrls.avgGap                      35427.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    112768896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8826304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 16160.312378244143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1674982156.167027950287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 131099108.258589878678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1762356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       671750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  52002646500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1647787054250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39514.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29507.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11942909.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            754790820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            401169450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6409899300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363317220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5314177440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29294328630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1183996800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43721679660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.408089                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2749608250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2247960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  62327852250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1053371340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            559876350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6171002040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          356578200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5314177440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28364590800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1966968960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43786565130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.371848                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4696595250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2247960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60380865250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    67325420500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2985629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2985641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2985629                       # number of overall hits
system.cpu.icache.overall_hits::total         2985641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2985656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2985669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2985656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2985669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2985629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2985641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2985656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2985669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.013047                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.012322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5971356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5971356                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3280449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3280450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3280449                       # number of overall hits
system.cpu.dcache.overall_hits::total         3280450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2424208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2424211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2424208                       # number of overall misses
system.cpu.dcache.overall_misses::total       2424211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 170705243396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 170705243396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 170705243396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 170705243396                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5704657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5704661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5704657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5704661                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.424952                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.424953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.424952                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.424953                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70416.912821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70416.825679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70416.912821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70416.825679                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10780647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            345916                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.165505                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140842                       # number of writebacks
system.cpu.dcache.writebacks::total            140842                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       331899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       331899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       331899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       331899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092309                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 149730288897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 149730288897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 149730288897                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 149730288897                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.366772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.366772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.366772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.366772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71562.225702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71562.225702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71562.225702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71562.225702                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2298356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2298357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2344488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2344491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 163725616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 163725616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4642844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4642848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.504968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.504968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69834.273624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69834.184264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       331896                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       331896                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 142830449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 142830449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.433483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.433482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70968.407655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70968.407655                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6979626896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6979626896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87551.767386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87551.767386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6899839397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6899839397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86554.177867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86554.177867                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92848420857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.742257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5371481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.568505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.742255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13501633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13501633                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93042591001500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827164                       # Number of bytes of host memory used
host_op_rate                                    26913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2392.47                       # Real time elapsed on the host
host_tick_rate                               81158760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194170                       # Number of seconds simulated
sim_ticks                                194170144000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5328238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10656742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5244389                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       414217                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11161508                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4113328                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5244389                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1131061                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11182444                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             551                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        64715                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36298066                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26836192                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       414289                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1575747                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36793856                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    383347535                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.125691                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.717854                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    364033357     94.96%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      8950551      2.33%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3793282      0.99%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2597973      0.68%     98.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1547732      0.40%     99.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       209340      0.05%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       468303      0.12%     99.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       171250      0.04%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1575747      0.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    383347535                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      12.944676                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                12.944676                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     371647181                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88794657                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4395886                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6773525                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         414688                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5107023                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13123350                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120123                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4956490                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4342                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11182444                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8217497                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             379420721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         47858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               64172869                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         4580                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          829376                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028795                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8498242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4113879                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.165249                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    388338303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.260791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.310299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        371516388     95.67%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           342850      0.09%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1820009      0.47%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           807907      0.21%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1463394      0.38%     96.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1231206      0.32%     97.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2968830      0.76%     97.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           455798      0.12%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7731921      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    388338303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       438400                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6626500                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.175621                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18976993                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4956490                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       284500913                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17883646                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7147034                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84959565                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14020503                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       452295                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68200769                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1236724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2610303                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         414688                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5876368                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       456802                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       134696                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7473486                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3596052                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       225547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       212853                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77817417                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66605605                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612633                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47673515                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.171514                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66629923                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95223351                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        55008142                       # number of integer regfile writes
system.switch_cpus.ipc                       0.077252                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.077252                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39263      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49404235     71.96%     72.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6092      0.01%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14061261     20.48%     92.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5142219      7.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68653070                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              746706                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010877                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          168663     22.59%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180660     24.19%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        397383     53.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69360513                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    526431576                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66605605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    121736487                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84959565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68653070                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36776371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        40433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     64578352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    388338303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.176787                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.716700                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    354352993     91.25%     91.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17889281      4.61%     95.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7347695      1.89%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3926419      1.01%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2163343      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1167959      0.30%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       857418      0.22%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       414093      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       219102      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    388338303                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.176786                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8218120                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   624                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1494984                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2257696                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17883646                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7147034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34981693                       # number of misc regfile reads
system.switch_cpus.numCycles                388340288                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       344163229                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19085992                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5650718                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1002297                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        244906                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     231360599                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86779274                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108703330                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9373563                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9490102                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         414688                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28736105                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47785348                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    133686825                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32896986                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            466748850                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           174953041                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5705026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3769845                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11410055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3769845                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5109692                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401872                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4926366                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218811                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5109693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15985245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15985245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15985245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    366744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    366744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               366744000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5328504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5328504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5328504                       # Request fanout histogram
system.membus.reqLayer2.occupancy         13596280000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27794248750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 194170144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5485045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       811930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10528661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5485045                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17115080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17115082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391365376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391365440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5635565                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25719808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11340594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332420                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7570749     66.76%     66.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3769845     33.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11340594                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6115085500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557539000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       376524                       # number of demand (read+write) hits
system.l2.demand_hits::total                   376524                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       376524                       # number of overall hits
system.l2.overall_hits::total                  376524                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5328504                       # number of demand (read+write) misses
system.l2.demand_misses::total                5328505                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5328504                       # number of overall misses
system.l2.overall_misses::total               5328505                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 435717204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     435717288000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 435717204500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    435717288000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5705028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5705029                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5705028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5705029                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.934001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.934001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81771.019502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81771.019826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81771.019502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81771.019826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              401872                       # number of writebacks
system.l2.writebacks::total                    401872                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5328504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5328505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5328504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5328505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 382432184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 382432258000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 382432184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 382432258000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.934001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.934001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71771.023255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71771.023580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71771.023255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71771.023580                       # average overall mshr miss latency
system.l2.replacements                        5635565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410058                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3462517                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3462517                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18838047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18838047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.994677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86092.385244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86092.385244                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16649937000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16649937000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.994677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76092.430945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76092.430945                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       375353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            375353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5109692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5109692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 416879157500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 416879157500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5485045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5485045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.931568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81585.965945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81585.965945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5109692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5109692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 365782247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 365782247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.931568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71585.967902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71585.967902                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8067703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5637613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.431049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.621610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1982.378129                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.967958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28455675                       # Number of tag accesses
system.l2.tags.data_accesses                 28455675                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 194170144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    341024192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          341024256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25719808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25719808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5328503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5328504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       401872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             401872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1756316316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1756316646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132460158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132460158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132460158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1756316316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1888776804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    401573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5326669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000431158500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24932                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24932                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10772895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             377156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5328504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     401872                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5328504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   401872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   299                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            368851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            362560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            357115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            352425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            345143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            336762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            321503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            297391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            321947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            336166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           324507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           315346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           286679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           322522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           375332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25570                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60982760750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26633350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            160857823250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11448.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30198.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4604623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5328504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               401872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2337328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2113976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  764636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  110730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       786168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.322964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.866838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.412669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183990     23.40%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       204263     25.98%     49.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47683      6.07%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30769      3.91%     59.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25345      3.22%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22228      2.83%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19674      2.50%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18600      2.37%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       233616     29.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       786168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     213.663324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.740062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.719780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16287     65.33%     65.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2644     10.60%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1564      6.27%     82.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1361      5.46%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          779      3.12%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          572      2.29%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          432      1.73%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          317      1.27%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          301      1.21%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          208      0.83%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          107      0.43%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           98      0.39%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           68      0.27%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           70      0.28%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           53      0.21%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           39      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           21      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.491719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23638     94.81%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              292      1.17%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              676      2.71%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              280      1.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24932                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              340906880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25701568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               341024256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25719808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1755.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1756.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194170128000                       # Total gap between requests
system.mem_ctrls.avgGap                      33884.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    340906816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25701568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 329.607830954691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1755711815.303592920303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132366220.009601488709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5328503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       401872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 160857790750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4757221524250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30188.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11837653.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2480500260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1318420950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18456328800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1054685340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15327892320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      78000602910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8876617440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       125515048020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.417855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21890433250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6483880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165795830750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3132753540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1665086610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19576095000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1041598800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15327892320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      79432295280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7670981760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       127846703310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        658.426165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18593340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6483880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 169092923500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   261495564500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11203125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11203137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11203125                       # number of overall hits
system.cpu.icache.overall_hits::total        11203137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2178500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2178500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11203153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11203166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11203153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11203166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77803.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75120.689655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77803.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75120.689655                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1654000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1654000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91888.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91888.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91888.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91888.888889                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11203125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11203137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11203153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11203166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77803.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75120.689655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1654000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1654000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91888.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91888.888889                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.052171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11203156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          589639.789474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.049361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22406351                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22406351                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13345198                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13345199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13345198                       # number of overall hits
system.cpu.dcache.overall_hits::total        13345199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8872407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8872410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8872407                       # number of overall misses
system.cpu.dcache.overall_misses::total       8872410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 671009141726                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 671009141726                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 671009141726                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 671009141726                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22217605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22217609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22217605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22217609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.399341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.399341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.399341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.399341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75628.760237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75628.734665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75628.760237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75628.734665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     43584634                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1402355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.079601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550900                       # number of writebacks
system.cpu.dcache.writebacks::total            550900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1075070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1075070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1075070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1075070                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 599046035728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 599046035728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 599046035728                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 599046035728                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76827.003338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76827.003338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76827.003338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76827.003338                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9032133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9032134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8572694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8572697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 644613206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 644613206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17604827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17604831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.486951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.486951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75193.772984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75193.746670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1075055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1075055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7497639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7497639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 572950389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 572950389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76417.441411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76417.441411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26395935226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26395935226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88070.705061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88070.705061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26095646728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26095646728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87073.142724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87073.142724                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93042591001500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.877688                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21142536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797337                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.711507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.877687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          710                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52232555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52232555                       # Number of data accesses

---------- End Simulation Statistics   ----------
