{
    "name": "Pequeno-Risco-5",
    "folder": "Pequeno-Risco-5",
    "sim_files": [
        "tests/alu_test.v",
        "tests/core_test.v",
        "tests/mux_test.v",
        "tests/pc_test.v",
        "tests/registers_test.v"
    ],
    "files": [
        "src/alu.v",
        "src/alu_control.v",
        "src/control_unit.v",
        "src/core.v",
        "src/immediate_generator.v",
        "src/mux.v",
        "src/pc.v",
        "src/registers.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/JN513/Pequeno-Risco-5",
    "top_module": "Core",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "top",
            "file": "fpga/ecp5/main.v"
        },
        {
            "module": "top",
            "file": "fpga/tangnano20k/main.v"
        },
        {
            "module": "top",
            "file": "fpga/tangnano9k/main.v"
        },
        {
            "module": "ALU",
            "file": "src/alu.v"
        },
        {
            "module": "ALU_Control",
            "file": "src/alu_control.v"
        },
        {
            "module": "Control_Unit",
            "file": "src/control_unit.v"
        },
        {
            "module": "Core",
            "file": "src/core.v"
        },
        {
            "module": "Data_Memory",
            "file": "src/data_memory.v"
        },
        {
            "module": "Immediate_Generator",
            "file": "src/immediate_generator.v"
        },
        {
            "module": "Instruction_Memory",
            "file": "src/instruction_memory.v"
        },
        {
            "module": "MUX",
            "file": "src/mux.v"
        },
        {
            "module": "PC",
            "file": "src/pc.v"
        },
        {
            "module": "Registers",
            "file": "src/registers.v"
        },
        {
            "module": "alu_tb",
            "file": "tests/alu_test.v"
        },
        {
            "module": "core_tb",
            "file": "tests/core_test.v"
        },
        {
            "module": "mux_tb",
            "file": "tests/mux_test.v"
        },
        {
            "module": "pc_tb",
            "file": "tests/pc_test.v"
        },
        {
            "module": "registers_tb",
            "file": "tests/registers_test.v"
        }
    ],
    "module_graph": {
        "top": [],
        "ALU": [
            "alu_tb"
        ],
        "ALU_Control": [],
        "Control_Unit": [],
        "Core": [
            "top",
            "top",
            "top",
            "Core",
            "core_tb"
        ],
        "Data_Memory": [
            "Core"
        ],
        "Immediate_Generator": [
            "Core"
        ],
        "Instruction_Memory": [],
        "MUX": [
            "mux_tb"
        ],
        "PC": [
            "pc_tb"
        ],
        "Registers": [
            "Core",
            "registers_tb"
        ],
        "alu_tb": [],
        "core_tb": [],
        "mux_tb": [],
        "pc_tb": [],
        "registers_tb": []
    },
    "module_graph_inverse": {
        "top": [
            "Core",
            "Core",
            "Core"
        ],
        "ALU": [],
        "ALU_Control": [],
        "Control_Unit": [],
        "Core": [
            "Core",
            "Data_Memory",
            "Immediate_Generator",
            "Registers"
        ],
        "Data_Memory": [],
        "Immediate_Generator": [],
        "Instruction_Memory": [],
        "MUX": [],
        "PC": [],
        "Registers": [],
        "alu_tb": [
            "ALU"
        ],
        "core_tb": [
            "Core"
        ],
        "mux_tb": [
            "MUX"
        ],
        "pc_tb": [
            "PC"
        ],
        "registers_tb": [
            "Registers"
        ]
    },
    "non_tb_files": [
        "fpga/ecp5/main.v",
        "fpga/tangnano20k/main.v",
        "fpga/tangnano9k/main.v",
        "src/alu.v",
        "src/alu_control.v",
        "src/control_unit.v",
        "src/core.v",
        "src/data_memory.v",
        "src/immediate_generator.v",
        "src/instruction_memory.v",
        "src/mux.v",
        "src/pc.v",
        "src/registers.v"
    ]
}