# TEST:  Bounds checking for store instructions (float64)
#
# This verifies that tactyk halts when out-of-bounds offsets are used in store instructions
# 
# Virtual-ISA: tactyk_core
# 
# Coverage:
#   store float64-addr-data-data    (XADX)
#   store float64-addr-integer-data (XAIX)
#   store float64-addr-const-data   (XACX)

PROGRAM
  struct st
    1 i0
    1 i1
    1 i2
    1 i3
    1 i4
    1 i5
    1 i6
    1 i7
    1 i8
    1 i9
  
  const CN1 -1
  const C0 0
  const C1 1
  const C2 2
  const C3 3
  const C4 4
  const C5 5
  const C6 6
  const C7 7
  const C8 8
  const C9 9
  const C10 10
  
  mem mm st 1
  
  INIT:
    bind addr1 mm
    assign xA 1000
    exit
  
  st_F64ADX_neg:
    add xA 1
    assign b -1
    store float64 addr1 rB xA
    exit
  st_F64ADX_zero:
    add xA 1
    assign b 0
    store float64 addr1 rB xA
    exit
  st_F64ADX_edge:
    add xA 1
    assign b 2
    store float64 addr1 rB xA
    exit
  st_F64ADX_cross:
    add xA 1
    assign b 3
    store float64 addr1 rB xA
    exit
  st_F64ADX_far:
    add xA 1
    assign b 9
    store float64 addr1 rB xA
    exit
  st_F64ADX_beyond:
    add xA 1
    assign b 10
    store float64 addr1 rB xA
    exit
  
  st_F64AIX_neg:
    add xA 1
    store float64 addr1 -1 xA
    exit
  st_F64AIX_zero:
    add xA 1
    store float64 addr1 0 xA
    exit
  st_F64AIX_edge:
    add xA 1
    store float64 addr1 2 xA
    exit
  st_F64AIX_cross:
    add xA 1
    store float64 addr1 3 xA
    exit
  st_F64AIX_far:
    add xA 1
    store float64 addr1 9 xA
    exit
  st_F64AIX_beyond:
    add xA 1
    store float64 addr1 10 xA
    exit
  
  st_F64ACX_neg:
    add xA 1
    store float64 addr1 CN1 xA
    exit
  st_F64ACX_zero:
    add xA 1
    store float64 addr1 C0 xA
    exit
  st_F64ACX_edge:
    add xA 1
    store float64 addr1 C2 xA
    exit
  st_F64ACX_cross:
    add xA 1
    store float64 addr1 C3 xA
    exit
  st_F64ACX_far:
    add xA 1
    store float64 addr1 C9 xA
    exit
  st_F64ACX_beyond:
    add xA 1
    store float64 addr1 C10 xA
    exit

EXEC INIT
TEST
  addr1 mm 0
  xA 1000

EXEC st_F64ADX_neg
TEST
  status 101
  xA 1001
  rB -1
EXEC st_F64ADX_zero
TEST
  status 4
  xA 1002
  rB 0
  mem mm 0 float64 1002
EXEC st_F64ADX_edge
TEST
  status 4
  xA 1003
  rB 2
  mem mm 2 float64 1003
EXEC st_F64ADX_cross
TEST
  status 101
  xA 1004
  rB 3
EXEC st_F64ADX_far
TEST
  status 101
  xA 1005
  rB 9
EXEC st_F64ADX_beyond
TEST
  status 101
  xA 1006
  rB 10


EXEC st_F64AIX_neg
TEST
  status 101
  xA 1007
EXEC st_F64AIX_zero
TEST
  status 4
  xA 1008
  mem mm 0 float64 1008
EXEC st_F64AIX_edge
TEST
  status 4
  xA 1009
  mem mm 2 float64 1009
EXEC st_F64AIX_cross
TEST
  status 101
  xA 1010
EXEC st_F64AIX_far
TEST
  status 101
  xA 1011
EXEC st_F64AIX_beyond
TEST
  status 101
  xA 1012

EXEC st_F64ACX_neg
TEST
  status 101
  xA 1013
EXEC st_F64ACX_zero
TEST
  status 4
  xA 1014
  mem mm 0 float64 1014
EXEC st_F64ACX_edge
TEST
  status 4
  xA 1015
  mem mm 2 float64 1015
EXEC st_F64ACX_cross
TEST
  status 101
  xA 1016
EXEC st_F64ACX_far
TEST
  status 101
  xA 1017
EXEC st_F64ACX_beyond
TEST
  status 101
  xA 1018
