/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [32:0] celloutsig_0_13z;
  reg [6:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[139] | in_data[128]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | in_data[168]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[1] | celloutsig_1_4z) & celloutsig_1_5z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[164]) & celloutsig_1_0z);
  assign celloutsig_0_2z = in_data[77] ^ celloutsig_0_1z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_1z };
  reg [27:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _09_ <= 28'h0000000;
    else _09_ <= { _00_[3:1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z };
  assign out_data[27:0] = _09_;
  assign celloutsig_0_7z = { in_data[32:29], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } & { in_data[55:47], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_5z } & celloutsig_0_7z[13:11];
  assign celloutsig_1_14z = { in_data[162:158], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z } >= { celloutsig_1_10z[6:0], celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[63:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >= { in_data[73:66], celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } >= { in_data[146:136], celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[156:154], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z } >= { in_data[154:149], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_10z[5:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z } > { in_data[138:133], celloutsig_1_14z };
  assign celloutsig_0_8z = { in_data[58:55], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, in_data[68:66], celloutsig_0_4z, _00_, celloutsig_0_4z };
  assign celloutsig_0_19z = in_data[80:75] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_3z ? { in_data[185:178], 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } : { in_data[144:133], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_8z[6:3], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } != celloutsig_0_7z[12:6];
  assign celloutsig_1_13z = { in_data[126:106], celloutsig_1_5z } !== { celloutsig_1_6z[8:7], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[52:30] !== in_data[40:18];
  assign celloutsig_1_8z = celloutsig_1_6z[12:2] !== celloutsig_1_6z[11:1];
  assign celloutsig_1_11z = & { celloutsig_1_0z, in_data[127:124] };
  assign celloutsig_0_5z = celloutsig_0_1z & in_data[67];
  assign celloutsig_1_19z = ^ { in_data[132:130], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_7z = ^ in_data[154:147];
  assign celloutsig_1_10z = { celloutsig_1_6z[10:9], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z } >> { in_data[125:120], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >> in_data[93:91];
  assign celloutsig_1_16z = celloutsig_1_6z[12:2] >> { celloutsig_1_6z[12:11], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_13z = { in_data[93:84], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, _00_, celloutsig_0_1z, celloutsig_0_3z } >> { in_data[23:20], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[30:28] - in_data[90:88];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_18z = celloutsig_0_13z[23:17];
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z };
endmodule
