GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\ADC8.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\buffer.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_rpll\gowin_rpll_327480.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_rpll\pll20480k.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_sdpb\gowin_sdpb.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_sdpb\gowin_sdpb2048.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_sdpb\gowin_sdpb2k.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\lcd.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\pll.v'
Analyzing Verilog file 'C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\top.v'
Undeclared symbol 'CLK_SYS', assumed default net type 'wire'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\top.v":58)
Undeclared symbol 'CLK_PIX', assumed default net type 'wire'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\top.v":59)
Compiling module 'top'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\top.v":1)
Extracting RAM for identifier 'trigger'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\top.v":54)
Compiling module 'Gowin_rPLL'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\pll.v":8)
Compiling module 'pll20480k'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_rpll\pll20480k.v":9)
Compiling module 'ADC'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\ADC8.v":1)
Compiling module 'Gowin_SDPB'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\gowin_sdpb\gowin_sdpb.v":9)
Compiling module 'LCD'("C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\lcd.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\impl\gwsynthesis\SonarScanner.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "adcCs_d" and "chip_pll/rpll_inst/CLKOUTD.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "adcClkMod/rpll_inst/CLKOUT.default_gen_clk" and "adcCs_d"
WARN  (CK3000) : Can't calculate clocks' relationship between: "chip_pll/rpll_inst/CLKOUTD.default_gen_clk" and "adcCs_d"
[100%] Generate report file "C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\impl\gwsynthesis\SonarScanner_syn.rpt.html" completed
GowinSynthesis finish
