-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity box is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    buffer_V_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_EN_A : OUT STD_LOGIC;
    buffer_V_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    buffer_V_Clk_A : OUT STD_LOGIC;
    buffer_V_Rst_A : OUT STD_LOGIC;
    buffer_V_Addr_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_EN_B : OUT STD_LOGIC;
    buffer_V_Din_B : OUT STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_Dout_B : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_V_WEN_B : OUT STD_LOGIC_VECTOR (3 downto 0);
    buffer_V_Clk_B : OUT STD_LOGIC;
    buffer_V_Rst_B : OUT STD_LOGIC;
    video_src_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    video_src_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    video_src_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    video_src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    video_src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    video_src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_dst_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    video_dst_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    video_dst_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    video_dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_src_TVALID : IN STD_LOGIC;
    video_src_TREADY : OUT STD_LOGIC;
    video_dst_TVALID : OUT STD_LOGIC;
    video_dst_TREADY : IN STD_LOGIC );
end;


architecture behav of box is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "box,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.400000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=6,HLS_SYN_DSP=43,HLS_SYN_FF=11485,HLS_SYN_LUT=12276,HLS_VERSION=2019_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal xleft_s : STD_LOGIC_VECTOR (31 downto 0);
    signal xright_s : STD_LOGIC_VECTOR (31 downto 0);
    signal ytop_s : STD_LOGIC_VECTOR (31 downto 0);
    signal ydown_s : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_ap_start : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_start_full_n : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ap_done : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ap_continue : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ap_idle : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ap_ready : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_start_out : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_start_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_xleft_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_xleft_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_xleft_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_xleft_out1_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_xright_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_xright_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_xright_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_xright_out2_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ytop_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_ytop_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ytop_out3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_ytop_out3_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ydown_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_ydown_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ydown_out4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_ydown_out4_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_din : STD_LOGIC_VECTOR (11 downto 0);
    signal Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_plate_rows_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_plate_rows_V_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_plate_cols_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_Mat_exit22_pro_U0_plate_cols_V_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_din : STD_LOGIC_VECTOR (6 downto 0);
    signal Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_write : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_start : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_done : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_out : STD_LOGIC;
    signal AXIvideo2Mat_U0_start_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_video_src_TREADY : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_read : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_0_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_1_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal AXIvideo2Mat_U0_img_data_stream_2_V_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_rows_V_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
    signal AXIvideo2Mat_U0_img_cols_V_out_din : STD_LOGIC_VECTOR (11 downto 0);
    signal AXIvideo2Mat_U0_img_cols_V_out_write : STD_LOGIC;
    signal Duplicate_U0_ap_start : STD_LOGIC;
    signal Duplicate_U0_ap_done : STD_LOGIC;
    signal Duplicate_U0_ap_continue : STD_LOGIC;
    signal Duplicate_U0_ap_idle : STD_LOGIC;
    signal Duplicate_U0_ap_ready : STD_LOGIC;
    signal Duplicate_U0_src_rows_V_read : STD_LOGIC;
    signal Duplicate_U0_src_cols_V_read : STD_LOGIC;
    signal Duplicate_U0_src_data_stream_0_V_read : STD_LOGIC;
    signal Duplicate_U0_src_data_stream_1_V_read : STD_LOGIC;
    signal Duplicate_U0_src_data_stream_2_V_read : STD_LOGIC;
    signal Duplicate_U0_dst1_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst1_data_stream_0_V_write : STD_LOGIC;
    signal Duplicate_U0_dst1_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst1_data_stream_1_V_write : STD_LOGIC;
    signal Duplicate_U0_dst1_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst1_data_stream_2_V_write : STD_LOGIC;
    signal Duplicate_U0_dst2_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst2_data_stream_0_V_write : STD_LOGIC;
    signal Duplicate_U0_dst2_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst2_data_stream_1_V_write : STD_LOGIC;
    signal Duplicate_U0_dst2_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Duplicate_U0_dst2_data_stream_2_V_write : STD_LOGIC;
    signal Return_Plate_U0_ap_start : STD_LOGIC;
    signal Return_Plate_U0_ap_done : STD_LOGIC;
    signal Return_Plate_U0_ap_continue : STD_LOGIC;
    signal Return_Plate_U0_ap_idle : STD_LOGIC;
    signal Return_Plate_U0_ap_ready : STD_LOGIC;
    signal Return_Plate_U0_input_img_data_stream_0_V_read : STD_LOGIC;
    signal Return_Plate_U0_input_img_data_stream_1_V_read : STD_LOGIC;
    signal Return_Plate_U0_input_img_data_stream_2_V_read : STD_LOGIC;
    signal Return_Plate_U0_output_plate_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Return_Plate_U0_output_plate_data_stream_0_V_write : STD_LOGIC;
    signal Return_Plate_U0_output_plate_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Return_Plate_U0_output_plate_data_stream_1_V_write : STD_LOGIC;
    signal Return_Plate_U0_output_plate_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Return_Plate_U0_output_plate_data_stream_2_V_write : STD_LOGIC;
    signal Return_Plate_U0_xleft_read : STD_LOGIC;
    signal Return_Plate_U0_xright_read : STD_LOGIC;
    signal Return_Plate_U0_ytop_read : STD_LOGIC;
    signal Return_Plate_U0_ydown_read : STD_LOGIC;
    signal Resize_U0_ap_start : STD_LOGIC;
    signal Resize_U0_ap_done : STD_LOGIC;
    signal Resize_U0_ap_continue : STD_LOGIC;
    signal Resize_U0_ap_idle : STD_LOGIC;
    signal Resize_U0_ap_ready : STD_LOGIC;
    signal Resize_U0_start_out : STD_LOGIC;
    signal Resize_U0_start_write : STD_LOGIC;
    signal Resize_U0_p_src_rows_V_read : STD_LOGIC;
    signal Resize_U0_p_src_cols_V_read : STD_LOGIC;
    signal Resize_U0_p_src_data_stream_0_V_read : STD_LOGIC;
    signal Resize_U0_p_src_data_stream_1_V_read : STD_LOGIC;
    signal Resize_U0_p_src_data_stream_2_V_read : STD_LOGIC;
    signal Resize_U0_p_dst_rows_V_read : STD_LOGIC;
    signal Resize_U0_p_dst_cols_V_read : STD_LOGIC;
    signal Resize_U0_p_dst_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Resize_U0_p_dst_data_stream_0_V_write : STD_LOGIC;
    signal Resize_U0_p_dst_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Resize_U0_p_dst_data_stream_1_V_write : STD_LOGIC;
    signal Resize_U0_p_dst_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Resize_U0_p_dst_data_stream_2_V_write : STD_LOGIC;
    signal Resize_U0_p_dst_rows_V_out_din : STD_LOGIC_VECTOR (6 downto 0);
    signal Resize_U0_p_dst_rows_V_out_write : STD_LOGIC;
    signal Resize_U0_p_dst_cols_V_out_din : STD_LOGIC_VECTOR (8 downto 0);
    signal Resize_U0_p_dst_cols_V_out_write : STD_LOGIC;
    signal CvtColor_U0_ap_start : STD_LOGIC;
    signal CvtColor_U0_ap_done : STD_LOGIC;
    signal CvtColor_U0_ap_continue : STD_LOGIC;
    signal CvtColor_U0_ap_idle : STD_LOGIC;
    signal CvtColor_U0_ap_ready : STD_LOGIC;
    signal CvtColor_U0_start_out : STD_LOGIC;
    signal CvtColor_U0_start_write : STD_LOGIC;
    signal CvtColor_U0_p_src_rows_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_cols_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_0_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_1_V_read : STD_LOGIC;
    signal CvtColor_U0_p_src_data_stream_2_V_read : STD_LOGIC;
    signal CvtColor_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal CvtColor_U0_p_dst_data_stream_V_write : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_ap_start : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_ap_done : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_ap_continue : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_ap_idle : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_ap_ready : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_buffer_V_Addr_A : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_BRAM_LOOP_proc1_U0_buffer_V_EN_A : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_buffer_V_WEN_A : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_BRAM_LOOP_proc1_U0_buffer_V_Din_A : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_BRAM_LOOP_proc1_U0_gray_plate_data_stream_0_V_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal Add_Rectangle_U0_ap_start : STD_LOGIC;
    signal Add_Rectangle_U0_ap_done : STD_LOGIC;
    signal Add_Rectangle_U0_ap_continue : STD_LOGIC;
    signal Add_Rectangle_U0_ap_idle : STD_LOGIC;
    signal Add_Rectangle_U0_ap_ready : STD_LOGIC;
    signal Add_Rectangle_U0_start_out : STD_LOGIC;
    signal Add_Rectangle_U0_start_write : STD_LOGIC;
    signal Add_Rectangle_U0_src_data_stream_0_V_read : STD_LOGIC;
    signal Add_Rectangle_U0_src_data_stream_1_V_read : STD_LOGIC;
    signal Add_Rectangle_U0_src_data_stream_2_V_read : STD_LOGIC;
    signal Add_Rectangle_U0_dst_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Add_Rectangle_U0_dst_data_stream_0_V_write : STD_LOGIC;
    signal Add_Rectangle_U0_dst_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Add_Rectangle_U0_dst_data_stream_1_V_write : STD_LOGIC;
    signal Add_Rectangle_U0_dst_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Add_Rectangle_U0_dst_data_stream_2_V_write : STD_LOGIC;
    signal Add_Rectangle_U0_xleft_read : STD_LOGIC;
    signal Add_Rectangle_U0_xright_read : STD_LOGIC;
    signal Add_Rectangle_U0_ytop_read : STD_LOGIC;
    signal Add_Rectangle_U0_ydown_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_done : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_continue : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_idle : STD_LOGIC;
    signal Mat2AXIvideo_U0_ap_ready : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_data_stream_0_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_data_stream_1_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_img_data_stream_2_V_read : STD_LOGIC;
    signal Mat2AXIvideo_U0_video_dst_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TVALID : STD_LOGIC;
    signal Mat2AXIvideo_U0_video_dst_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal Mat2AXIvideo_U0_video_dst_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal xleft_c_full_n : STD_LOGIC;
    signal xleft_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xleft_c_empty_n : STD_LOGIC;
    signal xleft_c35_full_n : STD_LOGIC;
    signal xleft_c35_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xleft_c35_empty_n : STD_LOGIC;
    signal xright_c_full_n : STD_LOGIC;
    signal xright_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xright_c_empty_n : STD_LOGIC;
    signal xright_c36_full_n : STD_LOGIC;
    signal xright_c36_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal xright_c36_empty_n : STD_LOGIC;
    signal ytop_c_full_n : STD_LOGIC;
    signal ytop_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ytop_c_empty_n : STD_LOGIC;
    signal ytop_c37_full_n : STD_LOGIC;
    signal ytop_c37_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ytop_c37_empty_n : STD_LOGIC;
    signal ydown_c_full_n : STD_LOGIC;
    signal ydown_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ydown_c_empty_n : STD_LOGIC;
    signal ydown_c38_full_n : STD_LOGIC;
    signal ydown_c38_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal ydown_c38_empty_n : STD_LOGIC;
    signal rgb_img_rows_V_c_full_n : STD_LOGIC;
    signal rgb_img_rows_V_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal rgb_img_rows_V_c_empty_n : STD_LOGIC;
    signal rgb_img_cols_V_c_full_n : STD_LOGIC;
    signal rgb_img_cols_V_c_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal rgb_img_cols_V_c_empty_n : STD_LOGIC;
    signal plate_rows_V_c_full_n : STD_LOGIC;
    signal plate_rows_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal plate_rows_V_c_empty_n : STD_LOGIC;
    signal plate_cols_V_c_full_n : STD_LOGIC;
    signal plate_cols_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal plate_cols_V_c_empty_n : STD_LOGIC;
    signal standard_plate_rows_1_full_n : STD_LOGIC;
    signal standard_plate_rows_1_dout : STD_LOGIC_VECTOR (6 downto 0);
    signal standard_plate_rows_1_empty_n : STD_LOGIC;
    signal standard_plate_cols_1_full_n : STD_LOGIC;
    signal standard_plate_cols_1_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal standard_plate_cols_1_empty_n : STD_LOGIC;
    signal rgb_img_data_stream_s_full_n : STD_LOGIC;
    signal rgb_img_data_stream_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_img_data_stream_s_empty_n : STD_LOGIC;
    signal rgb_img_data_stream_1_full_n : STD_LOGIC;
    signal rgb_img_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_img_data_stream_1_empty_n : STD_LOGIC;
    signal rgb_img_data_stream_2_full_n : STD_LOGIC;
    signal rgb_img_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_img_data_stream_2_empty_n : STD_LOGIC;
    signal rgb_img_rows_V_c39_full_n : STD_LOGIC;
    signal rgb_img_rows_V_c39_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal rgb_img_rows_V_c39_empty_n : STD_LOGIC;
    signal rgb_img_cols_V_c40_full_n : STD_LOGIC;
    signal rgb_img_cols_V_c40_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal rgb_img_cols_V_c40_empty_n : STD_LOGIC;
    signal copy1_data_stream_0_full_n : STD_LOGIC;
    signal copy1_data_stream_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy1_data_stream_0_empty_n : STD_LOGIC;
    signal copy1_data_stream_1_full_n : STD_LOGIC;
    signal copy1_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy1_data_stream_1_empty_n : STD_LOGIC;
    signal copy1_data_stream_2_full_n : STD_LOGIC;
    signal copy1_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy1_data_stream_2_empty_n : STD_LOGIC;
    signal copy2_data_stream_0_full_n : STD_LOGIC;
    signal copy2_data_stream_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy2_data_stream_0_empty_n : STD_LOGIC;
    signal copy2_data_stream_1_full_n : STD_LOGIC;
    signal copy2_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy2_data_stream_1_empty_n : STD_LOGIC;
    signal copy2_data_stream_2_full_n : STD_LOGIC;
    signal copy2_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal copy2_data_stream_2_empty_n : STD_LOGIC;
    signal plate_data_stream_0_full_n : STD_LOGIC;
    signal plate_data_stream_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal plate_data_stream_0_empty_n : STD_LOGIC;
    signal plate_data_stream_1_full_n : STD_LOGIC;
    signal plate_data_stream_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal plate_data_stream_1_empty_n : STD_LOGIC;
    signal plate_data_stream_2_full_n : STD_LOGIC;
    signal plate_data_stream_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal plate_data_stream_2_empty_n : STD_LOGIC;
    signal standard_plate_data_s_full_n : STD_LOGIC;
    signal standard_plate_data_s_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal standard_plate_data_s_empty_n : STD_LOGIC;
    signal standard_plate_data_1_full_n : STD_LOGIC;
    signal standard_plate_data_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal standard_plate_data_1_empty_n : STD_LOGIC;
    signal standard_plate_data_2_full_n : STD_LOGIC;
    signal standard_plate_data_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal standard_plate_data_2_empty_n : STD_LOGIC;
    signal standard_plate_rows_s_full_n : STD_LOGIC;
    signal standard_plate_rows_s_dout : STD_LOGIC_VECTOR (6 downto 0);
    signal standard_plate_rows_s_empty_n : STD_LOGIC;
    signal standard_plate_cols_s_full_n : STD_LOGIC;
    signal standard_plate_cols_s_dout : STD_LOGIC_VECTOR (8 downto 0);
    signal standard_plate_cols_s_empty_n : STD_LOGIC;
    signal gray_plate_data_stre_full_n : STD_LOGIC;
    signal gray_plate_data_stre_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_plate_data_stre_empty_n : STD_LOGIC;
    signal output_img_data_stre_full_n : STD_LOGIC;
    signal output_img_data_stre_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal output_img_data_stre_empty_n : STD_LOGIC;
    signal output_img_data_stre_1_full_n : STD_LOGIC;
    signal output_img_data_stre_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal output_img_data_stre_1_empty_n : STD_LOGIC;
    signal output_img_data_stre_2_full_n : STD_LOGIC;
    signal output_img_data_stre_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal output_img_data_stre_2_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_Mat_exit22_pro_U0_ap_ready : STD_LOGIC;
    signal Block_Mat_exit22_pro_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_AXIvideo2Mat_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2Mat_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_Return_Plate_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Return_Plate_U0_full_n : STD_LOGIC;
    signal start_for_Return_Plate_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Return_Plate_U0_empty_n : STD_LOGIC;
    signal start_for_Resize_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resize_U0_full_n : STD_LOGIC;
    signal start_for_Resize_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Resize_U0_empty_n : STD_LOGIC;
    signal start_for_Add_Rectangle_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Add_Rectangle_U0_full_n : STD_LOGIC;
    signal start_for_Add_Rectangle_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Add_Rectangle_U0_empty_n : STD_LOGIC;
    signal start_for_Duplicate_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_U0_full_n : STD_LOGIC;
    signal start_for_Duplicate_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Duplicate_U0_empty_n : STD_LOGIC;
    signal Duplicate_U0_start_full_n : STD_LOGIC;
    signal Duplicate_U0_start_write : STD_LOGIC;
    signal Return_Plate_U0_start_full_n : STD_LOGIC;
    signal Return_Plate_U0_start_write : STD_LOGIC;
    signal start_for_CvtColor_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CvtColor_U0_full_n : STD_LOGIC;
    signal start_for_CvtColor_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_CvtColor_U0_empty_n : STD_LOGIC;
    signal start_for_Loop_BRAM_LOOP_proc1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_BRAM_LOOP_proc1_U0_full_n : STD_LOGIC;
    signal start_for_Loop_BRAM_LOOP_proc1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_BRAM_LOOP_proc1_U0_empty_n : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_start_full_n : STD_LOGIC;
    signal Loop_BRAM_LOOP_proc1_U0_start_write : STD_LOGIC;
    signal start_for_Mat2AXIvideo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
    signal start_for_Mat2AXIvideo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mat2AXIvideo_U0_empty_n : STD_LOGIC;
    signal Mat2AXIvideo_U0_start_full_n : STD_LOGIC;
    signal Mat2AXIvideo_U0_start_write : STD_LOGIC;

    component Block_Mat_exit22_pro IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        xleft_s : IN STD_LOGIC_VECTOR (31 downto 0);
        xright_s : IN STD_LOGIC_VECTOR (31 downto 0);
        ytop_s : IN STD_LOGIC_VECTOR (31 downto 0);
        ydown_s : IN STD_LOGIC_VECTOR (31 downto 0);
        xleft_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xleft_out_full_n : IN STD_LOGIC;
        xleft_out_write : OUT STD_LOGIC;
        xleft_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xleft_out1_full_n : IN STD_LOGIC;
        xleft_out1_write : OUT STD_LOGIC;
        xright_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xright_out_full_n : IN STD_LOGIC;
        xright_out_write : OUT STD_LOGIC;
        xright_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        xright_out2_full_n : IN STD_LOGIC;
        xright_out2_write : OUT STD_LOGIC;
        ytop_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ytop_out_full_n : IN STD_LOGIC;
        ytop_out_write : OUT STD_LOGIC;
        ytop_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ytop_out3_full_n : IN STD_LOGIC;
        ytop_out3_write : OUT STD_LOGIC;
        ydown_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ydown_out_full_n : IN STD_LOGIC;
        ydown_out_write : OUT STD_LOGIC;
        ydown_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        ydown_out4_full_n : IN STD_LOGIC;
        ydown_out4_write : OUT STD_LOGIC;
        rgb_img_rows_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        rgb_img_rows_V_out_full_n : IN STD_LOGIC;
        rgb_img_rows_V_out_write : OUT STD_LOGIC;
        rgb_img_cols_V_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        rgb_img_cols_V_out_full_n : IN STD_LOGIC;
        rgb_img_cols_V_out_write : OUT STD_LOGIC;
        plate_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        plate_rows_V_out_full_n : IN STD_LOGIC;
        plate_rows_V_out_write : OUT STD_LOGIC;
        plate_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        plate_cols_V_out_full_n : IN STD_LOGIC;
        plate_cols_V_out_write : OUT STD_LOGIC;
        standard_plate_rows_V_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
        standard_plate_rows_V_out_full_n : IN STD_LOGIC;
        standard_plate_rows_V_out_write : OUT STD_LOGIC;
        standard_plate_cols_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        standard_plate_cols_V_out_full_n : IN STD_LOGIC;
        standard_plate_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component AXIvideo2Mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        video_src_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        video_src_TVALID : IN STD_LOGIC;
        video_src_TREADY : OUT STD_LOGIC;
        video_src_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        video_src_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        video_src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        video_src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        video_src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        video_src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_rows_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_rows_V_empty_n : IN STD_LOGIC;
        img_rows_V_read : OUT STD_LOGIC;
        img_cols_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        img_cols_V_empty_n : IN STD_LOGIC;
        img_cols_V_read : OUT STD_LOGIC;
        img_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_0_V_full_n : IN STD_LOGIC;
        img_data_stream_0_V_write : OUT STD_LOGIC;
        img_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_1_V_full_n : IN STD_LOGIC;
        img_data_stream_1_V_write : OUT STD_LOGIC;
        img_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_2_V_full_n : IN STD_LOGIC;
        img_data_stream_2_V_write : OUT STD_LOGIC;
        img_rows_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_rows_V_out_full_n : IN STD_LOGIC;
        img_rows_V_out_write : OUT STD_LOGIC;
        img_cols_V_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        img_cols_V_out_full_n : IN STD_LOGIC;
        img_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component Duplicate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_rows_V_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        src_rows_V_empty_n : IN STD_LOGIC;
        src_rows_V_read : OUT STD_LOGIC;
        src_cols_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        src_cols_V_empty_n : IN STD_LOGIC;
        src_cols_V_read : OUT STD_LOGIC;
        src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_0_V_empty_n : IN STD_LOGIC;
        src_data_stream_0_V_read : OUT STD_LOGIC;
        src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_1_V_empty_n : IN STD_LOGIC;
        src_data_stream_1_V_read : OUT STD_LOGIC;
        src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_2_V_empty_n : IN STD_LOGIC;
        src_data_stream_2_V_read : OUT STD_LOGIC;
        dst1_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_0_V_full_n : IN STD_LOGIC;
        dst1_data_stream_0_V_write : OUT STD_LOGIC;
        dst1_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_1_V_full_n : IN STD_LOGIC;
        dst1_data_stream_1_V_write : OUT STD_LOGIC;
        dst1_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst1_data_stream_2_V_full_n : IN STD_LOGIC;
        dst1_data_stream_2_V_write : OUT STD_LOGIC;
        dst2_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_0_V_full_n : IN STD_LOGIC;
        dst2_data_stream_0_V_write : OUT STD_LOGIC;
        dst2_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_1_V_full_n : IN STD_LOGIC;
        dst2_data_stream_1_V_write : OUT STD_LOGIC;
        dst2_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst2_data_stream_2_V_full_n : IN STD_LOGIC;
        dst2_data_stream_2_V_write : OUT STD_LOGIC );
    end component;


    component Return_Plate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_img_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_img_data_stream_0_V_empty_n : IN STD_LOGIC;
        input_img_data_stream_0_V_read : OUT STD_LOGIC;
        input_img_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_img_data_stream_1_V_empty_n : IN STD_LOGIC;
        input_img_data_stream_1_V_read : OUT STD_LOGIC;
        input_img_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_img_data_stream_2_V_empty_n : IN STD_LOGIC;
        input_img_data_stream_2_V_read : OUT STD_LOGIC;
        output_plate_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_plate_data_stream_0_V_full_n : IN STD_LOGIC;
        output_plate_data_stream_0_V_write : OUT STD_LOGIC;
        output_plate_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_plate_data_stream_1_V_full_n : IN STD_LOGIC;
        output_plate_data_stream_1_V_write : OUT STD_LOGIC;
        output_plate_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_plate_data_stream_2_V_full_n : IN STD_LOGIC;
        output_plate_data_stream_2_V_write : OUT STD_LOGIC;
        xleft_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xleft_empty_n : IN STD_LOGIC;
        xleft_read : OUT STD_LOGIC;
        xright_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xright_empty_n : IN STD_LOGIC;
        xright_read : OUT STD_LOGIC;
        ytop_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ytop_empty_n : IN STD_LOGIC;
        ytop_read : OUT STD_LOGIC;
        ydown_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ydown_empty_n : IN STD_LOGIC;
        ydown_read : OUT STD_LOGIC );
    end component;


    component Resize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_rows_V_empty_n : IN STD_LOGIC;
        p_src_rows_V_read : OUT STD_LOGIC;
        p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_cols_V_empty_n : IN STD_LOGIC;
        p_src_cols_V_read : OUT STD_LOGIC;
        p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_0_V_read : OUT STD_LOGIC;
        p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_1_V_read : OUT STD_LOGIC;
        p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_2_V_read : OUT STD_LOGIC;
        p_dst_rows_V_dout : IN STD_LOGIC_VECTOR (6 downto 0);
        p_dst_rows_V_empty_n : IN STD_LOGIC;
        p_dst_rows_V_read : OUT STD_LOGIC;
        p_dst_cols_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        p_dst_cols_V_empty_n : IN STD_LOGIC;
        p_dst_cols_V_read : OUT STD_LOGIC;
        p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_0_V_write : OUT STD_LOGIC;
        p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_1_V_write : OUT STD_LOGIC;
        p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_2_V_write : OUT STD_LOGIC;
        p_dst_rows_V_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_dst_rows_V_out_full_n : IN STD_LOGIC;
        p_dst_rows_V_out_write : OUT STD_LOGIC;
        p_dst_cols_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_dst_cols_V_out_full_n : IN STD_LOGIC;
        p_dst_cols_V_out_write : OUT STD_LOGIC );
    end component;


    component CvtColor IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_src_rows_V_dout : IN STD_LOGIC_VECTOR (6 downto 0);
        p_src_rows_V_empty_n : IN STD_LOGIC;
        p_src_rows_V_read : OUT STD_LOGIC;
        p_src_cols_V_dout : IN STD_LOGIC_VECTOR (8 downto 0);
        p_src_cols_V_empty_n : IN STD_LOGIC;
        p_src_cols_V_read : OUT STD_LOGIC;
        p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_0_V_read : OUT STD_LOGIC;
        p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_1_V_read : OUT STD_LOGIC;
        p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_2_V_read : OUT STD_LOGIC;
        p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_V_write : OUT STD_LOGIC );
    end component;


    component Loop_BRAM_LOOP_proc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_V_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_V_EN_A : OUT STD_LOGIC;
        buffer_V_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_V_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_V_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
        gray_plate_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        gray_plate_data_stream_0_V_empty_n : IN STD_LOGIC;
        gray_plate_data_stream_0_V_read : OUT STD_LOGIC );
    end component;


    component Add_Rectangle IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_0_V_empty_n : IN STD_LOGIC;
        src_data_stream_0_V_read : OUT STD_LOGIC;
        src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_1_V_empty_n : IN STD_LOGIC;
        src_data_stream_1_V_read : OUT STD_LOGIC;
        src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_data_stream_2_V_empty_n : IN STD_LOGIC;
        src_data_stream_2_V_read : OUT STD_LOGIC;
        dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_0_V_full_n : IN STD_LOGIC;
        dst_data_stream_0_V_write : OUT STD_LOGIC;
        dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_1_V_full_n : IN STD_LOGIC;
        dst_data_stream_1_V_write : OUT STD_LOGIC;
        dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_data_stream_2_V_full_n : IN STD_LOGIC;
        dst_data_stream_2_V_write : OUT STD_LOGIC;
        xleft_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xleft_empty_n : IN STD_LOGIC;
        xleft_read : OUT STD_LOGIC;
        xright_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xright_empty_n : IN STD_LOGIC;
        xright_read : OUT STD_LOGIC;
        ytop_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ytop_empty_n : IN STD_LOGIC;
        ytop_read : OUT STD_LOGIC;
        ydown_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ydown_empty_n : IN STD_LOGIC;
        ydown_read : OUT STD_LOGIC );
    end component;


    component Mat2AXIvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_0_V_empty_n : IN STD_LOGIC;
        img_data_stream_0_V_read : OUT STD_LOGIC;
        img_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_1_V_empty_n : IN STD_LOGIC;
        img_data_stream_1_V_read : OUT STD_LOGIC;
        img_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_data_stream_2_V_empty_n : IN STD_LOGIC;
        img_data_stream_2_V_read : OUT STD_LOGIC;
        video_dst_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        video_dst_TVALID : OUT STD_LOGIC;
        video_dst_TREADY : IN STD_LOGIC;
        video_dst_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        video_dst_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        video_dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w32_d4_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w11_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w12_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d5_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w7_d5_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (6 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w9_d5_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w7_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (6 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w9_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (8 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Return_ocq IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Resize_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Add_RecpcA IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_DuplicaqcK IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_CvtColorcU IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Loop_BRsc4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_Mat2AXItde IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component box_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        xleft_s : OUT STD_LOGIC_VECTOR (31 downto 0);
        xright_s : OUT STD_LOGIC_VECTOR (31 downto 0);
        ytop_s : OUT STD_LOGIC_VECTOR (31 downto 0);
        ydown_s : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    box_AXILiteS_s_axi_U : component box_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        xleft_s => xleft_s,
        xright_s => xright_s,
        ytop_s => ytop_s,
        ydown_s => ydown_s);

    Block_Mat_exit22_pro_U0 : component Block_Mat_exit22_pro
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_Mat_exit22_pro_U0_ap_start,
        start_full_n => Block_Mat_exit22_pro_U0_start_full_n,
        ap_done => Block_Mat_exit22_pro_U0_ap_done,
        ap_continue => Block_Mat_exit22_pro_U0_ap_continue,
        ap_idle => Block_Mat_exit22_pro_U0_ap_idle,
        ap_ready => Block_Mat_exit22_pro_U0_ap_ready,
        start_out => Block_Mat_exit22_pro_U0_start_out,
        start_write => Block_Mat_exit22_pro_U0_start_write,
        xleft_s => xleft_s,
        xright_s => xright_s,
        ytop_s => ytop_s,
        ydown_s => ydown_s,
        xleft_out_din => Block_Mat_exit22_pro_U0_xleft_out_din,
        xleft_out_full_n => xleft_c_full_n,
        xleft_out_write => Block_Mat_exit22_pro_U0_xleft_out_write,
        xleft_out1_din => Block_Mat_exit22_pro_U0_xleft_out1_din,
        xleft_out1_full_n => xleft_c35_full_n,
        xleft_out1_write => Block_Mat_exit22_pro_U0_xleft_out1_write,
        xright_out_din => Block_Mat_exit22_pro_U0_xright_out_din,
        xright_out_full_n => xright_c_full_n,
        xright_out_write => Block_Mat_exit22_pro_U0_xright_out_write,
        xright_out2_din => Block_Mat_exit22_pro_U0_xright_out2_din,
        xright_out2_full_n => xright_c36_full_n,
        xright_out2_write => Block_Mat_exit22_pro_U0_xright_out2_write,
        ytop_out_din => Block_Mat_exit22_pro_U0_ytop_out_din,
        ytop_out_full_n => ytop_c_full_n,
        ytop_out_write => Block_Mat_exit22_pro_U0_ytop_out_write,
        ytop_out3_din => Block_Mat_exit22_pro_U0_ytop_out3_din,
        ytop_out3_full_n => ytop_c37_full_n,
        ytop_out3_write => Block_Mat_exit22_pro_U0_ytop_out3_write,
        ydown_out_din => Block_Mat_exit22_pro_U0_ydown_out_din,
        ydown_out_full_n => ydown_c_full_n,
        ydown_out_write => Block_Mat_exit22_pro_U0_ydown_out_write,
        ydown_out4_din => Block_Mat_exit22_pro_U0_ydown_out4_din,
        ydown_out4_full_n => ydown_c38_full_n,
        ydown_out4_write => Block_Mat_exit22_pro_U0_ydown_out4_write,
        rgb_img_rows_V_out_din => Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_din,
        rgb_img_rows_V_out_full_n => rgb_img_rows_V_c_full_n,
        rgb_img_rows_V_out_write => Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_write,
        rgb_img_cols_V_out_din => Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_din,
        rgb_img_cols_V_out_full_n => rgb_img_cols_V_c_full_n,
        rgb_img_cols_V_out_write => Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_write,
        plate_rows_V_out_din => Block_Mat_exit22_pro_U0_plate_rows_V_out_din,
        plate_rows_V_out_full_n => plate_rows_V_c_full_n,
        plate_rows_V_out_write => Block_Mat_exit22_pro_U0_plate_rows_V_out_write,
        plate_cols_V_out_din => Block_Mat_exit22_pro_U0_plate_cols_V_out_din,
        plate_cols_V_out_full_n => plate_cols_V_c_full_n,
        plate_cols_V_out_write => Block_Mat_exit22_pro_U0_plate_cols_V_out_write,
        standard_plate_rows_V_out_din => Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_din,
        standard_plate_rows_V_out_full_n => standard_plate_rows_1_full_n,
        standard_plate_rows_V_out_write => Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_write,
        standard_plate_cols_V_out_din => Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_din,
        standard_plate_cols_V_out_full_n => standard_plate_cols_1_full_n,
        standard_plate_cols_V_out_write => Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_write);

    AXIvideo2Mat_U0 : component AXIvideo2Mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2Mat_U0_ap_start,
        start_full_n => start_for_Duplicate_U0_full_n,
        ap_done => AXIvideo2Mat_U0_ap_done,
        ap_continue => AXIvideo2Mat_U0_ap_continue,
        ap_idle => AXIvideo2Mat_U0_ap_idle,
        ap_ready => AXIvideo2Mat_U0_ap_ready,
        start_out => AXIvideo2Mat_U0_start_out,
        start_write => AXIvideo2Mat_U0_start_write,
        video_src_TDATA => video_src_TDATA,
        video_src_TVALID => video_src_TVALID,
        video_src_TREADY => AXIvideo2Mat_U0_video_src_TREADY,
        video_src_TKEEP => video_src_TKEEP,
        video_src_TSTRB => video_src_TSTRB,
        video_src_TUSER => video_src_TUSER,
        video_src_TLAST => video_src_TLAST,
        video_src_TID => video_src_TID,
        video_src_TDEST => video_src_TDEST,
        img_rows_V_dout => rgb_img_rows_V_c_dout,
        img_rows_V_empty_n => rgb_img_rows_V_c_empty_n,
        img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
        img_cols_V_dout => rgb_img_cols_V_c_dout,
        img_cols_V_empty_n => rgb_img_cols_V_c_empty_n,
        img_cols_V_read => AXIvideo2Mat_U0_img_cols_V_read,
        img_data_stream_0_V_din => AXIvideo2Mat_U0_img_data_stream_0_V_din,
        img_data_stream_0_V_full_n => rgb_img_data_stream_s_full_n,
        img_data_stream_0_V_write => AXIvideo2Mat_U0_img_data_stream_0_V_write,
        img_data_stream_1_V_din => AXIvideo2Mat_U0_img_data_stream_1_V_din,
        img_data_stream_1_V_full_n => rgb_img_data_stream_1_full_n,
        img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
        img_data_stream_2_V_din => AXIvideo2Mat_U0_img_data_stream_2_V_din,
        img_data_stream_2_V_full_n => rgb_img_data_stream_2_full_n,
        img_data_stream_2_V_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
        img_rows_V_out_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        img_rows_V_out_full_n => rgb_img_rows_V_c39_full_n,
        img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        img_cols_V_out_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        img_cols_V_out_full_n => rgb_img_cols_V_c40_full_n,
        img_cols_V_out_write => AXIvideo2Mat_U0_img_cols_V_out_write);

    Duplicate_U0 : component Duplicate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Duplicate_U0_ap_start,
        ap_done => Duplicate_U0_ap_done,
        ap_continue => Duplicate_U0_ap_continue,
        ap_idle => Duplicate_U0_ap_idle,
        ap_ready => Duplicate_U0_ap_ready,
        src_rows_V_dout => rgb_img_rows_V_c39_dout,
        src_rows_V_empty_n => rgb_img_rows_V_c39_empty_n,
        src_rows_V_read => Duplicate_U0_src_rows_V_read,
        src_cols_V_dout => rgb_img_cols_V_c40_dout,
        src_cols_V_empty_n => rgb_img_cols_V_c40_empty_n,
        src_cols_V_read => Duplicate_U0_src_cols_V_read,
        src_data_stream_0_V_dout => rgb_img_data_stream_s_dout,
        src_data_stream_0_V_empty_n => rgb_img_data_stream_s_empty_n,
        src_data_stream_0_V_read => Duplicate_U0_src_data_stream_0_V_read,
        src_data_stream_1_V_dout => rgb_img_data_stream_1_dout,
        src_data_stream_1_V_empty_n => rgb_img_data_stream_1_empty_n,
        src_data_stream_1_V_read => Duplicate_U0_src_data_stream_1_V_read,
        src_data_stream_2_V_dout => rgb_img_data_stream_2_dout,
        src_data_stream_2_V_empty_n => rgb_img_data_stream_2_empty_n,
        src_data_stream_2_V_read => Duplicate_U0_src_data_stream_2_V_read,
        dst1_data_stream_0_V_din => Duplicate_U0_dst1_data_stream_0_V_din,
        dst1_data_stream_0_V_full_n => copy1_data_stream_0_full_n,
        dst1_data_stream_0_V_write => Duplicate_U0_dst1_data_stream_0_V_write,
        dst1_data_stream_1_V_din => Duplicate_U0_dst1_data_stream_1_V_din,
        dst1_data_stream_1_V_full_n => copy1_data_stream_1_full_n,
        dst1_data_stream_1_V_write => Duplicate_U0_dst1_data_stream_1_V_write,
        dst1_data_stream_2_V_din => Duplicate_U0_dst1_data_stream_2_V_din,
        dst1_data_stream_2_V_full_n => copy1_data_stream_2_full_n,
        dst1_data_stream_2_V_write => Duplicate_U0_dst1_data_stream_2_V_write,
        dst2_data_stream_0_V_din => Duplicate_U0_dst2_data_stream_0_V_din,
        dst2_data_stream_0_V_full_n => copy2_data_stream_0_full_n,
        dst2_data_stream_0_V_write => Duplicate_U0_dst2_data_stream_0_V_write,
        dst2_data_stream_1_V_din => Duplicate_U0_dst2_data_stream_1_V_din,
        dst2_data_stream_1_V_full_n => copy2_data_stream_1_full_n,
        dst2_data_stream_1_V_write => Duplicate_U0_dst2_data_stream_1_V_write,
        dst2_data_stream_2_V_din => Duplicate_U0_dst2_data_stream_2_V_din,
        dst2_data_stream_2_V_full_n => copy2_data_stream_2_full_n,
        dst2_data_stream_2_V_write => Duplicate_U0_dst2_data_stream_2_V_write);

    Return_Plate_U0 : component Return_Plate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Return_Plate_U0_ap_start,
        ap_done => Return_Plate_U0_ap_done,
        ap_continue => Return_Plate_U0_ap_continue,
        ap_idle => Return_Plate_U0_ap_idle,
        ap_ready => Return_Plate_U0_ap_ready,
        input_img_data_stream_0_V_dout => copy1_data_stream_0_dout,
        input_img_data_stream_0_V_empty_n => copy1_data_stream_0_empty_n,
        input_img_data_stream_0_V_read => Return_Plate_U0_input_img_data_stream_0_V_read,
        input_img_data_stream_1_V_dout => copy1_data_stream_1_dout,
        input_img_data_stream_1_V_empty_n => copy1_data_stream_1_empty_n,
        input_img_data_stream_1_V_read => Return_Plate_U0_input_img_data_stream_1_V_read,
        input_img_data_stream_2_V_dout => copy1_data_stream_2_dout,
        input_img_data_stream_2_V_empty_n => copy1_data_stream_2_empty_n,
        input_img_data_stream_2_V_read => Return_Plate_U0_input_img_data_stream_2_V_read,
        output_plate_data_stream_0_V_din => Return_Plate_U0_output_plate_data_stream_0_V_din,
        output_plate_data_stream_0_V_full_n => plate_data_stream_0_full_n,
        output_plate_data_stream_0_V_write => Return_Plate_U0_output_plate_data_stream_0_V_write,
        output_plate_data_stream_1_V_din => Return_Plate_U0_output_plate_data_stream_1_V_din,
        output_plate_data_stream_1_V_full_n => plate_data_stream_1_full_n,
        output_plate_data_stream_1_V_write => Return_Plate_U0_output_plate_data_stream_1_V_write,
        output_plate_data_stream_2_V_din => Return_Plate_U0_output_plate_data_stream_2_V_din,
        output_plate_data_stream_2_V_full_n => plate_data_stream_2_full_n,
        output_plate_data_stream_2_V_write => Return_Plate_U0_output_plate_data_stream_2_V_write,
        xleft_dout => xleft_c_dout,
        xleft_empty_n => xleft_c_empty_n,
        xleft_read => Return_Plate_U0_xleft_read,
        xright_dout => xright_c_dout,
        xright_empty_n => xright_c_empty_n,
        xright_read => Return_Plate_U0_xright_read,
        ytop_dout => ytop_c_dout,
        ytop_empty_n => ytop_c_empty_n,
        ytop_read => Return_Plate_U0_ytop_read,
        ydown_dout => ydown_c_dout,
        ydown_empty_n => ydown_c_empty_n,
        ydown_read => Return_Plate_U0_ydown_read);

    Resize_U0 : component Resize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Resize_U0_ap_start,
        start_full_n => start_for_CvtColor_U0_full_n,
        ap_done => Resize_U0_ap_done,
        ap_continue => Resize_U0_ap_continue,
        ap_idle => Resize_U0_ap_idle,
        ap_ready => Resize_U0_ap_ready,
        start_out => Resize_U0_start_out,
        start_write => Resize_U0_start_write,
        p_src_rows_V_dout => plate_rows_V_c_dout,
        p_src_rows_V_empty_n => plate_rows_V_c_empty_n,
        p_src_rows_V_read => Resize_U0_p_src_rows_V_read,
        p_src_cols_V_dout => plate_cols_V_c_dout,
        p_src_cols_V_empty_n => plate_cols_V_c_empty_n,
        p_src_cols_V_read => Resize_U0_p_src_cols_V_read,
        p_src_data_stream_0_V_dout => plate_data_stream_0_dout,
        p_src_data_stream_0_V_empty_n => plate_data_stream_0_empty_n,
        p_src_data_stream_0_V_read => Resize_U0_p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout => plate_data_stream_1_dout,
        p_src_data_stream_1_V_empty_n => plate_data_stream_1_empty_n,
        p_src_data_stream_1_V_read => Resize_U0_p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout => plate_data_stream_2_dout,
        p_src_data_stream_2_V_empty_n => plate_data_stream_2_empty_n,
        p_src_data_stream_2_V_read => Resize_U0_p_src_data_stream_2_V_read,
        p_dst_rows_V_dout => standard_plate_rows_1_dout,
        p_dst_rows_V_empty_n => standard_plate_rows_1_empty_n,
        p_dst_rows_V_read => Resize_U0_p_dst_rows_V_read,
        p_dst_cols_V_dout => standard_plate_cols_1_dout,
        p_dst_cols_V_empty_n => standard_plate_cols_1_empty_n,
        p_dst_cols_V_read => Resize_U0_p_dst_cols_V_read,
        p_dst_data_stream_0_V_din => Resize_U0_p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n => standard_plate_data_s_full_n,
        p_dst_data_stream_0_V_write => Resize_U0_p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din => Resize_U0_p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n => standard_plate_data_1_full_n,
        p_dst_data_stream_1_V_write => Resize_U0_p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din => Resize_U0_p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n => standard_plate_data_2_full_n,
        p_dst_data_stream_2_V_write => Resize_U0_p_dst_data_stream_2_V_write,
        p_dst_rows_V_out_din => Resize_U0_p_dst_rows_V_out_din,
        p_dst_rows_V_out_full_n => standard_plate_rows_s_full_n,
        p_dst_rows_V_out_write => Resize_U0_p_dst_rows_V_out_write,
        p_dst_cols_V_out_din => Resize_U0_p_dst_cols_V_out_din,
        p_dst_cols_V_out_full_n => standard_plate_cols_s_full_n,
        p_dst_cols_V_out_write => Resize_U0_p_dst_cols_V_out_write);

    CvtColor_U0 : component CvtColor
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => CvtColor_U0_ap_start,
        start_full_n => start_for_Loop_BRAM_LOOP_proc1_U0_full_n,
        ap_done => CvtColor_U0_ap_done,
        ap_continue => CvtColor_U0_ap_continue,
        ap_idle => CvtColor_U0_ap_idle,
        ap_ready => CvtColor_U0_ap_ready,
        start_out => CvtColor_U0_start_out,
        start_write => CvtColor_U0_start_write,
        p_src_rows_V_dout => standard_plate_rows_s_dout,
        p_src_rows_V_empty_n => standard_plate_rows_s_empty_n,
        p_src_rows_V_read => CvtColor_U0_p_src_rows_V_read,
        p_src_cols_V_dout => standard_plate_cols_s_dout,
        p_src_cols_V_empty_n => standard_plate_cols_s_empty_n,
        p_src_cols_V_read => CvtColor_U0_p_src_cols_V_read,
        p_src_data_stream_0_V_dout => standard_plate_data_s_dout,
        p_src_data_stream_0_V_empty_n => standard_plate_data_s_empty_n,
        p_src_data_stream_0_V_read => CvtColor_U0_p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout => standard_plate_data_1_dout,
        p_src_data_stream_1_V_empty_n => standard_plate_data_1_empty_n,
        p_src_data_stream_1_V_read => CvtColor_U0_p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout => standard_plate_data_2_dout,
        p_src_data_stream_2_V_empty_n => standard_plate_data_2_empty_n,
        p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
        p_dst_data_stream_V_din => CvtColor_U0_p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n => gray_plate_data_stre_full_n,
        p_dst_data_stream_V_write => CvtColor_U0_p_dst_data_stream_V_write);

    Loop_BRAM_LOOP_proc1_U0 : component Loop_BRAM_LOOP_proc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_BRAM_LOOP_proc1_U0_ap_start,
        ap_done => Loop_BRAM_LOOP_proc1_U0_ap_done,
        ap_continue => Loop_BRAM_LOOP_proc1_U0_ap_continue,
        ap_idle => Loop_BRAM_LOOP_proc1_U0_ap_idle,
        ap_ready => Loop_BRAM_LOOP_proc1_U0_ap_ready,
        buffer_V_Addr_A => Loop_BRAM_LOOP_proc1_U0_buffer_V_Addr_A,
        buffer_V_EN_A => Loop_BRAM_LOOP_proc1_U0_buffer_V_EN_A,
        buffer_V_WEN_A => Loop_BRAM_LOOP_proc1_U0_buffer_V_WEN_A,
        buffer_V_Din_A => Loop_BRAM_LOOP_proc1_U0_buffer_V_Din_A,
        buffer_V_Dout_A => ap_const_lv32_0,
        gray_plate_data_stream_0_V_dout => gray_plate_data_stre_dout,
        gray_plate_data_stream_0_V_empty_n => gray_plate_data_stre_empty_n,
        gray_plate_data_stream_0_V_read => Loop_BRAM_LOOP_proc1_U0_gray_plate_data_stream_0_V_read);

    Add_Rectangle_U0 : component Add_Rectangle
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Add_Rectangle_U0_ap_start,
        start_full_n => start_for_Mat2AXIvideo_U0_full_n,
        ap_done => Add_Rectangle_U0_ap_done,
        ap_continue => Add_Rectangle_U0_ap_continue,
        ap_idle => Add_Rectangle_U0_ap_idle,
        ap_ready => Add_Rectangle_U0_ap_ready,
        start_out => Add_Rectangle_U0_start_out,
        start_write => Add_Rectangle_U0_start_write,
        src_data_stream_0_V_dout => copy2_data_stream_0_dout,
        src_data_stream_0_V_empty_n => copy2_data_stream_0_empty_n,
        src_data_stream_0_V_read => Add_Rectangle_U0_src_data_stream_0_V_read,
        src_data_stream_1_V_dout => copy2_data_stream_1_dout,
        src_data_stream_1_V_empty_n => copy2_data_stream_1_empty_n,
        src_data_stream_1_V_read => Add_Rectangle_U0_src_data_stream_1_V_read,
        src_data_stream_2_V_dout => copy2_data_stream_2_dout,
        src_data_stream_2_V_empty_n => copy2_data_stream_2_empty_n,
        src_data_stream_2_V_read => Add_Rectangle_U0_src_data_stream_2_V_read,
        dst_data_stream_0_V_din => Add_Rectangle_U0_dst_data_stream_0_V_din,
        dst_data_stream_0_V_full_n => output_img_data_stre_full_n,
        dst_data_stream_0_V_write => Add_Rectangle_U0_dst_data_stream_0_V_write,
        dst_data_stream_1_V_din => Add_Rectangle_U0_dst_data_stream_1_V_din,
        dst_data_stream_1_V_full_n => output_img_data_stre_1_full_n,
        dst_data_stream_1_V_write => Add_Rectangle_U0_dst_data_stream_1_V_write,
        dst_data_stream_2_V_din => Add_Rectangle_U0_dst_data_stream_2_V_din,
        dst_data_stream_2_V_full_n => output_img_data_stre_2_full_n,
        dst_data_stream_2_V_write => Add_Rectangle_U0_dst_data_stream_2_V_write,
        xleft_dout => xleft_c35_dout,
        xleft_empty_n => xleft_c35_empty_n,
        xleft_read => Add_Rectangle_U0_xleft_read,
        xright_dout => xright_c36_dout,
        xright_empty_n => xright_c36_empty_n,
        xright_read => Add_Rectangle_U0_xright_read,
        ytop_dout => ytop_c37_dout,
        ytop_empty_n => ytop_c37_empty_n,
        ytop_read => Add_Rectangle_U0_ytop_read,
        ydown_dout => ydown_c38_dout,
        ydown_empty_n => ydown_c38_empty_n,
        ydown_read => Add_Rectangle_U0_ydown_read);

    Mat2AXIvideo_U0 : component Mat2AXIvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Mat2AXIvideo_U0_ap_start,
        ap_done => Mat2AXIvideo_U0_ap_done,
        ap_continue => Mat2AXIvideo_U0_ap_continue,
        ap_idle => Mat2AXIvideo_U0_ap_idle,
        ap_ready => Mat2AXIvideo_U0_ap_ready,
        img_data_stream_0_V_dout => output_img_data_stre_dout,
        img_data_stream_0_V_empty_n => output_img_data_stre_empty_n,
        img_data_stream_0_V_read => Mat2AXIvideo_U0_img_data_stream_0_V_read,
        img_data_stream_1_V_dout => output_img_data_stre_1_dout,
        img_data_stream_1_V_empty_n => output_img_data_stre_1_empty_n,
        img_data_stream_1_V_read => Mat2AXIvideo_U0_img_data_stream_1_V_read,
        img_data_stream_2_V_dout => output_img_data_stre_2_dout,
        img_data_stream_2_V_empty_n => output_img_data_stre_2_empty_n,
        img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
        video_dst_TDATA => Mat2AXIvideo_U0_video_dst_TDATA,
        video_dst_TVALID => Mat2AXIvideo_U0_video_dst_TVALID,
        video_dst_TREADY => video_dst_TREADY,
        video_dst_TKEEP => Mat2AXIvideo_U0_video_dst_TKEEP,
        video_dst_TSTRB => Mat2AXIvideo_U0_video_dst_TSTRB,
        video_dst_TUSER => Mat2AXIvideo_U0_video_dst_TUSER,
        video_dst_TLAST => Mat2AXIvideo_U0_video_dst_TLAST,
        video_dst_TID => Mat2AXIvideo_U0_video_dst_TID,
        video_dst_TDEST => Mat2AXIvideo_U0_video_dst_TDEST);

    xleft_c_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_xleft_out_din,
        if_full_n => xleft_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_xleft_out_write,
        if_dout => xleft_c_dout,
        if_empty_n => xleft_c_empty_n,
        if_read => Return_Plate_U0_xleft_read);

    xleft_c35_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_xleft_out1_din,
        if_full_n => xleft_c35_full_n,
        if_write => Block_Mat_exit22_pro_U0_xleft_out1_write,
        if_dout => xleft_c35_dout,
        if_empty_n => xleft_c35_empty_n,
        if_read => Add_Rectangle_U0_xleft_read);

    xright_c_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_xright_out_din,
        if_full_n => xright_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_xright_out_write,
        if_dout => xright_c_dout,
        if_empty_n => xright_c_empty_n,
        if_read => Return_Plate_U0_xright_read);

    xright_c36_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_xright_out2_din,
        if_full_n => xright_c36_full_n,
        if_write => Block_Mat_exit22_pro_U0_xright_out2_write,
        if_dout => xright_c36_dout,
        if_empty_n => xright_c36_empty_n,
        if_read => Add_Rectangle_U0_xright_read);

    ytop_c_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_ytop_out_din,
        if_full_n => ytop_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_ytop_out_write,
        if_dout => ytop_c_dout,
        if_empty_n => ytop_c_empty_n,
        if_read => Return_Plate_U0_ytop_read);

    ytop_c37_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_ytop_out3_din,
        if_full_n => ytop_c37_full_n,
        if_write => Block_Mat_exit22_pro_U0_ytop_out3_write,
        if_dout => ytop_c37_dout,
        if_empty_n => ytop_c37_empty_n,
        if_read => Add_Rectangle_U0_ytop_read);

    ydown_c_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_ydown_out_din,
        if_full_n => ydown_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_ydown_out_write,
        if_dout => ydown_c_dout,
        if_empty_n => ydown_c_empty_n,
        if_read => Return_Plate_U0_ydown_read);

    ydown_c38_U : component fifo_w32_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_ydown_out4_din,
        if_full_n => ydown_c38_full_n,
        if_write => Block_Mat_exit22_pro_U0_ydown_out4_write,
        if_dout => ydown_c38_dout,
        if_empty_n => ydown_c38_empty_n,
        if_read => Add_Rectangle_U0_ydown_read);

    rgb_img_rows_V_c_U : component fifo_w11_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_din,
        if_full_n => rgb_img_rows_V_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_rgb_img_rows_V_out_write,
        if_dout => rgb_img_rows_V_c_dout,
        if_empty_n => rgb_img_rows_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_rows_V_read);

    rgb_img_cols_V_c_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_din,
        if_full_n => rgb_img_cols_V_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_rgb_img_cols_V_out_write,
        if_dout => rgb_img_cols_V_c_dout,
        if_empty_n => rgb_img_cols_V_c_empty_n,
        if_read => AXIvideo2Mat_U0_img_cols_V_read);

    plate_rows_V_c_U : component fifo_w32_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_plate_rows_V_out_din,
        if_full_n => plate_rows_V_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_plate_rows_V_out_write,
        if_dout => plate_rows_V_c_dout,
        if_empty_n => plate_rows_V_c_empty_n,
        if_read => Resize_U0_p_src_rows_V_read);

    plate_cols_V_c_U : component fifo_w32_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_plate_cols_V_out_din,
        if_full_n => plate_cols_V_c_full_n,
        if_write => Block_Mat_exit22_pro_U0_plate_cols_V_out_write,
        if_dout => plate_cols_V_c_dout,
        if_empty_n => plate_cols_V_c_empty_n,
        if_read => Resize_U0_p_src_cols_V_read);

    standard_plate_rows_1_U : component fifo_w7_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_din,
        if_full_n => standard_plate_rows_1_full_n,
        if_write => Block_Mat_exit22_pro_U0_standard_plate_rows_V_out_write,
        if_dout => standard_plate_rows_1_dout,
        if_empty_n => standard_plate_rows_1_empty_n,
        if_read => Resize_U0_p_dst_rows_V_read);

    standard_plate_cols_1_U : component fifo_w9_d5_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_din,
        if_full_n => standard_plate_cols_1_full_n,
        if_write => Block_Mat_exit22_pro_U0_standard_plate_cols_V_out_write,
        if_dout => standard_plate_cols_1_dout,
        if_empty_n => standard_plate_cols_1_empty_n,
        if_read => Resize_U0_p_dst_cols_V_read);

    rgb_img_data_stream_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_0_V_din,
        if_full_n => rgb_img_data_stream_s_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_0_V_write,
        if_dout => rgb_img_data_stream_s_dout,
        if_empty_n => rgb_img_data_stream_s_empty_n,
        if_read => Duplicate_U0_src_data_stream_0_V_read);

    rgb_img_data_stream_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_1_V_din,
        if_full_n => rgb_img_data_stream_1_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
        if_dout => rgb_img_data_stream_1_dout,
        if_empty_n => rgb_img_data_stream_1_empty_n,
        if_read => Duplicate_U0_src_data_stream_1_V_read);

    rgb_img_data_stream_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_data_stream_2_V_din,
        if_full_n => rgb_img_data_stream_2_full_n,
        if_write => AXIvideo2Mat_U0_img_data_stream_2_V_write,
        if_dout => rgb_img_data_stream_2_dout,
        if_empty_n => rgb_img_data_stream_2_empty_n,
        if_read => Duplicate_U0_src_data_stream_2_V_read);

    rgb_img_rows_V_c39_U : component fifo_w11_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_rows_V_out_din,
        if_full_n => rgb_img_rows_V_c39_full_n,
        if_write => AXIvideo2Mat_U0_img_rows_V_out_write,
        if_dout => rgb_img_rows_V_c39_dout,
        if_empty_n => rgb_img_rows_V_c39_empty_n,
        if_read => Duplicate_U0_src_rows_V_read);

    rgb_img_cols_V_c40_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2Mat_U0_img_cols_V_out_din,
        if_full_n => rgb_img_cols_V_c40_full_n,
        if_write => AXIvideo2Mat_U0_img_cols_V_out_write,
        if_dout => rgb_img_cols_V_c40_dout,
        if_empty_n => rgb_img_cols_V_c40_empty_n,
        if_read => Duplicate_U0_src_cols_V_read);

    copy1_data_stream_0_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst1_data_stream_0_V_din,
        if_full_n => copy1_data_stream_0_full_n,
        if_write => Duplicate_U0_dst1_data_stream_0_V_write,
        if_dout => copy1_data_stream_0_dout,
        if_empty_n => copy1_data_stream_0_empty_n,
        if_read => Return_Plate_U0_input_img_data_stream_0_V_read);

    copy1_data_stream_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst1_data_stream_1_V_din,
        if_full_n => copy1_data_stream_1_full_n,
        if_write => Duplicate_U0_dst1_data_stream_1_V_write,
        if_dout => copy1_data_stream_1_dout,
        if_empty_n => copy1_data_stream_1_empty_n,
        if_read => Return_Plate_U0_input_img_data_stream_1_V_read);

    copy1_data_stream_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst1_data_stream_2_V_din,
        if_full_n => copy1_data_stream_2_full_n,
        if_write => Duplicate_U0_dst1_data_stream_2_V_write,
        if_dout => copy1_data_stream_2_dout,
        if_empty_n => copy1_data_stream_2_empty_n,
        if_read => Return_Plate_U0_input_img_data_stream_2_V_read);

    copy2_data_stream_0_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst2_data_stream_0_V_din,
        if_full_n => copy2_data_stream_0_full_n,
        if_write => Duplicate_U0_dst2_data_stream_0_V_write,
        if_dout => copy2_data_stream_0_dout,
        if_empty_n => copy2_data_stream_0_empty_n,
        if_read => Add_Rectangle_U0_src_data_stream_0_V_read);

    copy2_data_stream_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst2_data_stream_1_V_din,
        if_full_n => copy2_data_stream_1_full_n,
        if_write => Duplicate_U0_dst2_data_stream_1_V_write,
        if_dout => copy2_data_stream_1_dout,
        if_empty_n => copy2_data_stream_1_empty_n,
        if_read => Add_Rectangle_U0_src_data_stream_1_V_read);

    copy2_data_stream_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Duplicate_U0_dst2_data_stream_2_V_din,
        if_full_n => copy2_data_stream_2_full_n,
        if_write => Duplicate_U0_dst2_data_stream_2_V_write,
        if_dout => copy2_data_stream_2_dout,
        if_empty_n => copy2_data_stream_2_empty_n,
        if_read => Add_Rectangle_U0_src_data_stream_2_V_read);

    plate_data_stream_0_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Return_Plate_U0_output_plate_data_stream_0_V_din,
        if_full_n => plate_data_stream_0_full_n,
        if_write => Return_Plate_U0_output_plate_data_stream_0_V_write,
        if_dout => plate_data_stream_0_dout,
        if_empty_n => plate_data_stream_0_empty_n,
        if_read => Resize_U0_p_src_data_stream_0_V_read);

    plate_data_stream_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Return_Plate_U0_output_plate_data_stream_1_V_din,
        if_full_n => plate_data_stream_1_full_n,
        if_write => Return_Plate_U0_output_plate_data_stream_1_V_write,
        if_dout => plate_data_stream_1_dout,
        if_empty_n => plate_data_stream_1_empty_n,
        if_read => Resize_U0_p_src_data_stream_1_V_read);

    plate_data_stream_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Return_Plate_U0_output_plate_data_stream_2_V_din,
        if_full_n => plate_data_stream_2_full_n,
        if_write => Return_Plate_U0_output_plate_data_stream_2_V_write,
        if_dout => plate_data_stream_2_dout,
        if_empty_n => plate_data_stream_2_empty_n,
        if_read => Resize_U0_p_src_data_stream_2_V_read);

    standard_plate_data_s_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resize_U0_p_dst_data_stream_0_V_din,
        if_full_n => standard_plate_data_s_full_n,
        if_write => Resize_U0_p_dst_data_stream_0_V_write,
        if_dout => standard_plate_data_s_dout,
        if_empty_n => standard_plate_data_s_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_0_V_read);

    standard_plate_data_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resize_U0_p_dst_data_stream_1_V_din,
        if_full_n => standard_plate_data_1_full_n,
        if_write => Resize_U0_p_dst_data_stream_1_V_write,
        if_dout => standard_plate_data_1_dout,
        if_empty_n => standard_plate_data_1_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_1_V_read);

    standard_plate_data_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resize_U0_p_dst_data_stream_2_V_din,
        if_full_n => standard_plate_data_2_full_n,
        if_write => Resize_U0_p_dst_data_stream_2_V_write,
        if_dout => standard_plate_data_2_dout,
        if_empty_n => standard_plate_data_2_empty_n,
        if_read => CvtColor_U0_p_src_data_stream_2_V_read);

    standard_plate_rows_s_U : component fifo_w7_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resize_U0_p_dst_rows_V_out_din,
        if_full_n => standard_plate_rows_s_full_n,
        if_write => Resize_U0_p_dst_rows_V_out_write,
        if_dout => standard_plate_rows_s_dout,
        if_empty_n => standard_plate_rows_s_empty_n,
        if_read => CvtColor_U0_p_src_rows_V_read);

    standard_plate_cols_s_U : component fifo_w9_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Resize_U0_p_dst_cols_V_out_din,
        if_full_n => standard_plate_cols_s_full_n,
        if_write => Resize_U0_p_dst_cols_V_out_write,
        if_dout => standard_plate_cols_s_dout,
        if_empty_n => standard_plate_cols_s_empty_n,
        if_read => CvtColor_U0_p_src_cols_V_read);

    gray_plate_data_stre_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => CvtColor_U0_p_dst_data_stream_V_din,
        if_full_n => gray_plate_data_stre_full_n,
        if_write => CvtColor_U0_p_dst_data_stream_V_write,
        if_dout => gray_plate_data_stre_dout,
        if_empty_n => gray_plate_data_stre_empty_n,
        if_read => Loop_BRAM_LOOP_proc1_U0_gray_plate_data_stream_0_V_read);

    output_img_data_stre_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Add_Rectangle_U0_dst_data_stream_0_V_din,
        if_full_n => output_img_data_stre_full_n,
        if_write => Add_Rectangle_U0_dst_data_stream_0_V_write,
        if_dout => output_img_data_stre_dout,
        if_empty_n => output_img_data_stre_empty_n,
        if_read => Mat2AXIvideo_U0_img_data_stream_0_V_read);

    output_img_data_stre_1_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Add_Rectangle_U0_dst_data_stream_1_V_din,
        if_full_n => output_img_data_stre_1_full_n,
        if_write => Add_Rectangle_U0_dst_data_stream_1_V_write,
        if_dout => output_img_data_stre_1_dout,
        if_empty_n => output_img_data_stre_1_empty_n,
        if_read => Mat2AXIvideo_U0_img_data_stream_1_V_read);

    output_img_data_stre_2_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Add_Rectangle_U0_dst_data_stream_2_V_din,
        if_full_n => output_img_data_stre_2_full_n,
        if_write => Add_Rectangle_U0_dst_data_stream_2_V_write,
        if_dout => output_img_data_stre_2_dout,
        if_empty_n => output_img_data_stre_2_empty_n,
        if_read => Mat2AXIvideo_U0_img_data_stream_2_V_read);

    start_for_Return_ocq_U : component start_for_Return_ocq
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Return_Plate_U0_din,
        if_full_n => start_for_Return_Plate_U0_full_n,
        if_write => Block_Mat_exit22_pro_U0_start_write,
        if_dout => start_for_Return_Plate_U0_dout,
        if_empty_n => start_for_Return_Plate_U0_empty_n,
        if_read => Return_Plate_U0_ap_ready);

    start_for_Resize_U0_U : component start_for_Resize_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Resize_U0_din,
        if_full_n => start_for_Resize_U0_full_n,
        if_write => Block_Mat_exit22_pro_U0_start_write,
        if_dout => start_for_Resize_U0_dout,
        if_empty_n => start_for_Resize_U0_empty_n,
        if_read => Resize_U0_ap_ready);

    start_for_Add_RecpcA_U : component start_for_Add_RecpcA
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Add_Rectangle_U0_din,
        if_full_n => start_for_Add_Rectangle_U0_full_n,
        if_write => Block_Mat_exit22_pro_U0_start_write,
        if_dout => start_for_Add_Rectangle_U0_dout,
        if_empty_n => start_for_Add_Rectangle_U0_empty_n,
        if_read => Add_Rectangle_U0_ap_ready);

    start_for_DuplicaqcK_U : component start_for_DuplicaqcK
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Duplicate_U0_din,
        if_full_n => start_for_Duplicate_U0_full_n,
        if_write => AXIvideo2Mat_U0_start_write,
        if_dout => start_for_Duplicate_U0_dout,
        if_empty_n => start_for_Duplicate_U0_empty_n,
        if_read => Duplicate_U0_ap_ready);

    start_for_CvtColorcU_U : component start_for_CvtColorcU
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_CvtColor_U0_din,
        if_full_n => start_for_CvtColor_U0_full_n,
        if_write => Resize_U0_start_write,
        if_dout => start_for_CvtColor_U0_dout,
        if_empty_n => start_for_CvtColor_U0_empty_n,
        if_read => CvtColor_U0_ap_ready);

    start_for_Loop_BRsc4_U : component start_for_Loop_BRsc4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_BRAM_LOOP_proc1_U0_din,
        if_full_n => start_for_Loop_BRAM_LOOP_proc1_U0_full_n,
        if_write => CvtColor_U0_start_write,
        if_dout => start_for_Loop_BRAM_LOOP_proc1_U0_dout,
        if_empty_n => start_for_Loop_BRAM_LOOP_proc1_U0_empty_n,
        if_read => Loop_BRAM_LOOP_proc1_U0_ap_ready);

    start_for_Mat2AXItde_U : component start_for_Mat2AXItde
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mat2AXIvideo_U0_din,
        if_full_n => start_for_Mat2AXIvideo_U0_full_n,
        if_write => Add_Rectangle_U0_start_write,
        if_dout => start_for_Mat2AXIvideo_U0_dout,
        if_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
        if_read => Mat2AXIvideo_U0_ap_ready);





    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready <= ap_sync_Block_Mat_exit22_pro_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    AXIvideo2Mat_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = AXIvideo2Mat_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                AXIvideo2Mat_U0_ap_ready_count <= std_logic_vector(unsigned(AXIvideo2Mat_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = AXIvideo2Mat_U0_ap_ready))) then 
                AXIvideo2Mat_U0_ap_ready_count <= std_logic_vector(unsigned(AXIvideo2Mat_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Block_Mat_exit22_pro_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Block_Mat_exit22_pro_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Block_Mat_exit22_pro_U0_ap_ready_count <= std_logic_vector(unsigned(Block_Mat_exit22_pro_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Block_Mat_exit22_pro_U0_ap_ready))) then 
                Block_Mat_exit22_pro_U0_ap_ready_count <= std_logic_vector(unsigned(Block_Mat_exit22_pro_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    AXIvideo2Mat_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2Mat_U0_ap_start <= ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Add_Rectangle_U0_ap_continue <= ap_const_logic_1;
    Add_Rectangle_U0_ap_start <= start_for_Add_Rectangle_U0_empty_n;
    Block_Mat_exit22_pro_U0_ap_continue <= ap_const_logic_1;
    Block_Mat_exit22_pro_U0_ap_start <= ((ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_Mat_exit22_pro_U0_start_full_n <= (start_for_Return_Plate_U0_full_n and start_for_Resize_U0_full_n and start_for_Add_Rectangle_U0_full_n);
    CvtColor_U0_ap_continue <= ap_const_logic_1;
    CvtColor_U0_ap_start <= start_for_CvtColor_U0_empty_n;
    Duplicate_U0_ap_continue <= ap_const_logic_1;
    Duplicate_U0_ap_start <= start_for_Duplicate_U0_empty_n;
    Duplicate_U0_start_full_n <= ap_const_logic_1;
    Duplicate_U0_start_write <= ap_const_logic_0;
    Loop_BRAM_LOOP_proc1_U0_ap_continue <= ap_sync_done;
    Loop_BRAM_LOOP_proc1_U0_ap_start <= start_for_Loop_BRAM_LOOP_proc1_U0_empty_n;
    Loop_BRAM_LOOP_proc1_U0_start_full_n <= ap_const_logic_1;
    Loop_BRAM_LOOP_proc1_U0_start_write <= ap_const_logic_0;
    Mat2AXIvideo_U0_ap_continue <= ap_sync_done;
    Mat2AXIvideo_U0_ap_start <= start_for_Mat2AXIvideo_U0_empty_n;
    Mat2AXIvideo_U0_start_full_n <= ap_const_logic_1;
    Mat2AXIvideo_U0_start_write <= ap_const_logic_0;
    Resize_U0_ap_continue <= ap_const_logic_1;
    Resize_U0_ap_start <= start_for_Resize_U0_empty_n;
    Return_Plate_U0_ap_continue <= ap_const_logic_1;
    Return_Plate_U0_ap_start <= start_for_Return_Plate_U0_empty_n;
    Return_Plate_U0_start_full_n <= ap_const_logic_1;
    Return_Plate_U0_start_write <= ap_const_logic_0;
    ap_done <= ap_sync_done;
    ap_idle <= (Return_Plate_U0_ap_idle and Resize_U0_ap_idle and Mat2AXIvideo_U0_ap_idle and Loop_BRAM_LOOP_proc1_U0_ap_idle and Duplicate_U0_ap_idle and CvtColor_U0_ap_idle and Block_Mat_exit22_pro_U0_ap_idle and Add_Rectangle_U0_ap_idle and AXIvideo2Mat_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_AXIvideo2Mat_U0_ap_ready <= (ap_sync_reg_AXIvideo2Mat_U0_ap_ready or AXIvideo2Mat_U0_ap_ready);
    ap_sync_Block_Mat_exit22_pro_U0_ap_ready <= (ap_sync_reg_Block_Mat_exit22_pro_U0_ap_ready or Block_Mat_exit22_pro_U0_ap_ready);
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (Mat2AXIvideo_U0_ap_done and Loop_BRAM_LOOP_proc1_U0_ap_done);
    ap_sync_ready <= (ap_sync_Block_Mat_exit22_pro_U0_ap_ready and ap_sync_AXIvideo2Mat_U0_ap_ready);
    buffer_V_Addr_A <= Loop_BRAM_LOOP_proc1_U0_buffer_V_Addr_A;
    buffer_V_Addr_B <= ap_const_lv32_0;
    buffer_V_Clk_A <= ap_clk;
    buffer_V_Clk_B <= ap_clk;
    buffer_V_Din_A <= Loop_BRAM_LOOP_proc1_U0_buffer_V_Din_A;
    buffer_V_Din_B <= ap_const_lv32_0;
    buffer_V_EN_A <= Loop_BRAM_LOOP_proc1_U0_buffer_V_EN_A;
    buffer_V_EN_B <= ap_const_logic_0;
    buffer_V_Rst_A <= ap_rst_n_inv;
    buffer_V_Rst_B <= ap_rst_n_inv;
    buffer_V_WEN_A <= Loop_BRAM_LOOP_proc1_U0_buffer_V_WEN_A;
    buffer_V_WEN_B <= (0=>ap_const_logic_0, others=>'-');
    start_for_Add_Rectangle_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_CvtColor_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Duplicate_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Loop_BRAM_LOOP_proc1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mat2AXIvideo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Resize_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Return_Plate_U0_din <= (0=>ap_const_logic_1, others=>'-');
    video_dst_TDATA <= Mat2AXIvideo_U0_video_dst_TDATA;
    video_dst_TDEST <= Mat2AXIvideo_U0_video_dst_TDEST;
    video_dst_TID <= Mat2AXIvideo_U0_video_dst_TID;
    video_dst_TKEEP <= Mat2AXIvideo_U0_video_dst_TKEEP;
    video_dst_TLAST <= Mat2AXIvideo_U0_video_dst_TLAST;
    video_dst_TSTRB <= Mat2AXIvideo_U0_video_dst_TSTRB;
    video_dst_TUSER <= Mat2AXIvideo_U0_video_dst_TUSER;
    video_dst_TVALID <= Mat2AXIvideo_U0_video_dst_TVALID;
    video_src_TREADY <= AXIvideo2Mat_U0_video_src_TREADY;
end behav;
