INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/RAM/RAM.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/RAM/RAM.srcs/sim_1/new/RAM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_tb'
