Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 11:05:55 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 90.8629%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_97__i11/SR   clocker/counter_97__i12/SR}                           
                                        |           No arrival time
{clocker/counter_97__i9/SR   clocker/counter_97__i10/SR}                           
                                        |           No arrival time
{clocker/counter_97__i7/SR   clocker/counter_97__i8/SR}                           
                                        |           No arrival time
{clocker/counter_97__i5/SR   clocker/counter_97__i6/SR}                           
                                        |           No arrival time
{clocker/counter_97__i3/SR   clocker/counter_97__i4/SR}                           
                                        |           No arrival time
{clocker/counter_97__i1/SR   clocker/counter_97__i2/SR}                           
                                        |           No arrival time
clocker/counter_97__i0/SR               |           No arrival time
clocker/counter_97__i31/SR              |           No arrival time
{clocker/counter_97__i29/SR   clocker/counter_97__i30/SR}                           
                                        |           No arrival time
{clocker/counter_97__i27/SR   clocker/counter_97__i28/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i467_3_lut_4_lut/A	->	keypad/i467_3_lut_4_lut/Z

++++ Loop2
keypad/i471_3_lut_4_lut/A	->	keypad/i471_3_lut_4_lut/Z

++++ Loop3
keypad/i469_3_lut_4_lut/A	->	keypad/i469_3_lut_4_lut/Z

++++ Loop4
keypad/i465_3_lut_4_lut/A	->	keypad/i465_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          35.972 ns |         27.799 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}              
                                         |    5.695 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |    5.695 ns 
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |    6.131 ns 
{pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}              
                                         |    6.726 ns 
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}              
                                         |    6.726 ns 
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}              
                                         |    6.726 ns 
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}              
                                         |    6.726 ns 
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}              
                                         |    6.726 ns 
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |    6.805 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |    6.805 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}  (SLICE_R14C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 5.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               4.428                 41.273  16      
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}
                                                             ENDPOINT                0.000                 41.273  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(41.272)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.694  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R14C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 5.694 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               4.428                 41.273  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT                0.000                 41.273  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(41.272)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.694  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R15C13B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.130 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.992                 40.837  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT                0.000                 40.837  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.836)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.130  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}  (SLICE_R16C11D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.725 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.397                 40.242  16      
{pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}
                                                             ENDPOINT                0.000                 40.242  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i9/CK   pressedcountstart_i0_i8/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.241)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.725  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}  (SLICE_R15C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.725 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.397                 40.242  16      
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}
                                                             ENDPOINT                0.000                 40.242  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i11/CK   pressedcountstart_i0_i10/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.241)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.725  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}  (SLICE_R16C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.725 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.397                 40.242  16      
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}
                                                             ENDPOINT                0.000                 40.242  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i15/CK   pressedcountstart_i0_i14/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.241)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.725  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}  (SLICE_R16C13C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.725 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.397                 40.242  16      
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}
                                                             ENDPOINT                0.000                 40.242  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i17/CK   pressedcountstart_i0_i16/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.241)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.725  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}  (SLICE_R16C13D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.725 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.397                 40.242  16      
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}
                                                             ENDPOINT                0.000                 40.242  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i19/CK   pressedcountstart_i0_i18/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.241)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.725  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R15C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.318                 40.163  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT                0.000                 40.163  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.162)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.804  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R17C10D)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R14C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 6.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R17C10D      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.353                  9.240  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          SLICE_R17C12A      D1_TO_F1_DELAY          0.449                  9.689  1       
n1_adj_238[0]                                                NET DELAY               3.542                 13.231  1       
add_166_2/C0->add_166_2/CO0               SLICE_R19C10A      C0_TO_COUT0_DELAY       0.343                 13.574  2       
n4049                                                        NET DELAY               0.000                 13.574  2       
add_166_2/CI1->add_166_2/CO1              SLICE_R19C10A      CIN1_TO_COUT1_DELAY     0.277                 13.851  2       
n2251                                                        NET DELAY               0.000                 13.851  2       
add_166_4/CI0->add_166_4/CO0              SLICE_R19C10B      CIN0_TO_COUT0_DELAY     0.277                 14.128  2       
n4052                                                        NET DELAY               0.000                 14.128  2       
add_166_4/CI1->add_166_4/CO1              SLICE_R19C10B      CIN1_TO_COUT1_DELAY     0.277                 14.405  2       
n2253                                                        NET DELAY               0.000                 14.405  2       
add_166_6/CI0->add_166_6/CO0              SLICE_R19C10C      CIN0_TO_COUT0_DELAY     0.277                 14.682  2       
n4055                                                        NET DELAY               0.000                 14.682  2       
add_166_6/CI1->add_166_6/CO1              SLICE_R19C10C      CIN1_TO_COUT1_DELAY     0.277                 14.959  2       
n2255                                                        NET DELAY               0.000                 14.959  2       
add_166_8/CI0->add_166_8/CO0              SLICE_R19C10D      CIN0_TO_COUT0_DELAY     0.277                 15.236  2       
n4058                                                        NET DELAY               0.000                 15.236  2       
add_166_8/CI1->add_166_8/CO1              SLICE_R19C10D      CIN1_TO_COUT1_DELAY     0.277                 15.513  2       
n2257                                                        NET DELAY               0.555                 16.068  2       
add_166_10/CI0->add_166_10/CO0            SLICE_R19C11A      CIN0_TO_COUT0_DELAY     0.277                 16.345  2       
n4061                                                        NET DELAY               0.000                 16.345  2       
add_166_10/CI1->add_166_10/CO1            SLICE_R19C11A      CIN1_TO_COUT1_DELAY     0.277                 16.622  2       
n2259                                                        NET DELAY               0.000                 16.622  2       
add_166_12/CI0->add_166_12/CO0            SLICE_R19C11B      CIN0_TO_COUT0_DELAY     0.277                 16.899  2       
n4064                                                        NET DELAY               0.000                 16.899  2       
add_166_12/CI1->add_166_12/CO1            SLICE_R19C11B      CIN1_TO_COUT1_DELAY     0.277                 17.176  2       
n2261                                                        NET DELAY               0.000                 17.176  2       
add_166_14/CI0->add_166_14/CO0            SLICE_R19C11C      CIN0_TO_COUT0_DELAY     0.277                 17.453  2       
n4067                                                        NET DELAY               0.000                 17.453  2       
add_166_14/CI1->add_166_14/CO1            SLICE_R19C11C      CIN1_TO_COUT1_DELAY     0.277                 17.730  2       
n2263                                                        NET DELAY               0.000                 17.730  2       
add_166_16/CI0->add_166_16/CO0            SLICE_R19C11D      CIN0_TO_COUT0_DELAY     0.277                 18.007  2       
n4070                                                        NET DELAY               0.000                 18.007  2       
add_166_16/CI1->add_166_16/CO1            SLICE_R19C11D      CIN1_TO_COUT1_DELAY     0.277                 18.284  2       
n2265                                                        NET DELAY               0.555                 18.839  2       
add_166_18/CI0->add_166_18/CO0            SLICE_R19C12A      CIN0_TO_COUT0_DELAY     0.277                 19.116  2       
n4073                                                        NET DELAY               0.000                 19.116  2       
add_166_18/CI1->add_166_18/CO1            SLICE_R19C12A      CIN1_TO_COUT1_DELAY     0.277                 19.393  2       
n2267                                                        NET DELAY               0.000                 19.393  2       
add_166_20/CI0->add_166_20/CO0            SLICE_R19C12B      CIN0_TO_COUT0_DELAY     0.277                 19.670  2       
n4076                                                        NET DELAY               0.000                 19.670  2       
add_166_20/CI1->add_166_20/CO1            SLICE_R19C12B      CIN1_TO_COUT1_DELAY     0.277                 19.947  2       
n2269                                                        NET DELAY               0.000                 19.947  2       
add_166_22/CI0->add_166_22/CO0            SLICE_R19C12C      CIN0_TO_COUT0_DELAY     0.277                 20.224  2       
n4079                                                        NET DELAY               0.000                 20.224  2       
add_166_22/CI1->add_166_22/CO1            SLICE_R19C12C      CIN1_TO_COUT1_DELAY     0.277                 20.501  2       
n2271                                                        NET DELAY               0.000                 20.501  2       
add_166_24/CI0->add_166_24/CO0            SLICE_R19C12D      CIN0_TO_COUT0_DELAY     0.277                 20.778  2       
n4082                                                        NET DELAY               0.000                 20.778  2       
add_166_24/CI1->add_166_24/CO1            SLICE_R19C12D      CIN1_TO_COUT1_DELAY     0.277                 21.055  2       
n2273                                                        NET DELAY               0.555                 21.610  2       
add_166_26/CI0->add_166_26/CO0            SLICE_R19C13A      CIN0_TO_COUT0_DELAY     0.277                 21.887  2       
n4085                                                        NET DELAY               0.000                 21.887  2       
add_166_26/CI1->add_166_26/CO1            SLICE_R19C13A      CIN1_TO_COUT1_DELAY     0.277                 22.164  2       
n2275                                                        NET DELAY               0.000                 22.164  2       
add_166_28/CI0->add_166_28/CO0            SLICE_R19C13B      CIN0_TO_COUT0_DELAY     0.277                 22.441  2       
n4088                                                        NET DELAY               0.000                 22.441  2       
add_166_28/CI1->add_166_28/CO1            SLICE_R19C13B      CIN1_TO_COUT1_DELAY     0.277                 22.718  2       
n2277                                                        NET DELAY               0.000                 22.718  2       
add_166_30/CI0->add_166_30/CO0            SLICE_R19C13C      CIN0_TO_COUT0_DELAY     0.277                 22.995  2       
n4091                                                        NET DELAY               0.000                 22.995  2       
add_166_30/CI1->add_166_30/CO1            SLICE_R19C13C      CIN1_TO_COUT1_DELAY     0.277                 23.272  2       
n2279                                                        NET DELAY               0.000                 23.272  2       
add_166_32/CI0->add_166_32/CO0            SLICE_R19C13D      CIN0_TO_COUT0_DELAY     0.277                 23.549  2       
n4094                                                        NET DELAY               0.661                 24.210  2       
add_166_32/D1->add_166_32/S1              SLICE_R19C13D      D1_TO_F1_DELAY          0.449                 24.659  1       
timepassed_N_155[32]                                         NET DELAY               3.622                 28.281  1       
i6_4_lut/C->i6_4_lut/Z                    SLICE_R17C12A      C0_TO_F0_DELAY          0.449                 28.730  1       
n16_adj_235                                                  NET DELAY               2.168                 30.898  1       
i1_4_lut_adj_12/D->i1_4_lut_adj_12/Z      SLICE_R17C12B      D1_TO_F1_DELAY          0.449                 31.347  3       
n905                                                         NET DELAY               2.432                 33.779  3       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      SLICE_R17C12B      C0_TO_F0_DELAY          0.449                 34.228  2       
n149                                                         NET DELAY               2.168                 36.396  2       
i68_3_lut/C->i68_3_lut/Z                  SLICE_R17C12C      D1_TO_F1_DELAY          0.449                 36.845  16      
n535                                                         NET DELAY               3.318                 40.163  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 40.163  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(40.162)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.804  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i1/D                                 |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
pressedcountstart_i0_i3/D                |    1.743 ns 
pressedcountstart_i0_i2/D                |    1.743 ns 
pressedcountstart_i0_i25/D               |    1.743 ns 
pressedcountstart_i0_i28/D               |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
iActive__i2/D                            |    1.743 ns 
cycleflag__i1/D                          |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i1/Q  (SLICE_R18C6A)
Path End         : i1__i1/D  (SLICE_R18C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R18C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_116/D0->SLICE_116/F0                SLICE_R18C6B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[1].sig_057.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i1/CK   i1__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R18C6A)
Path End         : i1__i0/D  (SLICE_R18C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R18C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_116/D1->SLICE_116/F1                SLICE_R18C6B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[0].sig_067.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i1/CK   i1__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R18C5D)
Path End         : i1__i2/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R18C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_114/D1->SLICE_114/F1                SLICE_R18C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_056.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i3/Q  (SLICE_R13C10C)
Path End         : pressedcountstart_i0_i3/D  (SLICE_R14C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_97__i3/CK   clocker/counter_97__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_97__i3/CK->clocker/counter_97__i3/Q
                                          SLICE_R13C10C      CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[3]                                           NET DELAY        0.712                  4.575  5       
SLICE_107/D0->SLICE_107/F0                SLICE_R14C9A       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[3].sig_051.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i2/Q  (SLICE_R13C10B)
Path End         : pressedcountstart_i0_i2/D  (SLICE_R14C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_97__i1/CK   clocker/counter_97__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_97__i2/CK->clocker/counter_97__i2/Q
                                          SLICE_R13C10B      CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[2]                                           NET DELAY        0.712                  4.575  5       
SLICE_107/D1->SLICE_107/F1                SLICE_R14C9A       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[2].sig_052.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i2/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i25/Q  (SLICE_R13C13B)
Path End         : pressedcountstart_i0_i25/D  (SLICE_R14C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_97__i25/CK   clocker/counter_97__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_97__i25/CK->clocker/counter_97__i25/Q
                                          SLICE_R13C13B      CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[25]                                          NET DELAY        0.712                  4.575  5       
SLICE_85/D0->SLICE_85/F0                  SLICE_R14C14A      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[25].sig_029.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i25/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i28/Q  (SLICE_R13C13C)
Path End         : pressedcountstart_i0_i28/D  (SLICE_R14C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_97__i27/CK   clocker/counter_97__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_97__i28/CK->clocker/counter_97__i28/Q
                                          SLICE_R13C13C      CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[28]                                          NET DELAY        0.712                  4.575  5       
SLICE_81/D1->SLICE_81/F1                  SLICE_R14C14D      D1_TO_F1_DELAY   0.252                  4.827  1       
counter[28].sig_026.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i28/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R18C4C)
Path End         : iActive__i3/D  (SLICE_R18C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R18C4C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_13_i4_3_lut/A->mux_13_i4_3_lut/Z      SLICE_R18C3B       D0_TO_F0_DELAY   0.252                  4.827  1       
n129[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i2/Q  (SLICE_R18C4C)
Path End         : iActive__i2/D  (SLICE_R18C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i2/CK->i1__i2/Q                       SLICE_R18C4C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[2]                                                        NET DELAY        0.712                  4.575  1       
mux_13_i3_3_lut/A->mux_13_i3_3_lut/Z      SLICE_R18C3B       D1_TO_F1_DELAY   0.252                  4.827  1       
n129[2]                                                      NET DELAY        0.000                  4.827  1       
iActive__i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cycleflag__i1/Q  (SLICE_R16C14A)
Path End         : cycleflag__i1/D  (SLICE_R16C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{cycleflag__i0/CK   cycleflag__i1/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
cycleflag__i1/CK->cycleflag__i1/Q         SLICE_R16C14A      CLK_TO_Q1_DELAY  0.779                  3.863  3       
cycleflag[1]                                                 NET DELAY        0.712                  4.575  3       
i453_4_lut/C->i453_4_lut/Z                SLICE_R16C14A      D1_TO_F1_DELAY   0.252                  4.827  1       
n930                                                         NET DELAY        0.000                  4.827  1       
cycleflag__i1/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{cycleflag__i0/CK   cycleflag__i1/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



