Analysis & Synthesis report for led
Tue Jun 07 12:36:52 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |proc_with_ROM|proc:p|Tstep_Q
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for proc_ROM:rom|altsyncram:altsyncram_component|altsyncram_cag1:auto_generated
 14. Source assignments for proc:p
 15. Parameter Settings for User Entity Instance: counter_mod_M:counter
 16. Parameter Settings for User Entity Instance: proc_ROM:rom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: proc:p
 18. Parameter Settings for User Entity Instance: proc:p|regn:reg_0
 19. Parameter Settings for User Entity Instance: proc:p|regn:reg_1
 20. Parameter Settings for User Entity Instance: proc:p|regn:reg_2
 21. Parameter Settings for User Entity Instance: proc:p|regn:reg_3
 22. Parameter Settings for User Entity Instance: proc:p|regn:reg_4
 23. Parameter Settings for User Entity Instance: proc:p|regn:reg_5
 24. Parameter Settings for User Entity Instance: proc:p|regn:reg_6
 25. Parameter Settings for User Entity Instance: proc:p|regn:reg_7
 26. Parameter Settings for User Entity Instance: proc:p|regn:reg_A
 27. Parameter Settings for User Entity Instance: proc:p|regn:reg_IR
 28. Parameter Settings for User Entity Instance: proc:p|regn:reg_G
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "proc:p|dec3to8:dexY"
 31. Port Connectivity Checks: "proc:p|dec3to8:decX"
 32. Port Connectivity Checks: "counter_mod_M:counter"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 07 12:36:52 2022           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; led                                             ;
; Top-level Entity Name           ; proc_with_ROM                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 106                                             ;
; Total pins                      ; 14                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 288                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; proc_with_ROM      ; led                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; counter_mod_M.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Igor/Desktop/ps10n11/counter_mod_M.v                                          ;         ;
; dec3to8.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Igor/Desktop/ps10n11/dec3to8.v                                                ;         ;
; regn.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Igor/Desktop/ps10n11/regn.v                                                   ;         ;
; proc.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Igor/Desktop/ps10n11/proc.v                                                   ;         ;
; proc_rom.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Igor/Desktop/ps10n11/proc_rom.mif                                             ;         ;
; proc_ROM.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Igor/Desktop/ps10n11/proc_ROM.v                                               ;         ;
; proc_with_ROM.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Igor/Desktop/ps10n11/proc_with_ROM.v                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/quartusprimestandardedition18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cag1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Igor/Desktop/ps10n11/db/altsyncram_cag1.tdf                                   ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 96         ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 116        ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 67         ;
;     -- 5 input functions                    ; 15         ;
;     -- 4 input functions                    ; 17         ;
;     -- <=3 input functions                  ; 17         ;
;                                             ;            ;
; Dedicated logic registers                   ; 106        ;
;                                             ;            ;
; I/O pins                                    ; 14         ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 288        ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; pclk~input ;
; Maximum fan-out                             ; 101        ;
; Total fan-out                               ; 994        ;
; Average fan-out                             ; 3.84       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; |proc_with_ROM                            ; 116 (0)             ; 106 (0)                   ; 288               ; 0          ; 14   ; 0            ; |proc_with_ROM                                                                             ; proc_with_ROM   ; work         ;
;    |counter_mod_M:counter|                ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|counter_mod_M:counter                                                       ; counter_mod_M   ; work         ;
;    |proc:p|                               ; 111 (111)           ; 101 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p                                                                      ; proc            ; work         ;
;       |regn:reg_0|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_0                                                           ; regn            ; work         ;
;       |regn:reg_1|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_1                                                           ; regn            ; work         ;
;       |regn:reg_2|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_2                                                           ; regn            ; work         ;
;       |regn:reg_3|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_3                                                           ; regn            ; work         ;
;       |regn:reg_4|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_4                                                           ; regn            ; work         ;
;       |regn:reg_5|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_5                                                           ; regn            ; work         ;
;       |regn:reg_6|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_6                                                           ; regn            ; work         ;
;       |regn:reg_7|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_7                                                           ; regn            ; work         ;
;       |regn:reg_A|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_A                                                           ; regn            ; work         ;
;       |regn:reg_G|                        ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_G                                                           ; regn            ; work         ;
;       |regn:reg_IR|                       ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |proc_with_ROM|proc:p|regn:reg_IR                                                          ; regn            ; work         ;
;    |proc_ROM:rom|                         ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |proc_with_ROM|proc_ROM:rom                                                                ; proc_ROM        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |proc_with_ROM|proc_ROM:rom|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_cag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |proc_with_ROM|proc_ROM:rom|altsyncram:altsyncram_component|altsyncram_cag1:auto_generated ; altsyncram_cag1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; proc_ROM:rom|altsyncram:altsyncram_component|altsyncram_cag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 9            ; --           ; --           ; 288  ; proc_rom.mif ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |proc_with_ROM|proc_ROM:rom ; proc_ROM.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  User-Encoded
+-----------------------------------------------+
; State Machine - |proc_with_ROM|proc:p|Tstep_Q ;
+------------+-----------+----------------------+
; Name       ; Tstep_Q~5 ; Tstep_Q~4            ;
+------------+-----------+----------------------+
; Tstep_Q.T0 ; 0         ; 0                    ;
; Tstep_Q.T1 ; 0         ; 1                    ;
; Tstep_Q.T2 ; 1         ; 0                    ;
; Tstep_Q.T3 ; 1         ; 1                    ;
+------------+-----------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 99    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |proc_with_ROM|proc:p|Mux7       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |proc_with_ROM|proc:p|Selector23 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for proc_ROM:rom|altsyncram:altsyncram_component|altsyncram_cag1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------+
; Source assignments for proc:p                        ;
+------------------------------+-------+------+--------+
; Assignment                   ; Value ; From ; To     ;
+------------------------------+-------+------+--------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Sel[9] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Sel[9] ;
+------------------------------+-------+------+--------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_mod_M:counter ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; M              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_ROM:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; proc_rom.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_cag1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p ;
+----------------+------------+-----------------------+
; Parameter Name ; Value      ; Type                  ;
+----------------+------------+-----------------------+
; T0             ; 00         ; Unsigned Binary       ;
; T1             ; 01         ; Unsigned Binary       ;
; T2             ; 10         ; Unsigned Binary       ;
; T3             ; 11         ; Unsigned Binary       ;
; mv             ; 000        ; Unsigned Binary       ;
; mvi            ; 001        ; Unsigned Binary       ;
; add            ; 010        ; Unsigned Binary       ;
; sub            ; 011        ; Unsigned Binary       ;
; S0             ; 1000000000 ; Unsigned Binary       ;
; S1             ; 0100000000 ; Unsigned Binary       ;
; S2             ; 0010000000 ; Unsigned Binary       ;
; S3             ; 0001000000 ; Unsigned Binary       ;
; S4             ; 0000100000 ; Unsigned Binary       ;
; S5             ; 0000010000 ; Unsigned Binary       ;
; S6             ; 0000001000 ; Unsigned Binary       ;
; S7             ; 0000000100 ; Unsigned Binary       ;
; S8             ; 0000000010 ; Unsigned Binary       ;
+----------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_5 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_6 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_A ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_IR ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 9     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc:p|regn:reg_G ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; proc_ROM:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 9                                            ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "proc:p|dec3to8:dexY" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; En   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "proc:p|dec3to8:decX" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; En   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_mod_M:counter"                                                                                                                                                                  ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 106                         ;
;     CLR               ; 7                           ;
;     ENA               ; 99                          ;
; arriav_lcell_comb     ; 117                         ;
;     arith             ; 10                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 9                           ;
;     normal            ; 107                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 67                          ;
; boundary_port         ; 14                          ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.80                        ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Jun 07 12:36:34 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off led -c led
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/Igor/Desktop/ps10n11/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/key_to_ledr.v
    Info (12023): Found entity 1: KEY_to_LEDR File: C:/Users/Igor/Desktop/ps10n11/output_files/KEY_to_LEDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/mux_2_1_1_bit.v
    Info (12023): Found entity 1: mux_2_1_1_bit File: C:/Users/Igor/Desktop/ps10n11/output_files/mux_2_1_1_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led File: C:/Users/Igor/Desktop/ps10n11/led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1_4_bit.v
    Info (12023): Found entity 1: mux_2_1_4_bit File: C:/Users/Igor/Desktop/ps10n11/mux_2_1_4_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1_1_bit.v
    Info (12023): Found entity 1: mux_4_1_1_bit File: C:/Users/Igor/Desktop/ps10n11/mux_4_1_1_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1_2_bit.v
    Info (12023): Found entity 1: mux_4_1_2_bit File: C:/Users/Igor/Desktop/ps10n11/mux_4_1_2_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_7_seg.v
    Info (12023): Found entity 1: decoder_7_seg File: C:/Users/Igor/Desktop/ps10n11/decoder_7_seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_7_seg_assign.v
    Info (12023): Found entity 1: decoder_7_seg_assign File: C:/Users/Igor/Desktop/ps10n11/decoder_7_seg_assign.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file choose_from_4_symbols.v
    Info (12023): Found entity 1: choose_from_4_symbols File: C:/Users/Igor/Desktop/ps10n11/choose_from_4_symbols.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file choose_from_4_symbols_assign.v
    Info (12023): Found entity 1: choose_from_4_symbols_assign File: C:/Users/Igor/Desktop/ps10n11/choose_from_4_symbols_assign.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Igor/Desktop/ps10n11/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_4.v
    Info (12023): Found entity 1: adder_4 File: C:/Users/Igor/Desktop/ps10n11/adder_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_hex_10.v
    Info (12023): Found entity 1: decoder_hex_10 File: C:/Users/Igor/Desktop/ps10n11/decoder_hex_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_2bcd.v
    Info (12023): Found entity 1: display_2bcd File: C:/Users/Igor/Desktop/ps10n11/display_2bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_hex_16.v
    Info (12023): Found entity 1: decoder_hex_16 File: C:/Users/Igor/Desktop/ps10n11/decoder_hex_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_2hex.v
    Info (12023): Found entity 1: display_2hex File: C:/Users/Igor/Desktop/ps10n11/display_2hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_bcd_4_bits.v
    Info (12023): Found entity 1: binary_BCD_4_bits File: C:/Users/Igor/Desktop/ps10n11/binary_BCD_4_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_bcd_4_bits_mapping.v
    Info (12023): Found entity 1: binary_BCD_4_bits_mapping File: C:/Users/Igor/Desktop/ps10n11/binary_BCD_4_bits_mapping.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_bcd_2_digits.v
    Info (12023): Found entity 1: adder_BCD_2_digits File: C:/Users/Igor/Desktop/ps10n11/adder_BCD_2_digits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_bcd_2_digits_b.v
    Info (12023): Found entity 1: adder_BCD_2_digits_b File: C:/Users/Igor/Desktop/ps10n11/adder_BCD_2_digits_b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_bcd_2_digits_mapping.v
    Info (12023): Found entity 1: adder_BCD_2_digits_mapping File: C:/Users/Igor/Desktop/ps10n11/adder_BCD_2_digits_mapping.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs_gates.v
    Info (12023): Found entity 1: RS_gates File: C:/Users/Igor/Desktop/ps10n11/RS_gates.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs_boolean.v
    Info (12023): Found entity 1: RS_boolean File: C:/Users/Igor/Desktop/ps10n11/RS_boolean.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_d.v
    Info (12023): Found entity 1: latch_D File: C:/Users/Igor/Desktop/ps10n11/latch_D.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_slave_d.v
    Info (12023): Found entity 1: master_slave_D File: C:/Users/Igor/Desktop/ps10n11/master_slave_D.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file latch_fddp_fddn.v
    Info (12023): Found entity 1: latch_FDDP_FDDN File: C:/Users/Igor/Desktop/ps10n11/latch_FDDP_FDDN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_n_bits_with_areset.v
    Info (12023): Found entity 1: reg_N_bits_with_areset File: C:/Users/Igor/Desktop/ps10n11/reg_N_bits_with_areset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_a_b_8_bits.v
    Info (12023): Found entity 1: adder_A_B_8_bits File: C:/Users/Igor/Desktop/ps10n11/adder_A_B_8_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_2hex_alt.v
    Info (12023): Found entity 1: display_2hex_alt File: C:/Users/Igor/Desktop/ps10n11/display_2hex_alt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_a_b_8_bits_map.v
    Info (12023): Found entity 1: adder_A_B_8_bits_map File: C:/Users/Igor/Desktop/ps10n11/adder_A_B_8_bits_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file t_flip_flop.v
    Info (12023): Found entity 1: T_flip_flop File: C:/Users/Igor/Desktop/ps10n11/T_flip_flop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_t_4_bits.v
    Info (12023): Found entity 1: counter_T_4_bits File: C:/Users/Igor/Desktop/ps10n11/counter_T_4_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_16_bits.v
    Info (12023): Found entity 1: counter_16_bits File: C:/Users/Igor/Desktop/ps10n11/counter_16_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_mod_m.v
    Info (12023): Found entity 1: counter_mod_M File: C:/Users/Igor/Desktop/ps10n11/counter_mod_M.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_n_bits.v
    Info (12023): Found entity 1: counter_N_bits File: C:/Users/Igor/Desktop/ps10n11/counter_N_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mod_10_with_delay.v
    Info (12023): Found entity 1: mod_10_with_delay File: C:/Users/Igor/Desktop/ps10n11/mod_10_with_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotate_display.v
    Info (12023): Found entity 1: rotate_display File: C:/Users/Igor/Desktop/ps10n11/rotate_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mod_10_clock.v
    Info (12023): Found entity 1: mod_10_clock File: C:/Users/Igor/Desktop/ps10n11/mod_10_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: C:/Users/Igor/Desktop/ps10n11/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_modulo_k.v
    Info (12023): Found entity 1: counter_modulo_k File: C:/Users/Igor/Desktop/ps10n11/counter_modulo_k.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_bcd_3_digits.v
    Info (12023): Found entity 1: counter_BCD_3_digits File: C:/Users/Igor/Desktop/ps10n11/counter_BCD_3_digits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_bcd_3_digits_map.v
    Info (12023): Found entity 1: counter_BCD_3_digits_map File: C:/Users/Igor/Desktop/ps10n11/counter_BCD_3_digits_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_10ms.v
    Info (12023): Found entity 1: delay_10ms File: C:/Users/Igor/Desktop/ps10n11/delay_10ms.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file real_time_clock.v
    Info (12023): Found entity 1: real_time_clock File: C:/Users/Igor/Desktop/ps10n11/real_time_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtc_map.v
    Info (12023): Found entity 1: rtc_map File: C:/Users/Igor/Desktop/ps10n11/rtc_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file diode_delay.v
    Info (12023): Found entity 1: diode_delay File: C:/Users/Igor/Desktop/ps10n11/diode_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file diode_delay_map.v
    Info (12023): Found entity 1: diode_delay_map File: C:/Users/Igor/Desktop/ps10n11/diode_delay_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accum_n_bits.v
    Info (12023): Found entity 1: accum_N_bits File: C:/Users/Igor/Desktop/ps10n11/accum_N_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_sub_n_bits.v
    Info (12023): Found entity 1: add_sub_N_bits File: C:/Users/Igor/Desktop/ps10n11/add_sub_N_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file array_multiplier_4_bits.v
    Info (12023): Found entity 1: array_multiplier_4_bits File: C:/Users/Igor/Desktop/ps10n11/array_multiplier_4_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_n_bits.v
    Info (12023): Found entity 1: multiplier_N_bits File: C:/Users/Igor/Desktop/ps10n11/multiplier_N_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_n_bits.v
    Info (12023): Found entity 1: adder_N_bits File: C:/Users/Igor/Desktop/ps10n11/adder_N_bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_one_hot.v
    Info (12023): Found entity 1: FSM_one_hot File: C:/Users/Igor/Desktop/ps10n11/FSM_one_hot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_user_coding.v
    Info (12023): Found entity 1: FSM_user_coding File: C:/Users/Igor/Desktop/ps10n11/FSM_user_coding.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_user_coding_one_process.v
    Info (12023): Found entity 1: FSM_user_coding_one_process File: C:/Users/Igor/Desktop/ps10n11/FSM_user_coding_one_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_user_coding_two_processes.v
    Info (12023): Found entity 1: FSM_user_coding_two_processes File: C:/Users/Igor/Desktop/ps10n11/FSM_user_coding_two_processes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_user_coding_three_processes.v
    Info (12023): Found entity 1: FSM_user_coding_three_processes File: C:/Users/Igor/Desktop/ps10n11/FSM_user_coding_three_processes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file array_multiplier_4_bits_map.v
    Info (12023): Found entity 1: array_multiplier_4_bits_map File: C:/Users/Igor/Desktop/ps10n11/array_multiplier_4_bits_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_n_bits_map.v
    Info (12023): Found entity 1: multiplier_N_bits_map File: C:/Users/Igor/Desktop/ps10n11/multiplier_N_bits_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_shift_register.v
    Info (12023): Found entity 1: n_bit_shift_register File: C:/Users/Igor/Desktop/ps10n11/n_bit_shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file detractor_with_shift_reg.v
    Info (12023): Found entity 1: detractor_with_shift_reg File: C:/Users/Igor/Desktop/ps10n11/detractor_with_shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_n_bits_with_areset_enable.v
    Info (12023): Found entity 1: reg_N_bits_with_areset_enable File: C:/Users/Igor/Desktop/ps10n11/reg_N_bits_with_areset_enable.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_with_buffer.v
    Info (12023): Found entity 1: multiplier_with_buffer File: C:/Users/Igor/Desktop/ps10n11/multiplier_with_buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_one_hot_map.v
    Info (12023): Found entity 1: FSM_one_hot_map File: C:/Users/Igor/Desktop/ps10n11/FSM_one_hot_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram32x4.v
    Info (12023): Found entity 1: ram32x4 File: C:/Users/Igor/Desktop/ps10n11/ram32x4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_ram32x4.v
    Info (12023): Found entity 1: my_ram32x4 File: C:/Users/Igor/Desktop/ps10n11/my_ram32x4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_ram32x4_map.v
    Info (12023): Found entity 1: my_ram32x4_map File: C:/Users/Igor/Desktop/ps10n11/my_ram32x4_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram32x4_3.v
    Info (12023): Found entity 1: ram32x4_3 File: C:/Users/Igor/Desktop/ps10n11/ram32x4_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram32x4_2_port.v
    Info (12023): Found entity 1: ram32x4_2_port File: C:/Users/Igor/Desktop/ps10n11/ram32x4_2_port.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram32x4_2_port_map.v
    Info (12023): Found entity 1: ram32x4_2_port_map File: C:/Users/Igor/Desktop/ps10n11/ram32x4_2_port_map.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec3to8.v
    Info (12023): Found entity 1: dec3to8 File: C:/Users/Igor/Desktop/ps10n11/dec3to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regn.v
    Info (12023): Found entity 1: regn File: C:/Users/Igor/Desktop/ps10n11/regn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proc.v
    Info (12023): Found entity 1: proc File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proc_rom.v
    Info (12023): Found entity 1: proc_ROM File: C:/Users/Igor/Desktop/ps10n11/proc_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file proc_with_rom.v
    Info (12023): Found entity 1: proc_with_ROM File: C:/Users/Igor/Desktop/ps10n11/proc_with_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proc_with_rom_map.v
    Info (12023): Found entity 1: proc_with_ROM_map File: C:/Users/Igor/Desktop/ps10n11/proc_with_ROM_map.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at diode_delay_map.v(6): instance has no name File: C:/Users/Igor/Desktop/ps10n11/diode_delay_map.v Line: 6
Critical Warning (10846): Verilog HDL Instantiation warning at multiplier_with_buffer.v(13): instance has no name File: C:/Users/Igor/Desktop/ps10n11/multiplier_with_buffer.v Line: 13
Critical Warning (10846): Verilog HDL Instantiation warning at ram32x4_2_port_map.v(29): instance has no name File: C:/Users/Igor/Desktop/ps10n11/ram32x4_2_port_map.v Line: 29
Info (12127): Elaborating entity "proc_with_ROM" for the top level hierarchy
Info (12128): Elaborating entity "counter_mod_M" for hierarchy "counter_mod_M:counter" File: C:/Users/Igor/Desktop/ps10n11/proc_with_ROM.v Line: 8
Warning (10230): Verilog HDL assignment warning at counter_mod_M.v(17): truncated value with size 32 to match size of target (5) File: C:/Users/Igor/Desktop/ps10n11/counter_mod_M.v Line: 17
Info (12128): Elaborating entity "proc_ROM" for hierarchy "proc_ROM:rom" File: C:/Users/Igor/Desktop/ps10n11/proc_with_ROM.v Line: 9
Info (12128): Elaborating entity "altsyncram" for hierarchy "proc_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/Igor/Desktop/ps10n11/proc_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "proc_ROM:rom|altsyncram:altsyncram_component" File: C:/Users/Igor/Desktop/ps10n11/proc_ROM.v Line: 82
Info (12133): Instantiated megafunction "proc_ROM:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Igor/Desktop/ps10n11/proc_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "proc_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cag1.tdf
    Info (12023): Found entity 1: altsyncram_cag1 File: C:/Users/Igor/Desktop/ps10n11/db/altsyncram_cag1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cag1" for hierarchy "proc_ROM:rom|altsyncram:altsyncram_component|altsyncram_cag1:auto_generated" File: c:/quartusprimestandardedition18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "proc" for hierarchy "proc:p" File: C:/Users/Igor/Desktop/ps10n11/proc_with_ROM.v Line: 11
Warning (10270): Verilog HDL Case Statement warning at proc.v(53): incomplete case statement has no default case item File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 53
Warning (10270): Verilog HDL Case Statement warning at proc.v(70): incomplete case statement has no default case item File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 70
Warning (10270): Verilog HDL Case Statement warning at proc.v(82): incomplete case statement has no default case item File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 82
Info (10264): Verilog HDL Case Statement information at proc.v(131): all case item expressions in this case statement are onehot File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 131
Info (12128): Elaborating entity "dec3to8" for hierarchy "proc:p|dec3to8:decX" File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 24
Info (12128): Elaborating entity "regn" for hierarchy "proc:p|regn:reg_0" File: C:/Users/Igor/Desktop/ps10n11/proc.v Line: 98
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Igor/Desktop/ps10n11/output_files/led.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 229 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 206 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Tue Jun 07 12:36:52 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Igor/Desktop/ps10n11/output_files/led.map.smsg.


