
*** Running vivado
    with args -log system_DSP48E1_axi_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DSP48E1_axi_wrapper_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_DSP48E1_axi_wrapper_0_0.tcl -notrace
Command: synth_design -top system_DSP48E1_axi_wrapper_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 388.688 ; gain = 99.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_DSP48E1_axi_wrapper_0_0' [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ip/system_DSP48E1_axi_wrapper_0_0/synth/system_DSP48E1_axi_wrapper_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1_axi_wrapper_v1_0' [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1_axi_wrapper_v1_0_S00_AXI' [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0_S00_AXI.v:244]
INFO: [Synth 8-226] default block is never used [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0_S00_AXI.v:417]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1_axi_wrapper_v1_0_S00_AXI' (1#1) [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1_axi_wrapper_v1_0' (2#1) [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ipshared/07ee/hdl/DSP48E1_axi_wrapper_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_DSP48E1_axi_wrapper_0_0' (3#1) [c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ip/system_DSP48E1_axi_wrapper_0_0/synth/system_DSP48E1_axi_wrapper_0_0.v:57]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[47]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[46]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[45]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[44]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[43]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[42]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[41]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[40]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[39]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[38]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[37]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[36]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[35]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[34]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[33]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port axi_wrapper_P_i[32]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DSP48E1_axi_wrapper_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.781 ; gain = 154.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.781 ; gain = 154.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.781 ; gain = 154.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 768.766 ; gain = 3.621
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 768.766 ; gain = 479.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 768.766 ; gain = 479.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 768.766 ; gain = 479.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 768.766 ; gain = 479.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DSP48E1_axi_wrapper_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[47] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[46] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[45] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[44] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[43] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[42] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[41] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[40] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[39] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[38] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[37] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[36] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[35] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[34] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[33] driven by constant 0
INFO: [Synth 8-3917] design system_DSP48E1_axi_wrapper_0_0 has port axi_wrapper_C_o[32] driven by constant 0
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[47]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[46]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[45]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[44]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[43]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[42]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[41]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[40]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[39]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[38]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[37]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[36]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[35]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[34]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[33]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port axi_wrapper_P_i[32]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_DSP48E1_axi_wrapper_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/DSP48E1_axi_wrapper_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_DSP48E1_axi_wrapper_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 768.766 ; gain = 479.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 792.453 ; gain = 502.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 792.750 ; gain = 503.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     1|
|4     |LUT4  |     7|
|5     |LUT5  |    30|
|6     |LUT6  |    71|
|7     |MUXF7 |    32|
|8     |FDRE  |   285|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   430|
|2     |  inst                                    |DSP48E1_axi_wrapper_v1_0         |   430|
|3     |    DSP48E1_axi_wrapper_v1_0_S00_AXI_inst |DSP48E1_axi_wrapper_v1_0_S00_AXI |   430|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 803.125 ; gain = 188.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 803.125 ; gain = 513.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 813.984 ; gain = 531.531
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.runs/system_DSP48E1_axi_wrapper_0_0_synth_1/system_DSP48E1_axi_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.srcs/sources_1/bd/system/ip/system_DSP48E1_axi_wrapper_0_0/system_DSP48E1_axi_wrapper_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/VLSILAB/Documents/FPGA_Design/DSP_test/DSP_test_v1/DSP_test_v1.runs/system_DSP48E1_axi_wrapper_0_0_synth_1/system_DSP48E1_axi_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_DSP48E1_axi_wrapper_0_0_utilization_synth.rpt -pb system_DSP48E1_axi_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 813.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 21:27:17 2019...
