
# [exec] elab
# vsim -t ps -suppress 3009,3053,8885 -vopt -voptargs="+acc=bcglnprst+pcie0_ccib_top +acc=bcglnprst+green_bs +acc=bcglnprst+ccip_fabric_top +acc=bcglnprst+nlb_lpbk +acc=bcglnprst+port_csr +acc=bcglnprst+ccip_std_afu +acc=bcglnprst+dcp_top +acc=bcglnprst+cvl_top +acc=bcglnprst+fme_top +acc=bcglnprst+fme_csr +acc=bcglnprst+avl_cci_bridge +acc=bcglnprst+ccip_front_end +acc=bcglnprst+nlb_csr" -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fourteennm_ver -L fourteennm_hssi_ver -L fourteennm_hip_ver -L stratixv_hssi_ver -L stratixv_pcie_hip_ver -L fifo_180 -L async_C0Rx_fifo -L async_C0Tx_fifo -L async_C1Rx_fifo -L async_C1Tx_fifo -L async_CfgTx_fifo -L sync_mmioTx_data_fifo -L altera_gpio_core14_180 -L altera_gpio_180 -L ptmgr_pmbus_io -L rom_1port_180 -L ptmgr_pmbus_xact_rom -L rom_1port_171 -L ptmgr_temp_cmp_rom -L ptmgr_temp_cnv_rom -L PR_async_FIFO -L altera_soft_core_jtag_io_171 -L SCJIO -L fifo_171 -L Remote_Debug_RxFIFO -L Remote_Debug_TxFIFO -L ram_1port_151 -L Sec_FE_sync_FIFO -L ram_1port_180 -L Sec_RF -L msix_dcfifo -L fifo2_180 -L msix_bp_fifo_fifo -L msix_bp_fifo -L altera_pr_stream_180 -L altera_pr_ctrl_180 -L intel_pr_mailbox_wrapper_180 -L altera_s10_pr_180 -L PR_IP -L altera_iopll_180 -L dcp_iopll_dcp_iopll -L dcp_iopll -L altera_common_sv_packages -L altera_xcvr_native_s10_htile_180 -L altera_xcvr_pcie_hip_native_s10_180 -L altera_pcie_s10_hip_ast_180 -L altera_xcvr_fpll_s10_htile_180 -L altera_xcvr_atx_pll_s10_htile_180 -L pcie_ep_g3x16 -L altera_emif_arch_nd_180 -L altera_emif_s10_180 -L emif_ddr4_no_ecc -L altera_emif_ecc_nd_180 -L altera_emif_ecc_180 -L emif_ddr4_with_ecc -L fme_id_rom -L altera_avalon_sc_fifo_180 -L altera_s10_mailbox_client_core_180 -L altera_config_stream_endpoint_180 -L altera_s10_mailbox_client_180 -L sdm_mailbox -L altera_iopll_reconfig_180 -L qph_user_clk_iopll_reconfig -L qph_user_clk_iopll_s10_RF100M -L altera_avalon_onchip_memory2_180 -L altera_avalon_sc_fifo_180 -L altera_avalon_spi_180 -L altera_merlin_burst_adapter_180 -L altera_merlin_demultiplexer_180 -L altera_merlin_master_agent_180 -L altera_merlin_master_translator_180 -L altera_merlin_multiplexer_180 -L altera_merlin_router_180 -L altera_merlin_slave_agent_180 -L altera_merlin_slave_translator_180 -L altera_merlin_width_adapter_180 -L altera_mm_interconnect_180 -L altera_reset_controller_180 -L spi_bridge -L spi_bridge_clock_in -L spi_bridge_debug -L spi_bridge_debug_clock_in -L spi_bridge_debug_onchip_memory2_0 -L spi_bridge_debug_reset_in -L spi_bridge_debug_spi_slave_to_avalon_mm_master_bridge_0 -L spi_bridge_reset_in -L spi_bridge_spi_0 -L spi_slave_to_avalon_mm_master_bridge_180 top_tb 
# Start time: 15:08:54 on Sep 17,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(154): (vopt-2732) Module parameter 'SYNC_RESET' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(154): (vopt-2732) Module parameter 'WAITREQUEST_ALLOWANCE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(218): (vopt-2732) Module parameter 'WAITREQUEST_ALLOWANCE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(218): (vopt-2732) Module parameter 'SYNC_RESET' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_WUNIQUE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_DOMAIN_H' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_DOMAIN_L' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_SNOOP_H' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_SNOOP_L' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_BARRIER_H' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'PKT_BARRIER_L' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'DOMAIN_VALUE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'BARRIER_VALUE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'SNOOP_VALUE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'WUNIQUE_VALUE' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(320): (vopt-2732) Module parameter 'SYNC_RESET' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(388): (vopt-2732) Module parameter 'SYNC_RESET' not found for override.
# ** Error (suppressible): /data/jixia/dcp/builds/20/181b152/p4/platform/dcp_2.0/design/fme/spi_bridge_debug/spi_bridge_debug/altera_mm_interconnect_180/sim/spi_bridge_debug_altera_mm_interconnect_180_dw7diti.v(541): (vopt-2732) Module parameter 'SYNC_RESET' not found for override.
# Optimization failed
# Error loading design
Error loading design
# End time: 15:09:07 on Sep 17,2018, Elapsed time: 0:00:13
# Errors: 18, Warnings: 0
