#include <cuda.h>
#include <cuda_bf16.h>
#include <cuda_fp16.h>
#include <cuda_runtime.h>
#include <stdint.h>

#define MARLIN_NAMESPACE_NAME pegainfer_kimi_marlin_moe_wna16
#include "vllm_marlin/moe/marlin_moe_wna16/kernel.h"
#include "vllm_marlin/moe/marlin_moe_wna16/marlin_template.h"

namespace pegainfer_kimi_marlin_moe_wna16 {

__global__ void MarlinDefault(MARLIN_KERNEL_PARAMS) {}

using MarlinFuncPtr = void (*)(MARLIN_KERNEL_PARAMS);

struct ThreadConfig {
  int thread_k;
  int thread_n;
  int num_threads;
};

struct ExecConfig {
  int blocks_per_sm;
  ThreadConfig tb_cfg;
};

constexpr int kKimiLocalExperts = 48;
constexpr int kKimiGroupSize = 32;
constexpr int kKimiTopK = 8;
constexpr int kMarlinMinThreadN = min_thread_n;
constexpr int kMarlinMaxThreadN = max_thread_n;
constexpr int kMarlinPipeStages = pipe_stages;

ThreadConfig small_batch_thread_configs[] = {
    {128, 128, 256},
    {64, 128, 128},
};

ThreadConfig large_batch_thread_configs[] = {
    {64, 256, 256},
    {64, 128, 128},
};

CUresult last_error_to_cu(cudaError_t err) {
  return err == cudaSuccess ? CUDA_SUCCESS : CUDA_ERROR_LAUNCH_FAILED;
}

int get_scales_cache_size(
    ThreadConfig const& th_config,
    int prob_k,
    int group_size,
    bool has_act_order,
    bool is_k_full) {
  bool cache_scales_chunk = has_act_order && !is_k_full;
  int tb_n = th_config.thread_n;
  int tb_k = th_config.thread_k;
  int tb_groups;
  if (group_size == -1) {
    tb_groups = 1;
  } else if (group_size == 0) {
    tb_groups = div_ceil(tb_k, 32);
  } else {
    tb_groups = div_ceil(tb_k, group_size);
  }

  if (cache_scales_chunk) {
    int load_groups = tb_groups * kMarlinPipeStages * 2;
    load_groups = max(load_groups, 32);
    return load_groups * tb_n * 2;
  }
  return tb_groups * tb_n * 2 * kMarlinPipeStages;
}

int get_kernel_cache_size(
    ThreadConfig const& th_config,
    bool m_block_size_8,
    int thread_m_blocks,
    int prob_k,
    int num_bits,
    int group_size,
    bool has_act_order,
    bool is_k_full,
    bool has_zp,
    bool is_zp_float) {
  int pack_factor = 32 / num_bits;
  int tb_k = th_config.thread_k;
  int tb_n = th_config.thread_n;
  int tb_m = thread_m_blocks * 16;

  int sh_block_meta_size = tb_m * 4;
  int sh_a_size = kMarlinPipeStages * (tb_m * tb_k) * 2;
  int sh_b_size = kMarlinPipeStages * (tb_k * tb_n / pack_factor) * 4;
  int sh_red_size = tb_m * (tb_n + 8) * 2;
  int sh_bias_size = tb_n * 2;
  int tmp_size = max(max(sh_b_size, sh_red_size), sh_red_size + sh_bias_size);
  int sh_s_size =
      get_scales_cache_size(th_config, prob_k, num_bits == 4 ? group_size : -1,
                            has_act_order, is_k_full);
  int sh_g_idx_size = has_act_order && !is_k_full ? kMarlinPipeStages * tb_k / 4 : 0;
  int sh_zp_size = 0;
  if (has_zp) {
    if (is_zp_float) {
      sh_zp_size = sh_s_size;
    } else if (num_bits == 4) {
      sh_zp_size = sh_s_size / 4;
    } else if (num_bits == 8) {
      sh_zp_size = sh_s_size / 2;
    }
  }
  (void)m_block_size_8;
  return tmp_size + sh_a_size + sh_s_size + sh_zp_size + sh_g_idx_size +
         sh_block_meta_size;
}

bool is_valid_config(
    ThreadConfig const& th_config,
    bool m_block_size_8,
    int thread_m_blocks,
    int prob_n,
    int prob_k,
    int num_bits,
    int group_size,
    bool has_act_order,
    bool is_k_full,
    bool has_zp,
    bool is_zp_float,
    int max_shared_mem) {
  if (th_config.thread_k == -1 || th_config.thread_n == -1 ||
      th_config.num_threads == -1) {
    return false;
  }
  if (prob_k % th_config.thread_k != 0 || prob_n % th_config.thread_n != 0) {
    return false;
  }
  if (th_config.thread_n < min_thread_n || th_config.thread_k < min_thread_k) {
    return false;
  }
  if (th_config.num_threads < 128) {
    return false;
  }
  int cache_size = get_kernel_cache_size(
      th_config, m_block_size_8, thread_m_blocks, prob_k, num_bits, group_size,
      has_act_order, is_k_full, has_zp, is_zp_float);
  return cache_size + 512 <= max_shared_mem;
}

#define KIMI_MARLIN_GET_IF(THREAD_M_BLOCKS, THREAD_N_BLOCKS, THREAD_K_BLOCKS, \
                           M_BLOCK_SIZE_8, GROUP_BLOCKS, NUM_THREADS)         \
  else if (thread_m_blocks == THREAD_M_BLOCKS &&                               \
           thread_n_blocks == THREAD_N_BLOCKS &&                               \
           thread_k_blocks == THREAD_K_BLOCKS &&                               \
           m_block_size_8 == M_BLOCK_SIZE_8 && group_blocks == GROUP_BLOCKS && \
           num_threads == NUM_THREADS) {                                       \
    kernel = Marlin<vllm::kBFloat16.id(), vllm::kU4B8.id(),                    \
                    vllm::kBFloat16.id(), vllm::kBFloat16.id(), NUM_THREADS,   \
                    THREAD_M_BLOCKS, THREAD_N_BLOCKS, THREAD_K_BLOCKS,         \
                    M_BLOCK_SIZE_8, pipe_stages, GROUP_BLOCKS, false>;         \
  }

#define KIMI_MARLIN_COMMON_GET_IF_M1(N_BLOCKS, K_BLOCKS, NUM_THREADS)    \
  KIMI_MARLIN_GET_IF(1, N_BLOCKS, K_BLOCKS, true, 2, NUM_THREADS)         \
  KIMI_MARLIN_GET_IF(1, N_BLOCKS, K_BLOCKS, false, 2, NUM_THREADS)

#define KIMI_MARLIN_COMMON_GET_IF_M234(N_BLOCKS, K_BLOCKS, NUM_THREADS) \
  KIMI_MARLIN_GET_IF(2, N_BLOCKS, K_BLOCKS, false, 2, NUM_THREADS)       \
  KIMI_MARLIN_GET_IF(3, N_BLOCKS, K_BLOCKS, false, 2, NUM_THREADS)       \
  KIMI_MARLIN_GET_IF(4, N_BLOCKS, K_BLOCKS, false, 2, NUM_THREADS)

MarlinFuncPtr get_marlin_kernel(
    int thread_m_blocks,
    int thread_n_blocks,
    int thread_k_blocks,
    bool m_block_size_8,
    int group_blocks,
    int num_threads) {
  MarlinFuncPtr kernel = MarlinDefault;
  if (false) {
  }
  KIMI_MARLIN_COMMON_GET_IF_M1(8, 8, 256)
  KIMI_MARLIN_COMMON_GET_IF_M1(8, 4, 128)
  KIMI_MARLIN_COMMON_GET_IF_M234(16, 4, 256)
  KIMI_MARLIN_COMMON_GET_IF_M234(8, 4, 128)
  return kernel;
}

ExecConfig determine_exec_config(
    int prob_n,
    int prob_k,
    int thread_m_blocks,
    bool m_block_size_8,
    int max_shared_mem) {
  ExecConfig exec_cfg{1, ThreadConfig{-1, -1, -1}};
  ThreadConfig* configs =
      thread_m_blocks > 1 ? large_batch_thread_configs : small_batch_thread_configs;
  int config_count = thread_m_blocks > 1
                         ? static_cast<int>(sizeof(large_batch_thread_configs) /
                                            sizeof(ThreadConfig))
                         : static_cast<int>(sizeof(small_batch_thread_configs) /
                                            sizeof(ThreadConfig));
  constexpr int device_max_reg_size = 255 * 1024;
  int best_count = 0;
  for (int i = 0; i < config_count; ++i) {
    ThreadConfig cfg = configs[i];
    if (!is_valid_config(cfg, m_block_size_8, thread_m_blocks, prob_n, prob_k,
                         4, kKimiGroupSize, false, true, false, false,
                         max_shared_mem)) {
      continue;
    }
    MarlinFuncPtr kernel = get_marlin_kernel(
        thread_m_blocks, cfg.thread_n / 16, cfg.thread_k / 16,
        m_block_size_8, kKimiGroupSize / 16, cfg.num_threads);
    if (kernel == MarlinDefault) {
      continue;
    }
    if (thread_m_blocks > 1) {
      exec_cfg = ExecConfig{1, cfg};
      break;
    }
    cudaFuncAttributes attr;
    cudaError_t err = cudaFuncGetAttributes(&attr, kernel);
    if (err != cudaSuccess) {
      cudaGetLastError();
      continue;
    }
    int reg_size = max(attr.numRegs, 1) * cfg.num_threads * 4;
    int cache_size = get_kernel_cache_size(cfg, m_block_size_8, thread_m_blocks,
                                           prob_k, 4, kKimiGroupSize, false,
                                           true, false, false);
    int allow_count = min(device_max_reg_size / reg_size,
                          max_shared_mem / (cache_size + 1024));
    allow_count = max(min(allow_count, 4), 1);
    if (allow_count > best_count) {
      best_count = allow_count;
      exec_cfg = ExecConfig{allow_count, cfg};
    }
  }
  return exec_cfg;
}

CUresult launch_marlin_gemm(
    const __nv_bfloat16* input,
    __nv_bfloat16* output,
    float* c_tmp,
    const uint8_t* b_qweight,
    const __nv_bfloat16* b_scales,
    int* workspace,
    const int32_t* sorted_token_ids,
    const int32_t* expert_ids,
    const int32_t* num_tokens_post_padded,
    const float* topk_weights,
    int workspace_len,
    int sorted_token_ids_len,
    int moe_block_size,
    int top_k,
    bool mul_topk_weights,
    int size_m,
    int size_n,
    int size_k,
    int local_experts,
    int group_size,
    int sm_count,
    cudaStream_t stream) {
  if (input == nullptr || output == nullptr || b_qweight == nullptr ||
      b_scales == nullptr || workspace == nullptr || sorted_token_ids == nullptr ||
      expert_ids == nullptr || num_tokens_post_padded == nullptr ||
      topk_weights == nullptr) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  constexpr bool use_atomic_add = false;
  constexpr bool use_fp32_reduce = true;
  if (use_fp32_reduce && !use_atomic_add && c_tmp == nullptr) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (local_experts != kKimiLocalExperts || group_size != kKimiGroupSize ||
      top_k <= 0 || size_m <= 0 || size_n <= 0 || size_k <= 0 ||
      sorted_token_ids_len <= 0) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (!(moe_block_size == 8 ||
        (moe_block_size >= 16 && moe_block_size <= 64 && moe_block_size % 16 == 0))) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (size_k % tile_size != 0 || size_n % min_thread_n != 0 ||
      size_k % group_size != 0) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  int dev = 0;
  cudaError_t err = cudaGetDevice(&dev);
  if (err != cudaSuccess) return CUDA_ERROR_INVALID_VALUE;
  if (sm_count <= 0) {
    err = cudaDeviceGetAttribute(&sm_count, cudaDevAttrMultiProcessorCount, dev);
    if (err != cudaSuccess || sm_count <= 0) return CUDA_ERROR_INVALID_VALUE;
  }
  int max_shared_mem = 0;
  err = cudaDeviceGetAttribute(&max_shared_mem, cudaDevAttrMaxSharedMemoryPerBlockOptin, dev);
  if (err != cudaSuccess || max_shared_mem <= 0) return CUDA_ERROR_INVALID_VALUE;

  int thread_m_blocks = div_ceil(moe_block_size, 16);
  bool m_block_size_8 = moe_block_size == 8;
  ExecConfig exec_cfg =
      determine_exec_config(size_n, size_k, thread_m_blocks, m_block_size_8, max_shared_mem);
  ThreadConfig cfg = exec_cfg.tb_cfg;
  if (cfg.thread_k == -1) return CUDA_ERROR_NOT_SUPPORTED;

  int max_n_tiles = size_n / min_thread_n;
  int min_workspace_size =
      min(max_n_tiles * (sorted_token_ids_len / moe_block_size), sm_count * 4);
  if (workspace_len < min_workspace_size) return CUDA_ERROR_INVALID_VALUE;

  int thread_k_blocks = cfg.thread_k / 16;
  int thread_n_blocks = cfg.thread_n / 16;
  int blocks = sm_count * exec_cfg.blocks_per_sm;
  if (exec_cfg.blocks_per_sm > 1) {
    max_shared_mem = max_shared_mem / exec_cfg.blocks_per_sm - 1024;
  }
  if (!is_valid_config(cfg, m_block_size_8, thread_m_blocks, size_n, size_k, 4,
                       group_size, false, true, false, false, max_shared_mem)) {
    return CUDA_ERROR_NOT_SUPPORTED;
  }
  MarlinFuncPtr kernel = get_marlin_kernel(
      thread_m_blocks, thread_n_blocks, thread_k_blocks, m_block_size_8,
      group_size / 16, cfg.num_threads);
  if (kernel == MarlinDefault) return CUDA_ERROR_NOT_SUPPORTED;

  err = cudaFuncSetAttribute(kernel, cudaFuncAttributeMaxDynamicSharedMemorySize,
                             max_shared_mem);
  if (err != cudaSuccess) return CUDA_ERROR_INVALID_VALUE;

  const int4* A_ptr = reinterpret_cast<const int4*>(input);
  const int4* B_ptr = reinterpret_cast<const int4*>(b_qweight);
  int4* C_ptr = reinterpret_cast<int4*>(output);
  int4* C_tmp_ptr = reinterpret_cast<int4*>(c_tmp);
  const int4* scales_ptr = reinterpret_cast<const int4*>(b_scales);
  int* locks = workspace;

  kernel<<<blocks, cfg.num_threads, max_shared_mem, stream>>>(
      A_ptr, B_ptr, C_ptr, C_tmp_ptr, nullptr, nullptr, scales_ptr, nullptr,
      nullptr, nullptr, sorted_token_ids, expert_ids, num_tokens_post_padded,
      topk_weights, top_k, mul_topk_weights, size_k / group_size, size_m,
      size_n, size_k, locks, false, use_atomic_add, use_fp32_reduce);
  return last_error_to_cu(cudaPeekAtLastError());
}

__global__ void swiglu_w13_kernel(
    const __nv_bfloat16* __restrict__ w13,
    __nv_bfloat16* __restrict__ out,
    int rows,
    int intermediate_dim) {
  int idx = blockIdx.x * blockDim.x + threadIdx.x;
  int total = rows * intermediate_dim;
  if (idx >= total) return;
  int row = idx / intermediate_dim;
  int col = idx - row * intermediate_dim;
  const __nv_bfloat16* row_ptr = w13 + row * (2 * intermediate_dim);
  float gate = __bfloat162float(row_ptr[col]);
  float up = __bfloat162float(row_ptr[intermediate_dim + col]);
  float silu = gate / (1.0f + expf(-gate));
  float silu_bf16 = __bfloat162float(__float2bfloat16(silu));
  out[idx] = __float2bfloat16(silu_bf16 * up);
}

// Grid-stride over the device-resident row count: the launch grid is fixed
// (occupancy-sized), so cost tracks the actual expanded rows instead of the
// worst-case capacity. A capacity-sized grid spent more time draining empty
// blocks than computing at decode shapes (68k blocks for ~512 live rows).
__global__ void swiglu_w13_expanded_kernel(
    const __nv_bfloat16* __restrict__ w13,
    __nv_bfloat16* __restrict__ out,
    const int32_t* __restrict__ num_tokens_post_padded,
    int max_rows,
    int intermediate_dim) {
  int actual_rows = num_tokens_post_padded[0];
  if (actual_rows <= 0) return;
  // The routing builder guarantees actual_rows <= capacity == max_rows; the
  // clamp keeps a broken device-side count from writing out of bounds.
  if (actual_rows > max_rows) actual_rows = max_rows;
  int total = actual_rows * intermediate_dim;
  int stride = gridDim.x * blockDim.x;
  for (int idx = blockIdx.x * blockDim.x + threadIdx.x; idx < total; idx += stride) {
    int row = idx / intermediate_dim;
    int col = idx - row * intermediate_dim;
    const __nv_bfloat16* row_ptr = w13 + row * (2 * intermediate_dim);
    float gate = __bfloat162float(row_ptr[col]);
    float up = __bfloat162float(row_ptr[intermediate_dim + col]);
    float silu = gate / (1.0f + expf(-gate));
    float silu_bf16 = __bfloat162float(__float2bfloat16(silu));
    out[idx] = __float2bfloat16(silu_bf16 * up);
  }
}

__global__ void sum_topk_rows_kernel(
    const __nv_bfloat16* __restrict__ route_output,
    float* __restrict__ out,
    int active_tokens,
    int topk,
    int hidden_dim) {
  int idx = blockIdx.x * blockDim.x + threadIdx.x;
  int total = active_tokens * hidden_dim;
  if (idx >= total) return;
  int token = idx / hidden_dim;
  int dim = idx - token * hidden_dim;
  float acc = 0.0f;
  for (int k = 0; k < topk; ++k) {
    acc += __bfloat162float(route_output[(token * topk + k) * hidden_dim + dim]);
  }
  out[idx] = acc;
}

}  // namespace pegainfer_kimi_marlin_moe_wna16

extern "C" {

CUresult kimi_marlin_wna16_gemm_cuda(
    const __nv_bfloat16* input,
    __nv_bfloat16* output,
    float* c_tmp,
    const uint8_t* b_qweight,
    const __nv_bfloat16* b_scales,
    int* workspace,
    const int32_t* sorted_token_ids,
    const int32_t* expert_ids,
    const int32_t* num_tokens_post_padded,
    const float* topk_weights,
    int workspace_len,
    int sorted_token_ids_len,
    int moe_block_size,
    int top_k,
    bool mul_topk_weights,
    int size_m,
    int size_n,
    int size_k,
    int local_experts,
    int group_size,
    int sm_count,
    cudaStream_t stream) {
  return pegainfer_kimi_marlin_moe_wna16::launch_marlin_gemm(
      input, output, c_tmp, b_qweight, b_scales, workspace, sorted_token_ids,
      expert_ids, num_tokens_post_padded, topk_weights, workspace_len,
      sorted_token_ids_len, moe_block_size, top_k, mul_topk_weights, size_m,
      size_n, size_k, local_experts, group_size, sm_count, stream);
}

CUresult kimi_marlin_w13_swiglu_cuda(
    const __nv_bfloat16* w13,
    __nv_bfloat16* out,
    int rows,
    int intermediate_dim,
    cudaStream_t stream) {
  if (w13 == nullptr || out == nullptr || rows < 0 || intermediate_dim <= 0) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (rows == 0) return CUDA_SUCCESS;
  constexpr int threads = 256;
  int total = rows * intermediate_dim;
  int blocks = (total + threads - 1) / threads;
  pegainfer_kimi_marlin_moe_wna16::swiglu_w13_kernel<<<blocks, threads, 0, stream>>>(
      w13, out, rows, intermediate_dim);
  return pegainfer_kimi_marlin_moe_wna16::last_error_to_cu(cudaPeekAtLastError());
}

CUresult kimi_marlin_w13_swiglu_expanded_cuda(
    const __nv_bfloat16* w13,
    __nv_bfloat16* out,
    const int32_t* num_tokens_post_padded,
    int max_rows,
    int intermediate_dim,
    int sm_count,
    cudaStream_t stream) {
  if (w13 == nullptr || out == nullptr || num_tokens_post_padded == nullptr ||
      max_rows < 0 || intermediate_dim <= 0) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (max_rows == 0) return CUDA_SUCCESS;
  // Same convention as the Marlin GEMM launcher: sm_count <= 0 resolves the
  // current device's multiprocessor count.
  if (sm_count <= 0) {
    int dev = 0;
    cudaError_t err = cudaGetDevice(&dev);
    if (err != cudaSuccess) return CUDA_ERROR_INVALID_VALUE;
    err = cudaDeviceGetAttribute(&sm_count, cudaDevAttrMultiProcessorCount, dev);
    if (err != cudaSuccess || sm_count <= 0) return CUDA_ERROR_INVALID_VALUE;
  }
  constexpr int threads = 256;
  // Fixed occupancy-sized grid; the kernel grid-strides up to the actual
  // device-side row count (<= max_rows by the recv buffer contract).
  int max_blocks = (max_rows * intermediate_dim + threads - 1) / threads;
  int blocks = sm_count * 8;
  if (blocks > max_blocks) blocks = max_blocks;
  pegainfer_kimi_marlin_moe_wna16::swiglu_w13_expanded_kernel<<<blocks, threads, 0, stream>>>(
      w13, out, num_tokens_post_padded, max_rows, intermediate_dim);
  return pegainfer_kimi_marlin_moe_wna16::last_error_to_cu(cudaPeekAtLastError());
}

CUresult kimi_marlin_sum_topk_rows_f32_cuda(
    const __nv_bfloat16* route_output,
    float* out,
    int active_tokens,
    int topk,
    int hidden_dim,
    cudaStream_t stream) {
  if (route_output == nullptr || out == nullptr || active_tokens < 0 || topk <= 0 ||
      hidden_dim <= 0) {
    return CUDA_ERROR_INVALID_VALUE;
  }
  if (active_tokens == 0) return CUDA_SUCCESS;
  constexpr int threads = 256;
  int total = active_tokens * hidden_dim;
  int blocks = (total + threads - 1) / threads;
  pegainfer_kimi_marlin_moe_wna16::sum_topk_rows_kernel<<<blocks, threads, 0, stream>>>(
      route_output, out, active_tokens, topk, hidden_dim);
  return pegainfer_kimi_marlin_moe_wna16::last_error_to_cu(cudaPeekAtLastError());
}

}  // extern "C"
