<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>ipipsu: Ipipsu_v2_10</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">ipipsu
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__ipipsu__v2__10.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Ipipsu_v2_10</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ipi_psu___target.html">XIpiPsu_Target</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure used to refer IPI Targets.  <a href="struct_x_ipi_psu___target.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the device.  <a href="struct_x_ipi_psu___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_ipi_psu.html" title="The XIpiPsu driver instance data. ">XIpiPsu</a> driver instance data.  <a href="struct_x_ipi_psu.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga751759b2dc7ce3aa9ec903acab7e240b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga751759b2dc7ce3aa9ec903acab7e240b">POLYNOM</a>&#160;&#160;&#160;0x8005U</td></tr>
<tr class="memdesc:ga751759b2dc7ce3aa9ec903acab7e240b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polynomial.  <a href="#ga751759b2dc7ce3aa9ec903acab7e240b">More...</a><br/></td></tr>
<tr class="separator:ga751759b2dc7ce3aa9ec903acab7e240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a17cb2b8327cfeb22e0ae54f96f312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga09a17cb2b8327cfeb22e0ae54f96f312">INITIAL_CRC_VAL</a>&#160;&#160;&#160;0x4F4EU</td></tr>
<tr class="memdesc:ga09a17cb2b8327cfeb22e0ae54f96f312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial crc value.  <a href="#ga09a17cb2b8327cfeb22e0ae54f96f312">More...</a><br/></td></tr>
<tr class="separator:ga09a17cb2b8327cfeb22e0ae54f96f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0a12afc9ca6390b4514954e9e96466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga0e0a12afc9ca6390b4514954e9e96466">CRC16_MASK</a>&#160;&#160;&#160;0xFFFFU</td></tr>
<tr class="memdesc:ga0e0a12afc9ca6390b4514954e9e96466"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC mask.  <a href="#ga0e0a12afc9ca6390b4514954e9e96466">More...</a><br/></td></tr>
<tr class="separator:ga0e0a12afc9ca6390b4514954e9e96466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701bae53f507dd09573a7903fadfa8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga701bae53f507dd09573a7903fadfa8ff">CRC16_HIGH_BIT_MASK</a>&#160;&#160;&#160;0x8000U</td></tr>
<tr class="memdesc:ga701bae53f507dd09573a7903fadfa8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC high bit mask.  <a href="#ga701bae53f507dd09573a7903fadfa8ff">More...</a><br/></td></tr>
<tr class="separator:ga701bae53f507dd09573a7903fadfa8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841cb3c466aac756464f315408a0e7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga841cb3c466aac756464f315408a0e7bc">NUM_BITS_IN_BYTE</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="memdesc:ga841cb3c466aac756464f315408a0e7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits in a byte  <a href="#ga841cb3c466aac756464f315408a0e7bc">More...</a><br/></td></tr>
<tr class="separator:ga841cb3c466aac756464f315408a0e7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad130b0ac7cc7a948fa636e7a2000bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaad130b0ac7cc7a948fa636e7a2000bed">XIPIPSU_BUF_TYPE_MSG</a>&#160;&#160;&#160;(0x001U)</td></tr>
<tr class="memdesc:gaad130b0ac7cc7a948fa636e7a2000bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Message type buffer.  <a href="#gaad130b0ac7cc7a948fa636e7a2000bed">More...</a><br/></td></tr>
<tr class="separator:gaad130b0ac7cc7a948fa636e7a2000bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b378b86976236e743f8a75ed9f8d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gad0b378b86976236e743f8a75ed9f8d8d">XIPIPSU_BUF_TYPE_RESP</a>&#160;&#160;&#160;(0x002U)</td></tr>
<tr class="memdesc:gad0b378b86976236e743f8a75ed9f8d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response buffer.  <a href="#gad0b378b86976236e743f8a75ed9f8d8d">More...</a><br/></td></tr>
<tr class="separator:gad0b378b86976236e743f8a75ed9f8d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6191e58907dea92be1f8fd83a2673be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga6191e58907dea92be1f8fd83a2673be8">XIPIPSU_MAX_MSG_LEN</a>&#160;&#160;&#160;<a class="el" href="group__ipipsu__v2__10.html#ga5989f697e24f79be32727d13ee3f4350">XIPIPSU_MSG_BUF_SIZE</a></td></tr>
<tr class="memdesc:ga6191e58907dea92be1f8fd83a2673be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum message length.  <a href="#ga6191e58907dea92be1f8fd83a2673be8">More...</a><br/></td></tr>
<tr class="separator:ga6191e58907dea92be1f8fd83a2673be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b65ba4c02df42fe764615f99546fa56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga0b65ba4c02df42fe764615f99546fa56">XIPIPSU_CRC_INDEX</a>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="memdesc:ga0b65ba4c02df42fe764615f99546fa56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index where the CRC is stored.  <a href="#ga0b65ba4c02df42fe764615f99546fa56">More...</a><br/></td></tr>
<tr class="separator:ga0b65ba4c02df42fe764615f99546fa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f742faef33529c730b02614441789b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga60f742faef33529c730b02614441789b">XIPIPSU_W0_TO_W6_SIZE</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memdesc:ga60f742faef33529c730b02614441789b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the word 0 to word 6.  <a href="#ga60f742faef33529c730b02614441789b">More...</a><br/></td></tr>
<tr class="separator:ga60f742faef33529c730b02614441789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57efc54862ee5bea23a3e217388a2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gac57efc54862ee5bea23a3e217388a2dc">XIPIPSU_CRC_ERROR</a>&#160;&#160;&#160;(0xFL)</td></tr>
<tr class="memdesc:gac57efc54862ee5bea23a3e217388a2dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error occurred.  <a href="#gac57efc54862ee5bea23a3e217388a2dc">More...</a><br/></td></tr>
<tr class="separator:gac57efc54862ee5bea23a3e217388a2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1f1a28e0f7355b25520ccb9ff0a77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga2d1f1a28e0f7355b25520ccb9ff0a77b">ENABLE_IPI_CRC_VAL</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:ga2d1f1a28e0f7355b25520ccb9ff0a77b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CRC.  <a href="#ga2d1f1a28e0f7355b25520ccb9ff0a77b">More...</a><br/></td></tr>
<tr class="separator:ga2d1f1a28e0f7355b25520ccb9ff0a77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac400a6861c1d0ee565ad5fac914a7220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:gac400a6861c1d0ee565ad5fac914a7220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the register specified by the base address and offset.  <a href="#gac400a6861c1d0ee565ad5fac914a7220">More...</a><br/></td></tr>
<tr class="separator:gac400a6861c1d0ee565ad5fac914a7220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bcaac2f32ad480f79204f868309c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td></tr>
<tr class="memdesc:ga72bcaac2f32ad480f79204f868309c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value into a register specified by base address and offset.  <a href="#ga72bcaac2f32ad480f79204f868309c31">More...</a><br/></td></tr>
<tr class="separator:ga72bcaac2f32ad480f79204f868309c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e2694e0d28168f195f87583a34190c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaa4e2694e0d28168f195f87583a34190c">XIpiPsu_InterruptEnable</a>(InstancePtr, Mask)</td></tr>
<tr class="memdesc:gaa4e2694e0d28168f195f87583a34190c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts specified in <em>Mask</em>.  <a href="#gaa4e2694e0d28168f195f87583a34190c">More...</a><br/></td></tr>
<tr class="separator:gaa4e2694e0d28168f195f87583a34190c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78cbbfba9e09be384e1fbe733f3dc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gad78cbbfba9e09be384e1fbe733f3dc12">XIpiPsu_InterruptDisable</a>(InstancePtr, Mask)</td></tr>
<tr class="memdesc:gad78cbbfba9e09be384e1fbe733f3dc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts specified in <em>Mask</em>.  <a href="#gad78cbbfba9e09be384e1fbe733f3dc12">More...</a><br/></td></tr>
<tr class="separator:gad78cbbfba9e09be384e1fbe733f3dc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b24a8f18c8abc17b7a26532da88cc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga5b24a8f18c8abc17b7a26532da88cc7e">XIpiPsu_GetInterruptStatus</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5b24a8f18c8abc17b7a26532da88cc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <em>STATUS REGISTER</em> of the current IPI instance.  <a href="#ga5b24a8f18c8abc17b7a26532da88cc7e">More...</a><br/></td></tr>
<tr class="separator:ga5b24a8f18c8abc17b7a26532da88cc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2919c49f2a05d552dedb148069e84045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga2919c49f2a05d552dedb148069e84045">XIpiPsu_ClearInterruptStatus</a>(InstancePtr, Mask)</td></tr>
<tr class="memdesc:ga2919c49f2a05d552dedb148069e84045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the <em>STATUS REGISTER</em> of the current IPI instance.  <a href="#ga2919c49f2a05d552dedb148069e84045">More...</a><br/></td></tr>
<tr class="separator:ga2919c49f2a05d552dedb148069e84045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62cac5d53ded4028a5f1586e390645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga4a62cac5d53ded4028a5f1586e390645">XIpiPsu_GetObsStatus</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga4a62cac5d53ded4028a5f1586e390645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <em>OBSERVATION REGISTER</em> of the current IPI instance.  <a href="#ga4a62cac5d53ded4028a5f1586e390645">More...</a><br/></td></tr>
<tr class="separator:ga4a62cac5d53ded4028a5f1586e390645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92686c675ebd6fe4efc7213c7f8f204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaf92686c675ebd6fe4efc7213c7f8f204">XIPIPSU_HW_H_</a></td></tr>
<tr class="memdesc:gaf92686c675ebd6fe4efc7213c7f8f204"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; prevent circular inclusions  <a href="#gaf92686c675ebd6fe4efc7213c7f8f204">More...</a><br/></td></tr>
<tr class="separator:gaf92686c675ebd6fe4efc7213c7f8f204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c62207cd1bb028fe62103eee40477f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga7c62207cd1bb028fe62103eee40477f2">XIPIPSU_MSG_RAM_BASE</a>&#160;&#160;&#160;0xFF990000U</td></tr>
<tr class="memdesc:ga7c62207cd1bb028fe62103eee40477f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IPI Message RAM base address.  <a href="#ga7c62207cd1bb028fe62103eee40477f2">More...</a><br/></td></tr>
<tr class="separator:ga7c62207cd1bb028fe62103eee40477f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5989f697e24f79be32727d13ee3f4350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga5989f697e24f79be32727d13ee3f4350">XIPIPSU_MSG_BUF_SIZE</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga5989f697e24f79be32727d13ee3f4350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in Words.  <a href="#ga5989f697e24f79be32727d13ee3f4350">More...</a><br/></td></tr>
<tr class="separator:ga5989f697e24f79be32727d13ee3f4350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6677575d97c6c8df0a1776fdbd94b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gad6677575d97c6c8df0a1776fdbd94b7e">XIPIPSU_MAX_BUFF_INDEX</a>&#160;&#160;&#160;7U</td></tr>
<tr class="memdesc:gad6677575d97c6c8df0a1776fdbd94b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Buffer Index.  <a href="#gad6677575d97c6c8df0a1776fdbd94b7e">More...</a><br/></td></tr>
<tr class="separator:gad6677575d97c6c8df0a1776fdbd94b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0907003c35118f6135e65877227d15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gae0907003c35118f6135e65877227d15e">XIPIPSU_BUFFER_OFFSET_GROUP</a>&#160;&#160;&#160;(8U * 2U * 32U)</td></tr>
<tr class="memdesc:gae0907003c35118f6135e65877227d15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer offset for group.  <a href="#gae0907003c35118f6135e65877227d15e">More...</a><br/></td></tr>
<tr class="separator:gae0907003c35118f6135e65877227d15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15715fa2640ed4fd66146d328bbbba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga1b15715fa2640ed4fd66146d328bbbba">XIPIPSU_BUFFER_OFFSET_TARGET</a>&#160;&#160;&#160;(32U * 2U)</td></tr>
<tr class="memdesc:ga1b15715fa2640ed4fd66146d328bbbba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer offset for target.  <a href="#ga1b15715fa2640ed4fd66146d328bbbba">More...</a><br/></td></tr>
<tr class="separator:ga1b15715fa2640ed4fd66146d328bbbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2361ea49ab17d6cc10e53ea607a9e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaf2361ea49ab17d6cc10e53ea607a9e9f">XIPIPSU_BUFFER_OFFSET_RESPONSE</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:gaf2361ea49ab17d6cc10e53ea607a9e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer offset for response.  <a href="#gaf2361ea49ab17d6cc10e53ea607a9e9f">More...</a><br/></td></tr>
<tr class="separator:gaf2361ea49ab17d6cc10e53ea607a9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff7fda69269789f8a32d6be7357712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga47ff7fda69269789f8a32d6be7357712">XIPIPSU_MAX_TARGETS</a>&#160;&#160;&#160;XPAR_XIPIPSU_NUM_TARGETS</td></tr>
<tr class="memdesc:ga47ff7fda69269789f8a32d6be7357712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of targets.  <a href="#ga47ff7fda69269789f8a32d6be7357712">More...</a><br/></td></tr>
<tr class="separator:ga47ff7fda69269789f8a32d6be7357712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5daa2f9a7fef0e3897606b491dafcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga7b5daa2f9a7fef0e3897606b491dafcc">XIPIPSU_TRIG_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga7b5daa2f9a7fef0e3897606b491dafcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for Trigger register.  <a href="#ga7b5daa2f9a7fef0e3897606b491dafcc">More...</a><br/></td></tr>
<tr class="separator:ga7b5daa2f9a7fef0e3897606b491dafcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca8515703f72eb2194a408cfa5b4a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga1ca8515703f72eb2194a408cfa5b4a18">XIPIPSU_OBS_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga1ca8515703f72eb2194a408cfa5b4a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for Observation register.  <a href="#ga1ca8515703f72eb2194a408cfa5b4a18">More...</a><br/></td></tr>
<tr class="separator:ga1ca8515703f72eb2194a408cfa5b4a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9abd1d0247d6b28268131d90b62a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga5c9abd1d0247d6b28268131d90b62a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for ISR register.  <a href="#ga5c9abd1d0247d6b28268131d90b62a05">More...</a><br/></td></tr>
<tr class="separator:ga5c9abd1d0247d6b28268131d90b62a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ee4ca145f4adbe7584e6d9a08c4bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga44ee4ca145f4adbe7584e6d9a08c4bdf">XIPIPSU_IMR_OFFSET</a>&#160;&#160;&#160;0x14U</td></tr>
<tr class="memdesc:ga44ee4ca145f4adbe7584e6d9a08c4bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for Interrupt Mask Register.  <a href="#ga44ee4ca145f4adbe7584e6d9a08c4bdf">More...</a><br/></td></tr>
<tr class="separator:ga44ee4ca145f4adbe7584e6d9a08c4bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20d7be8c5dd6ca941862eb1ff40289d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gab20d7be8c5dd6ca941862eb1ff40289d">XIPIPSU_IER_OFFSET</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="memdesc:gab20d7be8c5dd6ca941862eb1ff40289d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for Interrupt Enable Register.  <a href="#gab20d7be8c5dd6ca941862eb1ff40289d">More...</a><br/></td></tr>
<tr class="separator:gab20d7be8c5dd6ca941862eb1ff40289d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c99cede6902a231b207281d9a6e212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga81c99cede6902a231b207281d9a6e212">XIPIPSU_IDR_OFFSET</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:ga81c99cede6902a231b207281d9a6e212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for Interrupt Disable Register.  <a href="#ga81c99cede6902a231b207281d9a6e212">More...</a><br/></td></tr>
<tr class="separator:ga81c99cede6902a231b207281d9a6e212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708ab6017d3971d9f9c0bf052fcdfd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a>&#160;&#160;&#160;0x0F0F0301U</td></tr>
<tr class="memdesc:ga708ab6017d3971d9f9c0bf052fcdfd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">All valid bit mask.  <a href="#ga708ab6017d3971d9f9c0bf052fcdfd2f">More...</a><br/></td></tr>
<tr class="separator:ga708ab6017d3971d9f9c0bf052fcdfd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9fb4494480ae0079422956f2af1da357"><td class="memItemLeft" align="right" valign="top">XStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga9fb4494480ae0079422956f2af1da357">XIpiPsu_CfgInitialize</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, <a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> *CfgPtr, UINTPTR EffectiveAddress)</td></tr>
<tr class="memdesc:ga9fb4494480ae0079422956f2af1da357"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the Instance pointer based on a given Config Pointer.  <a href="#ga9fb4494480ae0079422956f2af1da357">More...</a><br/></td></tr>
<tr class="separator:ga9fb4494480ae0079422956f2af1da357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c55b8deb0e6b0a4ff355ad3a74aa2f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">XIpiPsu_Reset</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga9c55b8deb0e6b0a4ff355ad3a74aa2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the given IPI register set.  <a href="#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">More...</a><br/></td></tr>
<tr class="separator:ga9c55b8deb0e6b0a4ff355ad3a74aa2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa0005ec03abef3b3c1a506cb924e6e"><td class="memItemLeft" align="right" valign="top">XStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga8aa0005ec03abef3b3c1a506cb924e6e">XIpiPsu_TriggerIpi</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, u32 DestCpuMask)</td></tr>
<tr class="memdesc:ga8aa0005ec03abef3b3c1a506cb924e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger an IPI to a Destination CPU.  <a href="#ga8aa0005ec03abef3b3c1a506cb924e6e">More...</a><br/></td></tr>
<tr class="separator:ga8aa0005ec03abef3b3c1a506cb924e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8153ea7257d7db9dd3f2ac0dd03e2ee2"><td class="memItemLeft" align="right" valign="top">XStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga8153ea7257d7db9dd3f2ac0dd03e2ee2">XIpiPsu_PollForAck</a> (const <a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, u32 DestCpuMask, u32 TimeOutCount)</td></tr>
<tr class="memdesc:ga8153ea7257d7db9dd3f2ac0dd03e2ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Poll for an acknowledgement using Observation Register.  <a href="#ga8153ea7257d7db9dd3f2ac0dd03e2ee2">More...</a><br/></td></tr>
<tr class="separator:ga8153ea7257d7db9dd3f2ac0dd03e2ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64113249dac23760b5cc0e9d038f8361"><td class="memItemLeft" align="right" valign="top">XStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, u32 SrcCpuMask, u32 *MsgPtr, u32 MsgLength, u8 BufferType)</td></tr>
<tr class="memdesc:ga64113249dac23760b5cc0e9d038f8361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read an Incoming Message from a Source.  <a href="#ga64113249dac23760b5cc0e9d038f8361">More...</a><br/></td></tr>
<tr class="separator:ga64113249dac23760b5cc0e9d038f8361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21edd11331c715ee4b2c7a34471eac0d"><td class="memItemLeft" align="right" valign="top">XStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga21edd11331c715ee4b2c7a34471eac0d">XIpiPsu_WriteMessage</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, u32 DestCpuMask, u32 *MsgPtr, u32 MsgLength, u8 BufferType)</td></tr>
<tr class="memdesc:ga21edd11331c715ee4b2c7a34471eac0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a Message to Destination.  <a href="#ga21edd11331c715ee4b2c7a34471eac0d">More...</a><br/></td></tr>
<tr class="separator:ga21edd11331c715ee4b2c7a34471eac0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4466706c8ede1b9b6e5b592a075afa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gab4466706c8ede1b9b6e5b592a075afa7">XIpiPsu_SetConfigTable</a> (u32 DeviceId, <a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> *ConfigTblPtr)</td></tr>
<tr class="memdesc:gab4466706c8ede1b9b6e5b592a075afa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set up the device configuration based on the unique device ID.  <a href="#gab4466706c8ede1b9b6e5b592a075afa7">More...</a><br/></td></tr>
<tr class="separator:gab4466706c8ede1b9b6e5b592a075afa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafe5e7a11e3d1fdd01a255521332272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaaafe5e7a11e3d1fdd01a255521332272">XIpiPsu_LookupConfig</a> (u32 DeviceId)</td></tr>
<tr class="memdesc:gaaafe5e7a11e3d1fdd01a255521332272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#gaaafe5e7a11e3d1fdd01a255521332272">More...</a><br/></td></tr>
<tr class="separator:gaaafe5e7a11e3d1fdd01a255521332272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ecec5ff12505d68ceebf1914b8b30f"><td class="memItemLeft" align="right" valign="top">u32 *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress</a> (<a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *InstancePtr, u32 SrcCpuMask, u32 DestCpuMask, u32 BufferType)</td></tr>
<tr class="memdesc:ga09ecec5ff12505d68ceebf1914b8b30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Buffer Address for a given pair of CPUs.  <a href="#ga09ecec5ff12505d68ceebf1914b8b30f">More...</a><br/></td></tr>
<tr class="separator:ga09ecec5ff12505d68ceebf1914b8b30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaf954c1864f8c4c66c0a887d8868cbc3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ipipsu__v2__10.html#gaf954c1864f8c4c66c0a887d8868cbc3e">XIpiPsu_ConfigTable</a> [XPAR_XIPIPSU_NUM_INSTANCES]</td></tr>
<tr class="memdesc:gaf954c1864f8c4c66c0a887d8868cbc3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The IPIPSU configuration table, sized by the number of instances defined in xparameters.h.  <a href="#gaf954c1864f8c4c66c0a887d8868cbc3e">More...</a><br/></td></tr>
<tr class="separator:gaf954c1864f8c4c66c0a887d8868cbc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga701bae53f507dd09573a7903fadfa8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC16_HIGH_BIT_MASK&#160;&#160;&#160;0x8000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC high bit mask. </p>

</div>
</div>
<a class="anchor" id="ga0e0a12afc9ca6390b4514954e9e96466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC16_MASK&#160;&#160;&#160;0xFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC mask. </p>

</div>
</div>
<a class="anchor" id="ga2d1f1a28e0f7355b25520ccb9ff0a77b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_IPI_CRC_VAL&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable CRC. </p>

</div>
</div>
<a class="anchor" id="ga09a17cb2b8327cfeb22e0ae54f96f312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INITIAL_CRC_VAL&#160;&#160;&#160;0x4F4EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initial crc value. </p>

</div>
</div>
<a class="anchor" id="ga841cb3c466aac756464f315408a0e7bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_BITS_IN_BYTE&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 bits in a byte </p>

</div>
</div>
<a class="anchor" id="ga751759b2dc7ce3aa9ec903acab7e240b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define POLYNOM&#160;&#160;&#160;0x8005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Polynomial. </p>

</div>
</div>
<a class="anchor" id="ga708ab6017d3971d9f9c0bf052fcdfd2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_ALL_MASK&#160;&#160;&#160;0x0F0F0301U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All valid bit mask. </p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">XIpiPsu_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gaad130b0ac7cc7a948fa636e7a2000bed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_BUF_TYPE_MSG&#160;&#160;&#160;(0x001U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Message type buffer. </p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0b378b86976236e743f8a75ed9f8d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_BUF_TYPE_RESP&#160;&#160;&#160;(0x002U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Response buffer. </p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="gae0907003c35118f6135e65877227d15e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_BUFFER_OFFSET_GROUP&#160;&#160;&#160;(8U * 2U * 32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer offset for group. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2361ea49ab17d6cc10e53ea607a9e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_BUFFER_OFFSET_RESPONSE&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer offset for response. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b15715fa2640ed4fd66146d328bbbba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_BUFFER_OFFSET_TARGET&#160;&#160;&#160;(32U * 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer offset for target. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2919c49f2a05d552dedb148069e84045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_ClearInterruptStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                <a class="code" href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a>, \</div>
<div class="line">                ((Mask) &amp; <a class="code" href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a>));</div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga5c9abd1d0247d6b28268131d90b62a05"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a></div><div class="ttdeci">#define XIPIPSU_ISR_OFFSET</div><div class="ttdoc">Offset for ISR register. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:54</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga708ab6017d3971d9f9c0bf052fcdfd2f"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a></div><div class="ttdeci">#define XIPIPSU_ALL_MASK</div><div class="ttdoc">All valid bit mask. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:67</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga72bcaac2f32ad480f79204f868309c31"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a></div><div class="ttdeci">#define XIpiPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write a value into a register specified by base address and offset. </div><div class="ttdef"><b>Definition:</b> xipipsu.h:177</div></div>
</div><!-- fragment -->
<p>Clear the <em>STATUS REGISTER</em> of the current IPI instance. </p>
<p>The corresponding interrupt status for each bit set to 1 in <em>Mask</em>, will be cleared</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Mask</td><td>corresponding to the source CPU*</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function should be used after handling the IPI. Clearing the status will automatically clear the corresponding bit in OBSERVATION register of Source CPU C-style signature void <a class="el" href="group__ipipsu__v2__10.html#ga2919c49f2a05d552dedb148069e84045" title="Clear the STATUS REGISTER of the current IPI instance. ">XIpiPsu_ClearInterruptStatus(XIpiPsu *InstancePtr, u32 Mask)</a> </dd></dl>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>, and <a class="el" href="xipipsu__self__test__example_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>.</p>

</div>
</div>
<a class="anchor" id="gac57efc54862ee5bea23a3e217388a2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_CRC_ERROR&#160;&#160;&#160;(0xFL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC error occurred. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b65ba4c02df42fe764615f99546fa56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_CRC_INDEX&#160;&#160;&#160;(0x7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Index where the CRC is stored. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga21edd11331c715ee4b2c7a34471eac0d">XIpiPsu_WriteMessage()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b24a8f18c8abc17b7a26532da88cc7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_GetInterruptStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                <a class="code" href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a>)</div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga5c9abd1d0247d6b28268131d90b62a05"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a></div><div class="ttdeci">#define XIPIPSU_ISR_OFFSET</div><div class="ttdoc">Offset for ISR register. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:54</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_gac400a6861c1d0ee565ad5fac914a7220"><div class="ttname"><a href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a></div><div class="ttdeci">#define XIpiPsu_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the register specified by the base address and offset. </div><div class="ttdef"><b>Definition:</b> xipipsu.h:159</div></div>
</div><!-- fragment -->
<p>Get the <em>STATUS REGISTER</em> of the current IPI instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Interrupt Status register(ISR) contents </dd></dl>
<dl class="section note"><dt>Note</dt><dd>User needs to parse this 32-bit value to check the source CPU C-style signature u32 <a class="el" href="group__ipipsu__v2__10.html#ga5b24a8f18c8abc17b7a26532da88cc7e" title="Get the STATUS REGISTER of the current IPI instance. ">XIpiPsu_GetInterruptStatus(XIpiPsu *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a62cac5d53ded4028a5f1586e390645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_GetObsStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                <a class="code" href="group__ipipsu__v2__10.html#ga1ca8515703f72eb2194a408cfa5b4a18">XIPIPSU_OBS_OFFSET</a>)</div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga1ca8515703f72eb2194a408cfa5b4a18"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga1ca8515703f72eb2194a408cfa5b4a18">XIPIPSU_OBS_OFFSET</a></div><div class="ttdeci">#define XIPIPSU_OBS_OFFSET</div><div class="ttdoc">Offset for Observation register. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:53</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_gac400a6861c1d0ee565ad5fac914a7220"><div class="ttname"><a href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a></div><div class="ttdeci">#define XIpiPsu_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the register specified by the base address and offset. </div><div class="ttdef"><b>Definition:</b> xipipsu.h:159</div></div>
</div><!-- fragment -->
<p>Get the <em>OBSERVATION REGISTER</em> of the current IPI instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the Observation register(OBS) contents </dd></dl>
<dl class="section note"><dt>Note</dt><dd>User needs to parse this 32-bit value to check the status of individual CPUs C-style signature u32 <a class="el" href="group__ipipsu__v2__10.html#ga4a62cac5d53ded4028a5f1586e390645" title="Get the OBSERVATION REGISTER of the current IPI instance. ">XIpiPsu_GetObsStatus(XIpiPsu *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="gaf92686c675ebd6fe4efc7213c7f8f204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_HW_H_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; prevent circular inclusions </p>
<p>by using protection macros </p>

</div>
</div>
<a class="anchor" id="ga81c99cede6902a231b207281d9a6e212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_IDR_OFFSET&#160;&#160;&#160;0x1CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for Interrupt Disable Register. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">XIpiPsu_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gab20d7be8c5dd6ca941862eb1ff40289d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_IER_OFFSET&#160;&#160;&#160;0x18U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for Interrupt Enable Register. </p>

</div>
</div>
<a class="anchor" id="ga44ee4ca145f4adbe7584e6d9a08c4bdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_IMR_OFFSET&#160;&#160;&#160;0x14U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for Interrupt Mask Register. </p>

</div>
</div>
<a class="anchor" id="gad78cbbfba9e09be384e1fbe733f3dc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_InterruptDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                <a class="code" href="group__ipipsu__v2__10.html#ga81c99cede6902a231b207281d9a6e212">XIPIPSU_IDR_OFFSET</a>, \</div>
<div class="line">                ((Mask) &amp; <a class="code" href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a>));</div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga708ab6017d3971d9f9c0bf052fcdfd2f"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a></div><div class="ttdeci">#define XIPIPSU_ALL_MASK</div><div class="ttdoc">All valid bit mask. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:67</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga81c99cede6902a231b207281d9a6e212"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga81c99cede6902a231b207281d9a6e212">XIPIPSU_IDR_OFFSET</a></div><div class="ttdeci">#define XIPIPSU_IDR_OFFSET</div><div class="ttdoc">Offset for Interrupt Disable Register. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:57</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga72bcaac2f32ad480f79204f868309c31"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a></div><div class="ttdeci">#define XIpiPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write a value into a register specified by base address and offset. </div><div class="ttdef"><b>Definition:</b> xipipsu.h:177</div></div>
</div><!-- fragment -->
<p>Disable interrupts specified in <em>Mask</em>. </p>
<p>The corresponding interrupt for each bit set to 1 in <em>Mask</em>, will be disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Mask</td><td>contains a bit mask of interrupts to disable. The mask can be formed using a set of bitwise or'd values of individual CPU masks</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature void <a class="el" href="group__ipipsu__v2__10.html#gad78cbbfba9e09be384e1fbe733f3dc12" title="Disable interrupts specified in Mask. ">XIpiPsu_InterruptDisable(XIpiPsu *InstancePtr, u32 Mask)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="gaa4e2694e0d28168f195f87583a34190c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_InterruptEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                <a class="code" href="group__ipipsu__v2__10.html#gab20d7be8c5dd6ca941862eb1ff40289d">XIPIPSU_IER_OFFSET</a>, \</div>
<div class="line">                ((Mask) &amp; <a class="code" href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a>));</div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga708ab6017d3971d9f9c0bf052fcdfd2f"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a></div><div class="ttdeci">#define XIPIPSU_ALL_MASK</div><div class="ttdoc">All valid bit mask. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:67</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_gab20d7be8c5dd6ca941862eb1ff40289d"><div class="ttname"><a href="group__ipipsu__v2__10.html#gab20d7be8c5dd6ca941862eb1ff40289d">XIPIPSU_IER_OFFSET</a></div><div class="ttdeci">#define XIPIPSU_IER_OFFSET</div><div class="ttdoc">Offset for Interrupt Enable Register. </div><div class="ttdef"><b>Definition:</b> xipipsu_hw.h:56</div></div>
<div class="ttc" id="group__ipipsu__v2__10_html_ga72bcaac2f32ad480f79204f868309c31"><div class="ttname"><a href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a></div><div class="ttdeci">#define XIpiPsu_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write a value into a register specified by base address and offset. </div><div class="ttdef"><b>Definition:</b> xipipsu.h:177</div></div>
</div><!-- fragment -->
<p>Enable interrupts specified in <em>Mask</em>. </p>
<p>The corresponding interrupt for each bit set to 1 in <em>Mask</em>, will be enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Mask</td><td>contains a bit mask of interrupts to enable. The mask can be formed using a set of bitwise or'd values of individual CPU masks</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature void <a class="el" href="group__ipipsu__v2__10.html#gaa4e2694e0d28168f195f87583a34190c" title="Enable interrupts specified in Mask. ">XIpiPsu_InterruptEnable(XIpiPsu *InstancePtr, u32 Mask)</a> </dd></dl>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c9abd1d0247d6b28268131d90b62a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_ISR_OFFSET&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for ISR register. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">XIpiPsu_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gad6677575d97c6c8df0a1776fdbd94b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_MAX_BUFF_INDEX&#160;&#160;&#160;7U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Buffer Index. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6191e58907dea92be1f8fd83a2673be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_MAX_MSG_LEN&#160;&#160;&#160;<a class="el" href="group__ipipsu__v2__10.html#ga5989f697e24f79be32727d13ee3f4350">XIPIPSU_MSG_BUF_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum message length. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga21edd11331c715ee4b2c7a34471eac0d">XIpiPsu_WriteMessage()</a>.</p>

</div>
</div>
<a class="anchor" id="ga47ff7fda69269789f8a32d6be7357712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_MAX_TARGETS&#160;&#160;&#160;XPAR_XIPIPSU_NUM_TARGETS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of targets. </p>

</div>
</div>
<a class="anchor" id="ga5989f697e24f79be32727d13ee3f4350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_MSG_BUF_SIZE&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size in Words. </p>

</div>
</div>
<a class="anchor" id="ga7c62207cd1bb028fe62103eee40477f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_MSG_RAM_BASE&#160;&#160;&#160;0xFF990000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IPI Message RAM base address. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ca8515703f72eb2194a408cfa5b4a18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_OBS_OFFSET&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for Observation register. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga8153ea7257d7db9dd3f2ac0dd03e2ee2">XIpiPsu_PollForAck()</a>.</p>

</div>
</div>
<a class="anchor" id="gac400a6861c1d0ee565ad5fac914a7220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the register specified by the base address and offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the IPI instance </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the register relative to base</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value of the specified register </dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature u32 <a class="el" href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220" title="Read the register specified by the base address and offset. ">XIpiPsu_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga8153ea7257d7db9dd3f2ac0dd03e2ee2">XIpiPsu_PollForAck()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b5daa2f9a7fef0e3897606b491dafcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_TRIG_OFFSET&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset for Trigger register. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga8aa0005ec03abef3b3c1a506cb924e6e">XIpiPsu_TriggerIpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga60f742faef33529c730b02614441789b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIPIPSU_W0_TO_W6_SIZE&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the word 0 to word 6. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga21edd11331c715ee4b2c7a34471eac0d">XIpiPsu_WriteMessage()</a>.</p>

</div>
</div>
<a class="anchor" id="ga72bcaac2f32ad480f79204f868309c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIpiPsu_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a value into a register specified by base address and offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the IPI instance </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the register relative to base </td></tr>
    <tr><td class="paramname">Data</td><td>is a 32-bit value that is to be written into the specified register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature void <a class="el" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31" title="Write a value into a register specified by base address and offset. ">XIpiPsu_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga9c55b8deb0e6b0a4ff355ad3a74aa2f1">XIpiPsu_Reset()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga8aa0005ec03abef3b3c1a506cb924e6e">XIpiPsu_TriggerIpi()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga9fb4494480ae0079422956f2af1da357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XStatus XIpiPsu_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> *&#160;</td>
          <td class="paramname"><em>CfgPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>EffectiveAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the Instance pointer based on a given Config Pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on </td></tr>
    <tr><td class="paramname">CfgPtr</td><td>is the device configuration structure containing required hardware build data </td></tr>
    <tr><td class="paramname">EffectiveAddress</td><td>is the base address of the device. If address translation is not utilized, this parameter can be passed in using CfgPtr-&gt;Config.BaseAddress to specify the physical base address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>XST_SUCCESS if initialization was successful XST_FAILURE in case of failure </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a0d87ebd028051d4a05ab03410aadbc00">XIpiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_ipi_psu___config.html#a2057231c9bccf22dadbb50ae9ef93222">XIpiPsu_Config::BitMask</a>, <a class="el" href="struct_x_ipi_psu___target.html#ad8cf0011981eb538784e520195585e74">XIpiPsu_Target::BufferIndex</a>, <a class="el" href="struct_x_ipi_psu___config.html#a05cc5c627e65d8e37754913d0fc90470">XIpiPsu_Config::BufferIndex</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu___config.html#a1ff848d153b0a8d32fa5a04396e1a89a">XIpiPsu_Config::DeviceId</a>, <a class="el" href="struct_x_ipi_psu___config.html#a3382d79fc242c571c9649aa91629689f">XIpiPsu_Config::IntId</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="struct_x_ipi_psu___target.html#a4ac80767ed4dcfd90d9a02db6a2a8eb4">XIpiPsu_Target::Mask</a>, <a class="el" href="struct_x_ipi_psu___config.html#a8df4537dada42c7a73d1072ad59d2626">XIpiPsu_Config::TargetCount</a>, and <a class="el" href="struct_x_ipi_psu___config.html#af7eb9b8148ebf278905b19dbd404b727">XIpiPsu_Config::TargetList</a>.</p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ga09ecec5ff12505d68ceebf1914b8b30f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 * XIpiPsu_GetBufferAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>SrcCpuMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DestCpuMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>BufferType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Buffer Address for a given pair of CPUs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
    <tr><td class="paramname">SrcCpuMask</td><td>is the Mask for Source CPU </td></tr>
    <tr><td class="paramname">DestCpuMask</td><td>is the Mask for Destination CPU </td></tr>
    <tr><td class="paramname">BufferType</td><td>is either XIPIPSU_BUF_TYPE_MSG or XIPIPSU_BUF_TYPE_RESP</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Valid Buffer Address if no error NULL if an error occurred in calculating Address </dd></dl>

<p>References <a class="el" href="group__ipipsu__v2__10.html#gaad130b0ac7cc7a948fa636e7a2000bed">XIPIPSU_BUF_TYPE_MSG</a>, <a class="el" href="group__ipipsu__v2__10.html#gad0b378b86976236e743f8a75ed9f8d8d">XIPIPSU_BUF_TYPE_RESP</a>, <a class="el" href="group__ipipsu__v2__10.html#gae0907003c35118f6135e65877227d15e">XIPIPSU_BUFFER_OFFSET_GROUP</a>, <a class="el" href="group__ipipsu__v2__10.html#gaf2361ea49ab17d6cc10e53ea607a9e9f">XIPIPSU_BUFFER_OFFSET_RESPONSE</a>, <a class="el" href="group__ipipsu__v2__10.html#ga1b15715fa2640ed4fd66146d328bbbba">XIPIPSU_BUFFER_OFFSET_TARGET</a>, <a class="el" href="group__ipipsu__v2__10.html#gad6677575d97c6c8df0a1776fdbd94b7e">XIPIPSU_MAX_BUFF_INDEX</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga7c62207cd1bb028fe62103eee40477f2">XIPIPSU_MSG_RAM_BASE</a>.</p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#ga64113249dac23760b5cc0e9d038f8361">XIpiPsu_ReadMessage()</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga21edd11331c715ee4b2c7a34471eac0d">XIpiPsu_WriteMessage()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaafe5e7a11e3d1fdd01a255521332272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> * XIpiPsu_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the configuration found or NULL if the specified device ID was not found. See <a class="el" href="xipipsu_8h.html">xipipsu.h</a> for the definition of <a class="el" href="struct_x_ipi_psu___config.html" title="This typedef contains configuration information for the device. ">XIpiPsu_Config</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__ipipsu__v2__10.html#gaf954c1864f8c4c66c0a887d8868cbc3e">XIpiPsu_ConfigTable</a>.</p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8153ea7257d7db9dd3f2ac0dd03e2ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XStatus XIpiPsu_PollForAck </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DestCpuMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>TimeOutCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Poll for an acknowledgement using Observation Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
    <tr><td class="paramname">DestCpuMask</td><td>is the Mask of the destination CPU from which ACK is expected </td></tr>
    <tr><td class="paramname">TimeOutCount</td><td>is the Count after which the routines returns failure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>XST_SUCCESS if successful XST_FAILURE if a timeout occurred </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a0d87ebd028051d4a05ab03410aadbc00">XIpiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="group__ipipsu__v2__10.html#ga1ca8515703f72eb2194a408cfa5b4a18">XIPIPSU_OBS_OFFSET</a>, and <a class="el" href="group__ipipsu__v2__10.html#gac400a6861c1d0ee565ad5fac914a7220">XIpiPsu_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga64113249dac23760b5cc0e9d038f8361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XStatus XIpiPsu_ReadMessage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>SrcCpuMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>MsgPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>MsgLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>BufferType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read an Incoming Message from a Source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
    <tr><td class="paramname">SrcCpuMask</td><td>is the Device Mask for the CPU which has sent the message </td></tr>
    <tr><td class="paramname">MsgPtr</td><td>is the pointer to Buffer to which the read message needs to be stored </td></tr>
    <tr><td class="paramname">MsgLength</td><td>is the length of the buffer/message </td></tr>
    <tr><td class="paramname">BufferType</td><td>is the type of buffer (XIPIPSU_BUF_TYPE_MSG or XIPIPSU_BUF_TYPE_RESP)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>XST_SUCCESS if successful XST_FAILURE if an error occurred </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a2057231c9bccf22dadbb50ae9ef93222">XIpiPsu_Config::BitMask</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="group__ipipsu__v2__10.html#gac57efc54862ee5bea23a3e217388a2dc">XIPIPSU_CRC_ERROR</a>, <a class="el" href="group__ipipsu__v2__10.html#ga0b65ba4c02df42fe764615f99546fa56">XIPIPSU_CRC_INDEX</a>, <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>, <a class="el" href="group__ipipsu__v2__10.html#ga6191e58907dea92be1f8fd83a2673be8">XIPIPSU_MAX_MSG_LEN</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga60f742faef33529c730b02614441789b">XIPIPSU_W0_TO_W6_SIZE</a>.</p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c55b8deb0e6b0a4ff355ad3a74aa2f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XIpiPsu_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the given IPI register set. </p>
<pre class="fragment">    This function can be called to disable the IPIs from all
    the sources and clear any pending IPIs in status register
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a0d87ebd028051d4a05ab03410aadbc00">XIpiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="group__ipipsu__v2__10.html#ga708ab6017d3971d9f9c0bf052fcdfd2f">XIPIPSU_ALL_MASK</a>, <a class="el" href="group__ipipsu__v2__10.html#ga81c99cede6902a231b207281d9a6e212">XIPIPSU_IDR_OFFSET</a>, <a class="el" href="group__ipipsu__v2__10.html#ga5c9abd1d0247d6b28268131d90b62a05">XIPIPSU_ISR_OFFSET</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gab4466706c8ede1b9b6e5b592a075afa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XIpiPsu_SetConfigTable </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DeviceId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigTblPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to set up the configuration for. </td></tr>
    <tr><td class="paramname">ConfigTblPtr</td><td>is the device configuration structure containing required hardware build data</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the device configuration for the specified device ID. See <a class="el" href="xipipsu_8h.html">xipipsu.h</a> for the definition of <a class="el" href="struct_x_ipi_psu___config.html" title="This typedef contains configuration information for the device. ">XIpiPsu_Config</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This is for safety use case where in this function has to be called before CfgInitialize. So that driver will be initialized with the provided configuration. For non-safe use cases, this is not needed. </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a0d87ebd028051d4a05ab03410aadbc00">XIpiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_ipi_psu___config.html#a2057231c9bccf22dadbb50ae9ef93222">XIpiPsu_Config::BitMask</a>, <a class="el" href="struct_x_ipi_psu___config.html#a05cc5c627e65d8e37754913d0fc90470">XIpiPsu_Config::BufferIndex</a>, <a class="el" href="struct_x_ipi_psu___config.html#a3382d79fc242c571c9649aa91629689f">XIpiPsu_Config::IntId</a>, and <a class="el" href="group__ipipsu__v2__10.html#gaf954c1864f8c4c66c0a887d8868cbc3e">XIpiPsu_ConfigTable</a>.</p>

</div>
</div>
<a class="anchor" id="ga8aa0005ec03abef3b3c1a506cb924e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XStatus XIpiPsu_TriggerIpi </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DestCpuMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger an IPI to a Destination CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
    <tr><td class="paramname">DestCpuMask</td><td>is the Mask of the CPU to which IPI is to be triggered</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>XST_SUCCESS if successful XST_FAILURE if an error occurred </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a0d87ebd028051d4a05ab03410aadbc00">XIpiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="group__ipipsu__v2__10.html#ga7b5daa2f9a7fef0e3897606b491dafcc">XIPIPSU_TRIG_OFFSET</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga72bcaac2f32ad480f79204f868309c31">XIpiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga21edd11331c715ee4b2c7a34471eac0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XStatus XIpiPsu_WriteMessage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_ipi_psu.html">XIpiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DestCpuMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>MsgPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>MsgLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>BufferType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send a Message to Destination. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the pointer to current IPI instance </td></tr>
    <tr><td class="paramname">DestCpuMask</td><td>is the Device Mask for the destination CPU </td></tr>
    <tr><td class="paramname">MsgPtr</td><td>is the pointer to Buffer which contains the message to be sent </td></tr>
    <tr><td class="paramname">MsgLength</td><td>is the length of the buffer/message </td></tr>
    <tr><td class="paramname">BufferType</td><td>is the type of buffer (XIPIPSU_BUF_TYPE_MSG or XIPIPSU_BUF_TYPE_RESP)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>XST_SUCCESS if successful XST_FAILURE if an error occurred </dd></dl>

<p>References <a class="el" href="struct_x_ipi_psu___config.html#a2057231c9bccf22dadbb50ae9ef93222">XIpiPsu_Config::BitMask</a>, <a class="el" href="struct_x_ipi_psu.html#ad9074c920ef0af4db9ea831e463d65ad">XIpiPsu::Config</a>, <a class="el" href="struct_x_ipi_psu.html#adefbfd74e9c2ee38710b9ed805504a68">XIpiPsu::IsReady</a>, <a class="el" href="group__ipipsu__v2__10.html#ga0b65ba4c02df42fe764615f99546fa56">XIPIPSU_CRC_INDEX</a>, <a class="el" href="group__ipipsu__v2__10.html#ga09ecec5ff12505d68ceebf1914b8b30f">XIpiPsu_GetBufferAddress()</a>, <a class="el" href="group__ipipsu__v2__10.html#ga6191e58907dea92be1f8fd83a2673be8">XIPIPSU_MAX_MSG_LEN</a>, and <a class="el" href="group__ipipsu__v2__10.html#ga60f742faef33529c730b02614441789b">XIPIPSU_W0_TO_W6_SIZE</a>.</p>

<p>Referenced by <a class="el" href="xipipsu__self__test__example_8c.html#a2dc7058c8f10506fd4279462d399d33a">IpiIntrHandler()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gaf954c1864f8c4c66c0a887d8868cbc3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_ipi_psu___config.html">XIpiPsu_Config</a> XIpiPsu_ConfigTable[XPAR_XIPIPSU_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The IPIPSU configuration table, sized by the number of instances defined in xparameters.h. </p>

<p>Referenced by <a class="el" href="group__ipipsu__v2__10.html#gaaafe5e7a11e3d1fdd01a255521332272">XIpiPsu_LookupConfig()</a>, and <a class="el" href="group__ipipsu__v2__10.html#gab4466706c8ede1b9b6e5b592a075afa7">XIpiPsu_SetConfigTable()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
