From cf7d7ebfcbafabdf715d272feb73a6385aa62d9e Mon Sep 17 00:00:00 2001
From: dkl <dkl@rock-chips.com>
Date: Tue, 1 Apr 2014 16:05:27 +0800
Subject: [PATCH] clk: rockchip: rk3288: fix i2s clk gate

---
 arch/arm/boot/dts/rk3288-clocks.dtsi | 2 +-
 arch/arm/boot/dts/rk3288.dtsi        | 4 ++--
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/rk3288-clocks.dtsi b/arch/arm/boot/dts/rk3288-clocks.dtsi
index 8f36c83f9e05..986db63a99d4 100755
--- a/arch/arm/boot/dts/rk3288-clocks.dtsi
+++ b/arch/arm/boot/dts/rk3288-clocks.dtsi
@@ -2167,7 +2167,7 @@
 
 					clock-output-names =
 						"clk_i2s_out",		"clk_i2s_pll",
-						"i2s_frac",		"g_clk_i2s",
+						"i2s_frac",		"clk_i2s",
 
 						"spdif_div",		"spdif_frac",
 						"clk_spdif",		"spdif_8ch_div",
diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 749b814e18f3..cb6cb17bbcfc 100755
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -755,8 +755,8 @@
 		compatible = "rockchip-i2s";
 		reg = <0xff890000 0x10000>;
 		i2s-id = <0>;
-		clocks = <&clk_i2s>, <&clk_i2s_out>;
-		clock-names = "i2s_clk","i2s_mclk";
+		clocks = <&clk_i2s>, <&clk_i2s_out>, <&clk_gates10 8>;
+		clock-names = "i2s_clk","i2s_mclk", "i2s_hclk";
 		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
 		dmas = <&pdma0 0>,
 			<&pdma0 1>;
-- 
2.35.3

