$date
	Thu Sep 22 09:03:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module a1 $end
$var wire 1 # carryin $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " carryout $end
$var wire 3 ) c [3:1] $end
$var wire 4 * Y [3:0] $end
$scope module stage0 $end
$var wire 1 # Cin $end
$var wire 1 + Cout $end
$var wire 1 , s $end
$var wire 1 - x $end
$var wire 1 . y $end
$upscope $end
$scope module stage1 $end
$var wire 1 / Cin $end
$var wire 1 0 Cout $end
$var wire 1 1 s $end
$var wire 1 2 x $end
$var wire 1 3 y $end
$upscope $end
$scope module stage2 $end
$var wire 1 4 Cin $end
$var wire 1 5 Cout $end
$var wire 1 6 s $end
$var wire 1 7 x $end
$var wire 1 8 y $end
$upscope $end
$scope module stage3 $end
$var wire 1 9 Cin $end
$var wire 1 " Cout $end
$var wire 1 : s $end
$var wire 1 ; x $end
$var wire 1 < y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
1;
1:
09
08
07
16
05
14
13
12
01
10
0/
0.
0-
0,
0+
b10 *
b10 )
b1100 (
b10 '
b1010 &
b10 %
b1010 $
0#
0"
b1100 !
$end
#20
14
06
1/
10
19
1"
1+
01
b111 )
15
1:
0.
03
08
1<
1-
17
b1000 *
b1000 !
b1000 (
0,
b111 %
b111 '
b1111 $
b1111 &
1#
#40
