#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000000000107d5b0 .scope module, "ahb_slave_calc_tb" "ahb_slave_calc_tb" 2 3;
 .timescale -9 -9;
P_0000000001090c30 .param/l "BUSY" 0 2 25, C4<01>;
P_0000000001090c68 .param/l "ERROR" 0 2 31, C4<01>;
P_0000000001090ca0 .param/l "IDLE" 0 2 24, C4<00>;
P_0000000001090cd8 .param/l "INCR" 0 2 37, C4<001>;
P_0000000001090d10 .param/l "INCR16" 0 2 44, C4<111>;
P_0000000001090d48 .param/l "INCR4" 0 2 39, C4<011>;
P_0000000001090d80 .param/l "INCR8" 0 2 41, C4<101>;
P_0000000001090db8 .param/l "NONSEQ" 0 2 26, C4<10>;
P_0000000001090df0 .param/l "OKAY" 0 2 30, C4<00>;
P_0000000001090e28 .param/l "RETRY" 0 2 32, C4<10>;
P_0000000001090e60 .param/l "SEQ" 0 2 27, C4<11>;
P_0000000001090e98 .param/l "SINGLE" 0 2 36, C4<000>;
P_0000000001090ed0 .param/l "SPLIT" 0 2 33, C4<11>;
P_0000000001090f08 .param/l "WRAP16" 0 2 43, C4<110>;
P_0000000001090f40 .param/l "WRAP4" 0 2 38, C4<010>;
P_0000000001090f78 .param/l "WRAP8" 0 2 40, C4<100>;
v0000000001107510_0 .var "haddr", 31 0;
v0000000001106cf0_0 .var "hburst", 2 0;
v0000000001106890_0 .var "hclk", 0 0;
v0000000001107b50_0 .var "hmaster", 3 0;
v00000000011070b0_0 .var "hmastlock", 0 0;
v0000000001106930_0 .net "hrdata", 31 0, v00000000010700a0_0;  1 drivers
L_00000000014f0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000011069d0_0 .net "hready", 0 0, L_00000000014f0088;  1 drivers
v0000000001107650_0 .var "hresetn", 0 0;
L_00000000014f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001106c50_0 .net "hresp", 1 0, L_00000000014f00d0;  1 drivers
v0000000001107970_0 .var "hsel", 0 0;
v0000000001106e30_0 .var "hsize", 2 0;
o00000000010ae158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000001107830_0 .net "hsplit", 15 0, o00000000010ae158;  0 drivers
v00000000011078d0_0 .var "htrans", 1 0;
v0000000001107a10_0 .var "hwdata", 31 0;
v0000000001107ab0_0 .var "hwrite", 0 0;
v0000000001107bf0_0 .net "operate_res", 31 0, v0000000001070960_0;  1 drivers
v0000000001107c90_0 .var "read_data", 31 0;
S_000000000107d740 .scope module, "ahb_calc_top_u1" "ahb_calc_top" 2 144, 3 4 0, S_000000000107d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hclk_i";
    .port_info 1 /INPUT 1 "hresetn_i";
    .port_info 2 /INPUT 1 "hsel_i";
    .port_info 3 /INPUT 32 "haddr_i";
    .port_info 4 /INPUT 1 "hwrite_i";
    .port_info 5 /INPUT 2 "htrans_i";
    .port_info 6 /INPUT 3 "hsize_i";
    .port_info 7 /INPUT 3 "hburst_i";
    .port_info 8 /INPUT 32 "hwdata_i";
    .port_info 9 /INPUT 4 "hmaster_i";
    .port_info 10 /INPUT 1 "hmastlock_i";
    .port_info 11 /OUTPUT 32 "hrdata_o";
    .port_info 12 /OUTPUT 1 "hready_o";
    .port_info 13 /OUTPUT 2 "hresp_o";
    .port_info 14 /OUTPUT 16 "hsplit_o";
    .port_info 15 /OUTPUT 32 "operate_res";
v00000000011075b0_0 .net "enable", 0 0, L_00000000010939c0;  1 drivers
v0000000001107f10_0 .net "haddr_i", 31 0, v0000000001107510_0;  1 drivers
v0000000001107fb0_0 .net "hburst_i", 2 0, v0000000001106cf0_0;  1 drivers
v0000000001106d90_0 .net "hclk_i", 0 0, v0000000001106890_0;  1 drivers
v00000000011082d0_0 .net "hmaster_i", 3 0, v0000000001107b50_0;  1 drivers
v00000000011071f0_0 .net "hmastlock_i", 0 0, v00000000011070b0_0;  1 drivers
v0000000001108050_0 .net "hrdata_o", 31 0, v00000000010700a0_0;  alias, 1 drivers
v0000000001106f70_0 .net "hready_o", 0 0, L_00000000014f0088;  alias, 1 drivers
v0000000001106a70_0 .net "hresetn_i", 0 0, v0000000001107650_0;  1 drivers
v00000000011080f0_0 .net "hresp_o", 1 0, L_00000000014f00d0;  alias, 1 drivers
v0000000001107330_0 .net "hsel_i", 0 0, v0000000001107970_0;  1 drivers
v0000000001108190_0 .net "hsize_i", 2 0, v0000000001106e30_0;  1 drivers
v0000000001108230_0 .net "hsplit_o", 15 0, o00000000010ae158;  alias, 0 drivers
v0000000001108410_0 .net "htrans_i", 1 0, v00000000011078d0_0;  1 drivers
v00000000011076f0_0 .net "hwdata_i", 31 0, v0000000001107a10_0;  1 drivers
v0000000001106b10_0 .net "hwrite_i", 0 0, v0000000001107ab0_0;  1 drivers
v00000000011084b0_0 .net "opcode", 1 0, L_0000000001093cd0;  1 drivers
v0000000001107790_0 .net "operate_a", 15 0, L_00000000010931e0;  1 drivers
v0000000001106bb0_0 .net "operate_b", 15 0, L_0000000001093aa0;  1 drivers
v00000000011085f0_0 .net "operate_res", 31 0, v0000000001070960_0;  alias, 1 drivers
S_000000000107d8d0 .scope module, "ahb_slave_calc_u1" "ahb_slave_calc" 3 61, 4 1 0, S_000000000107d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable_i";
    .port_info 1 /INPUT 2 "opcode_i";
    .port_info 2 /INPUT 16 "operate_a_i";
    .port_info 3 /INPUT 16 "operate_b_i";
    .port_info 4 /OUTPUT 32 "operate_res_o";
P_0000000001071d50 .param/l "OPCODE_ADD" 0 4 11, C4<00>;
P_0000000001071d88 .param/l "OPCODE_DIV" 0 4 14, C4<11>;
P_0000000001071dc0 .param/l "OPCODE_MUL" 0 4 13, C4<10>;
P_0000000001071df8 .param/l "OPCODE_SUB" 0 4 12, C4<01>;
P_0000000001071e30 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v00000000010710e0_0 .net "enable_i", 0 0, L_00000000010939c0;  alias, 1 drivers
v0000000001070fa0_0 .net "opcode_i", 1 0, L_0000000001093cd0;  alias, 1 drivers
v000000000106fba0_0 .net "operate_a_i", 15 0, L_00000000010931e0;  alias, 1 drivers
v00000000010714a0_0 .net "operate_b_i", 15 0, L_0000000001093aa0;  alias, 1 drivers
v0000000001070960_0 .var "operate_res_o", 31 0;
E_00000000010ab140 .event edge, v00000000010710e0_0, v0000000001070fa0_0, v000000000106fba0_0, v00000000010714a0_0;
S_0000000001042ce0 .scope module, "ahb_slave_if_u1" "ahb_slave_if" 3 37, 5 1 0, S_000000000107d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hclk_i";
    .port_info 1 /INPUT 1 "hresetn_i";
    .port_info 2 /INPUT 1 "hsel_i";
    .port_info 3 /INPUT 32 "haddr_i";
    .port_info 4 /INPUT 1 "hwrite_i";
    .port_info 5 /INPUT 2 "htrans_i";
    .port_info 6 /INPUT 3 "hsize_i";
    .port_info 7 /INPUT 3 "hburst_i";
    .port_info 8 /INPUT 32 "hwdata_i";
    .port_info 9 /INPUT 4 "hmaster_i";
    .port_info 10 /INPUT 1 "hmastlock_i";
    .port_info 11 /OUTPUT 32 "hrdata_o";
    .port_info 12 /OUTPUT 1 "hready_o";
    .port_info 13 /OUTPUT 2 "hresp_o";
    .port_info 14 /OUTPUT 16 "hsplit_o";
    .port_info 15 /OUTPUT 1 "enable_o";
    .port_info 16 /OUTPUT 2 "opcode_o";
    .port_info 17 /OUTPUT 16 "operate_a_o";
    .port_info 18 /OUTPUT 16 "operate_b_o";
P_0000000001072410 .param/l "BUSY" 0 5 32, C4<01>;
P_0000000001072448 .param/l "IDLE" 0 5 31, C4<00>;
P_0000000001072480 .param/l "NONSEQ" 0 5 33, C4<10>;
P_00000000010724b8 .param/l "SEQ" 0 5 34, C4<11>;
P_00000000010724f0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
L_0000000001093fe0 .functor AND 1, v0000000001107970_0, v0000000001107ab0_0, C4<1>, C4<1>;
L_0000000001094050 .functor AND 1, L_0000000001093fe0, L_000000000106fec0, C4<1>, C4<1>;
L_0000000001093b10 .functor OR 1, L_0000000001094050, L_000000000110b540, C4<0>, C4<0>;
L_0000000001093410 .functor AND 1, v0000000001107970_0, L_000000000110af00, C4<1>, C4<1>;
L_0000000001093b80 .functor OR 1, L_000000000110aa00, L_000000000110a3c0, C4<0>, C4<0>;
L_0000000001093bf0 .functor AND 1, L_0000000001093410, L_0000000001093b80, C4<1>, C4<1>;
L_00000000010939c0 .functor BUFZ 1, v0000000001071400_0, C4<0>, C4<0>, C4<0>;
L_0000000001093cd0 .functor BUFZ 2, v00000000011073d0_0, C4<00>, C4<00>, C4<00>;
L_00000000010931e0 .functor BUFZ 16, v0000000001107e70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000000001093aa0 .functor BUFZ 16, v0000000001106ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000001071040_0 .net *"_ivl_11", 0 0, L_0000000001094050;  1 drivers
L_00000000014f0160 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000000001070280_0 .net/2u *"_ivl_12", 1 0, L_00000000014f0160;  1 drivers
v0000000001070a00_0 .net *"_ivl_14", 0 0, L_000000000110b540;  1 drivers
v00000000010706e0_0 .net *"_ivl_19", 0 0, L_000000000110af00;  1 drivers
v000000000106ff60_0 .net *"_ivl_21", 0 0, L_0000000001093410;  1 drivers
L_00000000014f01a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000001070aa0_0 .net/2u *"_ivl_22", 1 0, L_00000000014f01a8;  1 drivers
v000000000106fe20_0 .net *"_ivl_24", 0 0, L_000000000110aa00;  1 drivers
L_00000000014f01f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000000001071860_0 .net/2u *"_ivl_26", 1 0, L_00000000014f01f0;  1 drivers
v0000000001070d20_0 .net *"_ivl_28", 0 0, L_000000000110a3c0;  1 drivers
v0000000001071180_0 .net *"_ivl_31", 0 0, L_0000000001093b80;  1 drivers
v0000000001071220_0 .net *"_ivl_5", 0 0, L_0000000001093fe0;  1 drivers
L_00000000014f0118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000001070000_0 .net/2u *"_ivl_6", 1 0, L_00000000014f0118;  1 drivers
v00000000010717c0_0 .net *"_ivl_8", 0 0, L_000000000106fec0;  1 drivers
v00000000010712c0_0 .net "enable_o", 0 0, L_00000000010939c0;  alias, 1 drivers
v0000000001071400_0 .var "enable_r", 0 0;
v000000000106fb00_0 .net "haddr_i", 31 0, v0000000001107510_0;  alias, 1 drivers
v0000000001070460_0 .var "haddr_r", 31 0;
v0000000001070320_0 .net "hburst_i", 2 0, v0000000001106cf0_0;  alias, 1 drivers
v0000000001070820_0 .var "hburst_r", 2 0;
v0000000001070500_0 .net "hclk_i", 0 0, v0000000001106890_0;  alias, 1 drivers
v0000000001070780_0 .net "hmaster_i", 3 0, v0000000001107b50_0;  alias, 1 drivers
v00000000010708c0_0 .net "hmastlock_i", 0 0, v00000000011070b0_0;  alias, 1 drivers
v00000000010700a0_0 .var "hrdata_o", 31 0;
v00000000010715e0_0 .net "hread", 0 0, L_0000000001093bf0;  1 drivers
v0000000001071680_0 .net "hready_o", 0 0, L_00000000014f0088;  alias, 1 drivers
v000000000106fc40_0 .net "hresetn_i", 0 0, v0000000001107650_0;  alias, 1 drivers
v000000000106fce0_0 .net "hresp_o", 1 0, L_00000000014f00d0;  alias, 1 drivers
v000000000106fd80_0 .net "hsel_i", 0 0, v0000000001107970_0;  alias, 1 drivers
v0000000001070140_0 .net "hsize_i", 2 0, v0000000001106e30_0;  alias, 1 drivers
v00000000010701e0_0 .var "hsize_r", 2 0;
v00000000011a83f0_0 .net "hsplit_o", 15 0, o00000000010ae158;  alias, 0 drivers
v00000000011a8670_0 .net "htrans_i", 1 0, v00000000011078d0_0;  alias, 1 drivers
v00000000011a8710_0 .var "htrans_r", 1 0;
v00000000011a87b0_0 .net "hwdata_i", 31 0, v0000000001107a10_0;  alias, 1 drivers
v00000000011a8850_0 .net "hwrite", 0 0, L_0000000001093b10;  1 drivers
v0000000001108550_0 .net "hwrite_i", 0 0, v0000000001107ab0_0;  alias, 1 drivers
v0000000001107d30_0 .var "hwrite_r", 0 0;
v0000000001107150_0 .net "opcode_o", 1 0, L_0000000001093cd0;  alias, 1 drivers
v00000000011073d0_0 .var "opcode_r", 1 0;
v0000000001108370_0 .net "operate_a_o", 15 0, L_00000000010931e0;  alias, 1 drivers
v0000000001107e70_0 .var "operate_a_r", 15 0;
v0000000001107dd0_0 .net "operate_b_o", 15 0, L_0000000001093aa0;  alias, 1 drivers
v0000000001106ed0_0 .var "operate_b_r", 15 0;
E_00000000010aad40/0 .event negedge, v000000000106fc40_0;
E_00000000010aad40/1 .event posedge, v0000000001070500_0;
E_00000000010aad40 .event/or E_00000000010aad40/0, E_00000000010aad40/1;
L_000000000106fec0 .cmp/eq 2, v00000000011078d0_0, L_00000000014f0118;
L_000000000110b540 .cmp/eq 2, v00000000011078d0_0, L_00000000014f0160;
L_000000000110af00 .reduce/nor v0000000001107ab0_0;
L_000000000110aa00 .cmp/eq 2, v00000000011078d0_0, L_00000000014f01a8;
L_000000000110a3c0 .cmp/eq 2, v00000000011078d0_0, L_00000000014f01f0;
S_0000000001108850 .scope task, "ahb_read" "ahb_read" 2 69, 2 69 0, S_000000000107d5b0;
 .timescale -9 -9;
v0000000001108690_0 .var "addr", 31 0;
v0000000001107010_0 .var "data", 31 0;
E_00000000010aa7c0 .event posedge, v0000000001070500_0;
TD_ahb_slave_calc_tb.ahb_read ;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001107650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001107970_0, 0, 1;
    %load/vec4 v0000000001108690_0;
    %store/vec4 v0000000001107510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001107ab0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000011078d0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001106e30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001106cf0_0, 0, 3;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %load/vec4 v0000000001106930_0;
    %store/vec4 v0000000001107010_0, 0, 32;
    %end;
S_00000000011089e0 .scope task, "ahb_write" "ahb_write" 2 50, 2 50 0, S_000000000107d5b0;
 .timescale -9 -9;
v0000000001107470_0 .var "addr", 31 0;
v0000000001108730_0 .var "data", 31 0;
TD_ahb_slave_calc_tb.ahb_write ;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001107650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001107970_0, 0, 1;
    %load/vec4 v0000000001107470_0;
    %store/vec4 v0000000001107510_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001107ab0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000011078d0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001106e30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001106cf0_0, 0, 3;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %load/vec4 v0000000001108730_0;
    %store/vec4 v0000000001107a10_0, 0, 32;
    %end;
    .scope S_0000000001042ce0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001107e70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001106ed0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0000000001042ce0;
T_3 ;
    %wait E_00000000010aad40;
    %load/vec4 v000000000106fc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001107d30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011a8710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000010701e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001070820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001070460_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000106fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000001108550_0;
    %assign/vec4 v0000000001107d30_0, 0;
    %load/vec4 v00000000011a8670_0;
    %assign/vec4 v00000000011a8710_0, 0;
    %load/vec4 v0000000001070140_0;
    %assign/vec4 v00000000010701e0_0, 0;
    %load/vec4 v0000000001070320_0;
    %assign/vec4 v0000000001070820_0, 0;
    %load/vec4 v000000000106fb00_0;
    %assign/vec4 v0000000001070460_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001107d30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011a8710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000010701e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001070820_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001042ce0;
T_4 ;
    %wait E_00000000010aad40;
    %load/vec4 v000000000106fc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001071400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011073d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001107e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001107e70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000011a8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000001070460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000000011a87b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000001071400_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000000011a87b0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v00000000011073d0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000000011a87b0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000001107e70_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v00000000011a87b0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000001106ed0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010715e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000000001070460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000001071400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010700a0_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v00000000011073d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010700a0_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000001107e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010700a0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000001106ed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000010700a0_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010700a0_0, 0, 32;
T_4.10 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000107d8d0;
T_5 ;
    %wait E_00000000010ab140;
    %load/vec4 v00000000010710e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000001070fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000000000106fba0_0;
    %pad/u 32;
    %load/vec4 v00000000010714a0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000001070960_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000000000106fba0_0;
    %pad/u 32;
    %load/vec4 v00000000010714a0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0000000001070960_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000000000106fba0_0;
    %pad/u 32;
    %load/vec4 v00000000010714a0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0000000001070960_0, 0, 32;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000000000106fba0_0;
    %pad/u 32;
    %load/vec4 v00000000010714a0_0;
    %pad/u 32;
    %div;
    %store/vec4 v0000000001070960_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001070960_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000107d5b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001106890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001107c90_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_000000000107d5b0;
T_7 ;
    %delay 10, 0;
    %load/vec4 v0000000001106890_0;
    %inv;
    %store/vec4 v0000000001106890_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000107d5b0;
T_8 ;
    %vpi_call 2 97 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000107d5b0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000107d5b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001107650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001107970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001107510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001107ab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000011078d0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001106e30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001106cf0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001107a10_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001107b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011070b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000000000107d5b0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001107470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001108730_0, 0, 32;
    %fork TD_ahb_slave_calc_tb.ahb_write, S_00000000011089e0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001107470_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000001108730_0, 0, 32;
    %fork TD_ahb_slave_calc_tb.ahb_write, S_00000000011089e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001107470_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000001108730_0, 0, 32;
    %fork TD_ahb_slave_calc_tb.ahb_write, S_00000000011089e0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000001107470_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001108730_0, 0, 32;
    %fork TD_ahb_slave_calc_tb.ahb_write, S_00000000011089e0;
    %join;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %vpi_call 2 132 "$display", "%h * %h = %h\012", 32'sb00000000000000000000000000000011, 32'sb00000000000000000000000000000100, v0000000001107bf0_0 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001108690_0, 0, 32;
    %fork TD_ahb_slave_calc_tb.ahb_read, S_0000000001108850;
    %join;
    %load/vec4 v0000000001107010_0;
    %store/vec4 v0000000001107c90_0, 0, 32;
    %wait E_00000000010aa7c0;
    %delay 1, 0;
    %vpi_call 2 139 "$display", "opa:%h\012", v0000000001107c90_0 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "C:\Users\Administrator\Desktop\SoC\design\ahb_slave_demo\tb\ahb_slave_calc_tb2.v";
    "C:\Users\Administrator\Desktop\SoC\design\ahb_slave_demo\rtl\ahb_calc_top.v";
    "C:\Users\Administrator\Desktop\SoC\design\ahb_slave_demo\rtl\ahb_slave_calc.v";
    "C:\Users\Administrator\Desktop\SoC\design\ahb_slave_demo\rtl\ahb_slave_if.v";
