$date
	Sun Oct 23 04:43:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427115
b11100 !
1"
#427118
b11100 &
b11100 %
1$
#427119
0"
#427122
b1110 &
b1110 %
#427126
b111 &
b111 %
#427130
b10110 &
b10110 %
#427134
b1011 &
b1011 %
#427138
b100010 &
b100010 %
#427142
b10001 &
b10001 %
#427146
b110100 &
b110100 %
#427150
b11010 &
b11010 %
#427154
b1101 &
b1101 %
#427158
b101000 &
b101000 %
#427162
b10100 &
b10100 %
#427166
b1010 &
b1010 %
#427170
b101 &
b101 %
#427174
b10000 &
b10000 %
#427178
b1000 &
b1000 %
#427182
b100 &
b100 %
#427186
b10 &
b10 %
#427190
b1 &
1#
b1 %
#427194
b0 &
b0 %
0#
0$
#1427105
b11000 !
1"
#1427106
b11000 &
b11000 %
1$
#1427107
0"
#1427110
b1100 &
b1100 %
#1427114
b110 &
b110 %
#1427118
b11 &
b11 %
#1427122
b1010 &
b1010 %
#1427126
b101 &
b101 %
#1427130
b10000 &
b10000 %
#1427134
b1000 &
b1000 %
#1427138
b100 &
b100 %
#1427142
b10 &
b10 %
#1427146
b1 &
b1 %
1#
#1427150
b0 &
0#
b0 %
0$
#2501735
b10101 !
1"
#2501738
b10101 &
b10101 %
1$
#2501739
0"
#2501742
b1000000 &
b1000000 %
#2501746
b100000 &
b100000 %
#2501750
b10000 &
b10000 %
#2501754
b1000 &
b1000 %
#2501758
b100 &
b100 %
#2501762
b10 &
b10 %
#2501766
b1 &
1#
b1 %
#2501770
b0 &
b0 %
0#
0$
#4500012
