Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Feb 24 13:16:13 2023
| Host         : alinx running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file video_ethernet_methodology_drc_routed.rpt -pb video_ethernet_methodology_drc_routed.pb -rpx video_ethernet_methodology_drc_routed.rpx
| Design       : video_ethernet
| Device       : xc7a200tfbg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 155
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 8          |
| TIMING-7  | Critical Warning | No common node between related clocks           | 8          |
| TIMING-8  | Critical Warning | No common period between related clocks         | 2          |
| TIMING-14 | Critical Warning | LUT on the clock tree                           | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 1          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 4          |
| SYNTH-16  | Warning          | Address collision                               | 4          |
| TIMING-15 | Warning          | Large hold violation on inter-clock path        | 4          |
| TIMING-16 | Warning          | Large setup violation                           | 13         |
| TIMING-18 | Warning          | Missing input or output delay                   | 102        |
| TIMING-38 | Warning          | Bus skew constraint applied on multiple clocks  | 8          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks cmos1_pclk and cmos2_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos1_pclk] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks cmos2_pclk and cmos1_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos2_pclk] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and cmos1_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and cmos2_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and e1_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e1_rx_clk]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and e2_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e2_rx_clk]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and e3_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e3_rx_clk]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_p and e4_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e4_rx_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks cmos1_pclk and cmos2_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos1_pclk] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks cmos2_pclk and cmos1_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos2_pclk] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and cmos1_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and cmos2_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and e1_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e1_rx_clk]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and e2_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e2_rx_clk]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and e3_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e3_rx_clk]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks sys_clk_p and e4_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_p] -to [get_clocks e4_rx_clk]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks sys_clk_p and cmos1_pclk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks sys_clk_p and cmos2_pclk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT cmos_select_inst/camera_fifo_inst1_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mac_test4/mac_top0/mac_rx0/mac0/timeout[0]_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) i2c_config_m1/FSM_sequential_state_reg[0]/CLR, i2c_config_m1/FSM_sequential_state_reg[1]/CLR, i2c_config_m1/lut_index_reg[0]/CLR, i2c_config_m1/lut_index_reg[1]/CLR, i2c_config_m1/lut_index_reg[2]/CLR, i2c_config_m1/lut_index_reg[3]/CLR, i2c_config_m1/lut_index_reg[4]/CLR, i2c_config_m1/lut_index_reg[5]/CLR, i2c_config_m1/lut_index_reg[6]/CLR, i2c_config_m1/lut_index_reg[7]/CLR, i2c_config_m1/lut_index_reg[8]/CLR, i2c_config_m1/lut_index_reg[9]/CLR, i2c_config_m1/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR, i2c_config_m1/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR, i2c_config_m1/i2c_master_top_m0/read_reg/CLR (the first 15 of 7618 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X22Y161 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X20Y159 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X19Y148 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X41Y150 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM mac_test4/mac_top0/icmp0/icmp_receive_ram/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.012 ns between camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK (clocked by cmos2_pclk) and camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D (clocked by cmos1_pclk) that results in large hold timing violation(s) of -1.048 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.012 ns between camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK (clocked by cmos2_pclk) and camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D (clocked by cmos1_pclk) that results in large hold timing violation(s) of -1.039 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.014 ns between camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK (clocked by cmos2_pclk) and camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D (clocked by cmos1_pclk) that results in large hold timing violation(s) of -1.048 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.018 ns between camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK (clocked by cmos2_pclk) and camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D (clocked by cmos1_pclk) that results in large hold timing violation(s) of -1.048 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.495 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[5]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.521 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[7]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.578 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[6]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.606 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[4]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.623 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[3]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.640 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[0]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.709 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_href_buf_reg[0]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.754 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[1]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.756 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and camera_delay_inst/cmos_data_d0_reg[2]/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -6.408 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and mac_test2/cmos_href_d0_reg/D (clocked by e2_rx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -6.457 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and mac_test3/cmos_href_d0_reg/D (clocked by e3_rx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -6.702 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and mac_test4/cmos_href_d0_reg/D (clocked by e4_rx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.733 ns between cmos_select_inst/key_sig_reg/C (clocked by sys_clk_p) and mac_test1/cmos_href_d0_reg/D (clocked by e1_rx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[0] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[1] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[2] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[3] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[4] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[5] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[6] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[7] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[8] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cmos1_db[9] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on cmos1_href relative to clock(s) cmos1_pclk, cmos2_pclk, e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on cmos1_scl relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on cmos1_sda relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on cmos1_vsync relative to clock(s) cmos1_pclk, cmos2_pclk, e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[0] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[1] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[2] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[3] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[4] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[5] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[6] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[7] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[8] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on cmos2_db[9] relative to clock(s) cmos1_pclk, cmos2_pclk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on cmos2_href relative to clock(s) cmos1_pclk, cmos2_pclk, e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on cmos2_scl relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on cmos2_sda relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on cmos2_vsync relative to clock(s) cmos1_pclk, cmos2_pclk, e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[0] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[1] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[2] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[3] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[4] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[5] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[6] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[7] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on e1_rxdv relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[0] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[1] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[2] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[3] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[4] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[5] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[6] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[7] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on e2_rxdv relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[0] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[1] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[2] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[3] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[4] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[5] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[6] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[7] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on e3_rxdv relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[0] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[1] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[2] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[3] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[4] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[5] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[6] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[7] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on e4_rxdv relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on key2 relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk, sys_clk_p
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on e1_txd[0] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on e1_txd[1] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on e1_txd[2] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on e1_txd[3] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on e1_txd[4] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on e1_txd[5] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on e1_txd[6] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on e1_txd[7] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on e1_txen relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on e2_txd[0] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on e2_txd[1] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on e2_txd[2] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on e2_txd[3] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on e2_txd[4] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on e2_txd[5] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on e2_txd[6] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on e2_txd[7] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on e2_txen relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on e3_txd[0] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on e3_txd[1] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on e3_txd[2] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on e3_txd[3] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on e3_txd[4] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on e3_txd[5] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on e3_txd[6] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on e3_txd[7] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on e3_txen relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on e4_txd[0] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on e4_txd[1] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on e4_txd[2] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on e4_txd[3] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on e4_txd[4] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on e4_txd[5] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on e4_txd[6] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on e4_txd[7] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on e4_txen relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 13 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 15 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#3 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 17 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#4 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 19 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#5 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 21 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#6 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 23 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#7 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 25 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#8 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 27 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>


