

================================================================
== Vitis HLS Report for 'treeadd'
================================================================
* Date:           Thu Oct 13 14:35:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        treeadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   133|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    13|    -|
|Register         |        -|   -|     18|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     18|   146|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_117_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln29_2_fu_123_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln29_3_fu_93_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln29_4_fu_99_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln29_5_fu_105_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln29_fu_111_p2    |         +|   0|  0|  23|          16|          16|
    |r                     |         +|   0|  0|  16|          16|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 133|         112|         112|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln29_5_reg_135  |  16|   0|   16|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  18|   0|   18|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|       treeadd|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|       treeadd|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|       treeadd|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|       treeadd|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|       treeadd|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|       treeadd|  return value|
|a         |   in|   16|     ap_none|             a|        scalar|
|b         |   in|   16|     ap_none|             b|        scalar|
|c         |   in|   16|     ap_none|             c|        scalar|
|d         |   in|   16|     ap_none|             d|        scalar|
|e         |   in|   16|     ap_none|             e|        scalar|
|f         |   in|   16|     ap_none|             f|        scalar|
|g         |   in|   16|     ap_none|             g|        scalar|
|h         |   in|   16|     ap_none|             h|        scalar|
|r         |  out|   16|      ap_vld|             r|       pointer|
|r_ap_vld  |  out|    1|      ap_vld|             r|       pointer|
+----------+-----+-----+------------+--------------+--------------+

