//THIS is a pin list for the mockup application

DEF(XA_SK_SDRAM,	"SD_WE", 	"B10", 	"SDRAM Write Enable","O")
DEF(XA_SK_SDRAM,	"SD_CAS", 	"A8", 	"SDRAM CAS","O")
DEF(XA_SK_SDRAM,	"SD_RAS", 	"B15", 	"SDRAM RAS","O")
DEF(XA_SK_SDRAM,	"SD_CLK", 	"A15", 	"SDRAM Clock driven from XCore", "O")
DEF(XA_SK_SDRAM,	"SD_ADQ0", 	"B6", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ1", 	"B7", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ2", 	"B9", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ3", 	"B11", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ4", 	"A9", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ5", 	"A11", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ6", 	"A6", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ7", 	"A7", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ8", 	"B12", 	"SDRAM Address and Data","B")
DEF(XA_SK_SDRAM,	"SD_ADQ9", 	"B13", 	"SDRAM Address and Data","B")

DEF(XA_SK_ETH100,	"INT_N", 	"B17", 	"Eth Phy Interrupt","I")
DEF(XA_SK_ETH100,	"MDC", 		"B13", 	"Eth Phy SMI config MDC","O")
DEF(XA_SK_ETH100,	"MDIO", 	"B12", 	"Eth Phy SMI config MDIO","B")
DEF(XA_SK_ETH100,	"RXD0", 	"B6", 	"Eth Phy Rx Data0","I")
DEF(XA_SK_ETH100,	"RXD1", 	"B7", 	"Eth Phy Rx Data1", "I")
DEF(XA_SK_ETH100,	"RXD2", 	"A7", 	"Eth Phy Rx Data2","I")
DEF(XA_SK_ETH100,	"RXD3", 	"A6", 	"Eth Phy Rx Data3","I")
DEF(XA_SK_ETH100,	"RX_CLK", 	"A8", 	"Eth Phy Rx Clk(Input)","I")
DEF(XA_SK_ETH100,	"RX_DV", 	"B10", 	"Eth Phy Rx Data Valid","I")
DEF(XA_SK_ETH100,	"RX_ERR", 	"B18", 	"Eth Phy Rx Error","I")
DEF(XA_SK_ETH100,	"TXD0", 	"B9", 	"Eth Phy Tx Data0","O")
DEF(XA_SK_ETH100,	"TXD1", 	"B11", 	"Eth Phy Tx Data1","O")
DEF(XA_SK_ETH100,	"TXD2", 	"A9", 	"Eth Phy Tx Data2","O")
DEF(XA_SK_ETH100,	"TXD3", 	"A11",	"Eth Phy Tx Data3","O")
DEF(XA_SK_ETH100,	"TX_CLK", 	"B15", 	"Eth Phy Tx Clk","O")
DEF(XA_SK_ETH100,	"TX_EN", 	"A15", 	"Eth Phy Tx Enable","O")