{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767597415488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767597415489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  5 12:16:55 2026 " "Processing started: Mon Jan  5 12:16:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767597415489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597415489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_fullduplex -c uart_fullduplex " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_fullduplex -c uart_fullduplex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597415489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767597416349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767597416349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8x16.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_8x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8x16 " "Found entity 1: fifo_8x16" {  } { { "fifo_8x16.sv" "" { Text "E:/tasks/task 3/fifo_8x16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tx " "Found entity 1: shift_register_tx" {  } { { "shift_register_tx.sv" "" { Text "E:/tasks/task 3/shift_register_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_top " "Found entity 1: uart_tx_top" {  } { { "uart_tx_top.sv" "" { Text "E:/tasks/task 3/uart_tx_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "E:/tasks/task 3/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_top " "Found entity 1: uart_rx_top" {  } { { "uart_rx_top.sv" "" { Text "E:/tasks/task 3/uart_rx_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.sv" "" { Text "E:/tasks/task 3/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_top1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top1 " "Found entity 1: uart_top1" {  } { { "uart_top1.sv" "" { Text "E:/tasks/task 3/uart_top1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_full_duplex_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_full_duplex_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex_top " "Found entity 1: uart_full_duplex_top" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597427474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597427474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_full_duplex_top " "Elaborating entity \"uart_full_duplex_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767597427510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uartA " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uartA\"" {  } { { "uart_full_duplex_top.sv" "uartA" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_top uart_top:uartA\|uart_tx_top:uart_tx_inst " "Elaborating entity \"uart_tx_top\" for hierarchy \"uart_top:uartA\|uart_tx_top:uart_tx_inst\"" {  } { { "uart_top.sv" "uart_tx_inst" { Text "E:/tasks/task 3/uart_top.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_8x16 uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst " "Elaborating entity \"fifo_8x16\" for hierarchy \"uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\"" {  } { { "uart_tx_top.sv" "fifo_inst" { Text "E:/tasks/task 3/uart_tx_top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_8x16.sv(21) " "Verilog HDL assignment warning at fifo_8x16.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "fifo_8x16.sv" "" { Text "E:/tasks/task 3/fifo_8x16.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427599 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|fifo_8x16:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_8x16.sv(25) " "Verilog HDL assignment warning at fifo_8x16.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "fifo_8x16.sv" "" { Text "E:/tasks/task 3/fifo_8x16.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427599 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|fifo_8x16:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_8x16.sv(31) " "Verilog HDL assignment warning at fifo_8x16.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "fifo_8x16.sv" "" { Text "E:/tasks/task 3/fifo_8x16.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427600 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|fifo_8x16:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_8x16.sv(34) " "Verilog HDL assignment warning at fifo_8x16.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "fifo_8x16.sv" "" { Text "E:/tasks/task 3/fifo_8x16.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427600 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|fifo_8x16:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_tx uart_top:uartA\|uart_tx_top:uart_tx_inst\|shift_register_tx:shift_tx_inst " "Elaborating entity \"shift_register_tx\" for hierarchy \"uart_top:uartA\|uart_tx_top:uart_tx_inst\|shift_register_tx:shift_tx_inst\"" {  } { { "uart_tx_top.sv" "shift_tx_inst" { Text "E:/tasks/task 3/uart_tx_top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_register_tx.sv(27) " "Verilog HDL assignment warning at shift_register_tx.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "shift_register_tx.sv" "" { Text "E:/tasks/task 3/shift_register_tx.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427612 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|shift_register_tx:shift_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shift_register_tx.sv(60) " "Verilog HDL assignment warning at shift_register_tx.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "shift_register_tx.sv" "" { Text "E:/tasks/task 3/shift_register_tx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427613 "|uart_full_duplex_top|uart_top:uartA|uart_tx_top:uart_tx_inst|shift_register_tx:shift_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_top uart_top:uartA\|uart_rx_top:uart_rx_inst " "Elaborating entity \"uart_rx_top\" for hierarchy \"uart_top:uartA\|uart_rx_top:uart_rx_inst\"" {  } { { "uart_top.sv" "uart_rx_inst" { Text "E:/tasks/task 3/uart_top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_top:uartA\|uart_rx_top:uart_rx_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_top:uartA\|uart_rx_top:uart_rx_inst\|uart_rx:uart_rx_inst\"" {  } { { "uart_rx_top.sv" "uart_rx_inst" { Text "E:/tasks/task 3/uart_rx_top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.sv(35) " "Verilog HDL assignment warning at uart_rx.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427640 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(50) " "Verilog HDL assignment warning at uart_rx.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427640 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(68) " "Verilog HDL assignment warning at uart_rx.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427641 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(73) " "Verilog HDL assignment warning at uart_rx.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427641 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(90) " "Verilog HDL assignment warning at uart_rx.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/tasks/task 3/uart_rx.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427642 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_top:uartA\|uart_rx_top:uart_rx_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"uart_top:uartA\|uart_rx_top:uart_rx_inst\|fifo:fifo_inst\"" {  } { { "uart_rx_top.sv" "fifo_inst" { Text "E:/tasks/task 3/uart_rx_top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597427660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(22) " "Verilog HDL assignment warning at fifo.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "E:/tasks/task 3/fifo.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427661 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(26) " "Verilog HDL assignment warning at fifo.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "E:/tasks/task 3/fifo.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427662 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(32) " "Verilog HDL assignment warning at fifo.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "fifo.sv" "" { Text "E:/tasks/task 3/fifo.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427662 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(35) " "Verilog HDL assignment warning at fifo.sv(35): truncated value with size 32 to match size of target (5)" {  } { { "fifo.sv" "" { Text "E:/tasks/task 3/fifo.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767597427662 "|uart_full_duplex_top|uart_top:uartA|uart_rx_top:uart_rx_inst|fifo:fifo_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0 " "Inferred RAM node \"uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767597428067 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0 " "Inferred RAM node \"uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767597428069 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uartA\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767597428210 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767597428210 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767597428210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597428512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"uart_top:uartB\|uart_tx_top:uart_tx_inst\|fifo_8x16:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767597428513 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767597428513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo1 " "Found entity 1: altsyncram_dfo1" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/tasks/task 3/db/altsyncram_dfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767597428628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597428628 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767597428820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[0\] GND " "Pin \"fifo_data_A\[0\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[1\] GND " "Pin \"fifo_data_A\[1\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[2\] GND " "Pin \"fifo_data_A\[2\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[3\] GND " "Pin \"fifo_data_A\[3\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[4\] GND " "Pin \"fifo_data_A\[4\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[5\] GND " "Pin \"fifo_data_A\[5\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[6\] GND " "Pin \"fifo_data_A\[6\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_A\[7\] GND " "Pin \"fifo_data_A\[7\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[0\] GND " "Pin \"fifo_data_B\[0\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[1\] GND " "Pin \"fifo_data_B\[1\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[2\] GND " "Pin \"fifo_data_B\[2\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[3\] GND " "Pin \"fifo_data_B\[3\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[4\] GND " "Pin \"fifo_data_B\[4\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[5\] GND " "Pin \"fifo_data_B\[5\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[6\] GND " "Pin \"fifo_data_B\[6\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_data_B\[7\] GND " "Pin \"fifo_data_B\[7\]\" is stuck at GND" {  } { { "uart_full_duplex_top.sv" "" { Text "E:/tasks/task 3/uart_full_duplex_top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767597428995 "|uart_full_duplex_top|fifo_data_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767597428995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767597429088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "92 " "92 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767597429401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767597429607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767597429607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767597429704 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767597429704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767597429704 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767597429704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767597429704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767597429739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  5 12:17:09 2026 " "Processing ended: Mon Jan  5 12:17:09 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767597429739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767597429739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767597429739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767597429739 ""}
