\hypertarget{classBaseDynInst}{
\section{クラス テンプレート BaseDynInst$<$ Impl $>$}
\label{classBaseDynInst}\index{BaseDynInst@{BaseDynInst}}
}


{\ttfamily \#include $<$base\_\-dyn\_\-inst.hh$>$}BaseDynInst$<$ Impl $>$に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3cm]{classBaseDynInst}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
union \hyperlink{unionBaseDynInst_1_1Result}{Result}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \{ \hyperlink{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a17b78fe104e3bf28fca535a040514084}{MaxInstSrcRegs} =  TheISA::MaxInstSrcRegs, 
\hyperlink{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a6a2e9b17a83d01eb4ee6bbdd739be9eb}{MaxInstDestRegs} =  TheISA::MaxInstDestRegs
 \}
\item 
typedef Impl::CPUType \hyperlink{classBaseDynInst_a9792f311b2805cbefb8cb15c1c4a4cf5}{ImplCPU}
\item 
typedef ImplCPU::ImplState \hyperlink{classBaseDynInst_a767a9d57347239b1c904738bbd7796fa}{ImplState}
\item 
typedef TheISA::RegIndex \hyperlink{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex}
\item 
typedef TheISA::IntReg \hyperlink{classBaseDynInst_a1355cb78d031430d4d70eb5080267604}{IntReg}
\item 
typedef TheISA::FloatReg \hyperlink{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef Impl::DynInstPtr \hyperlink{classBaseDynInst_a028ce10889c5f6450239d9e9a7347976}{DynInstPtr}
\item 
typedef \hyperlink{classRefCountingPtr}{RefCountingPtr}$<$ \hyperlink{classBaseDynInst}{BaseDynInst}$<$ Impl $>$ $>$ \hyperlink{classBaseDynInst_ab1bbb895c1fee69912972ee66ed93c18}{BaseDynInstPtr}
\item 
typedef \hyperlink{classstd_1_1list}{std::list}$<$ \hyperlink{classBaseDynInst_a028ce10889c5f6450239d9e9a7347976}{DynInstPtr} $>$::iterator \hyperlink{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseCPU}{BaseCPU} $\ast$ \hyperlink{classBaseDynInst_a4f35ce7d5cb2ec57504bc2c2bc03c879}{getCpuPtr} ()
\item 
void \hyperlink{classBaseDynInst_a2873e4a3f13a6eced648f00776dde834}{recordResult} (bool f)
\item 
bool \hyperlink{classBaseDynInst_a3e8dc2f81466d2399695ce78aba506da}{effAddrValid} () const 
\item 
bool \hyperlink{classBaseDynInst_ab5d452060f2b5236af48329f3b21b250}{memOpDone} () const 
\item 
void \hyperlink{classBaseDynInst_a8febf5a926e063e10aed0215d0a0fcaf}{memOpDone} (bool f)
\item 
void \hyperlink{classBaseDynInst_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classBaseDynInst_ac8a36d45a839b07f50b73f1eee119615}{demapInstPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classBaseDynInst_a26789603cc94992d18f8ddedfff96acf}{demapDataPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}{readMem} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, uint8\_\-t $\ast$data, unsigned size, unsigned flags)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}{writeMem} (uint8\_\-t $\ast$data, unsigned size, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, unsigned flags, uint64\_\-t $\ast$res)
\item 
void \hyperlink{classBaseDynInst_aa1b0c0798d6520eb2c1bf3334cee01c5}{splitRequest} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classRequest}{RequestPtr} \&sreqLow, \hyperlink{classRequest}{RequestPtr} \&sreqHigh)
\item 
void \hyperlink{classBaseDynInst_ae5c08b83b54ab954feb02df3e206c1f0}{initiateTranslation} (\hyperlink{classRequest}{RequestPtr} req, \hyperlink{classRequest}{RequestPtr} sreqLow, \hyperlink{classRequest}{RequestPtr} sreqHigh, uint64\_\-t $\ast$res, \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{BaseTLB::Mode} mode)
\item 
void \hyperlink{classBaseDynInst_a36c2a28eca3086b67fc7168a37367e98}{finishTranslation} (\hyperlink{classWholeTranslationState}{WholeTranslationState} $\ast$state)
\item 
bool \hyperlink{classBaseDynInst_ac97dc97e71471789910132e3a3ce0949}{translationStarted} () const 
\item 
void \hyperlink{classBaseDynInst_a68a56d88dcbcb5d039c94d7891edcbf7}{translationStarted} (bool f)
\item 
bool \hyperlink{classBaseDynInst_acb5aa3bab9bbe5a26aeaab77f3abe4be}{translationCompleted} () const 
\item 
void \hyperlink{classBaseDynInst_a650f554d6709582f30768a90e1b665cb}{translationCompleted} (bool f)
\item 
bool \hyperlink{classBaseDynInst_afa40abf76b073fc08641ac2b8a9f96cd}{possibleLoadViolation} () const 
\item 
void \hyperlink{classBaseDynInst_a7734c4cb05e0d0855b9cc931cfbf0166}{possibleLoadViolation} (bool f)
\item 
bool \hyperlink{classBaseDynInst_a58f775b4d0db28ea4537417ee746ba89}{hitExternalSnoop} () const 
\item 
void \hyperlink{classBaseDynInst_a75605c294a03028c695549f020222b2e}{hitExternalSnoop} (bool f)
\item 
bool \hyperlink{classBaseDynInst_a7fd0fd6367bf06758cdba245730318a4}{isTranslationDelayed} () const 
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_ab7e10290401d7350e965a28388ad29d8}{renamedDestRegIdx} (int idx) const 
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_a77110024c396fae8eb7cc90446c05100}{renamedSrcRegIdx} (int idx) const 
\item 
TheISA::RegIndex \hyperlink{classBaseDynInst_ae669db55c176447543f27f35c1cd3ae5}{flattenedDestRegIdx} (int idx) const 
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_a0e34129e87398c9ff1f764e577b7b79f}{prevDestRegIdx} (int idx) const 
\item 
void \hyperlink{classBaseDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}{renameDestReg} (int idx, \hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} renamed\_\-dest, \hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} previous\_\-rename)
\item 
void \hyperlink{classBaseDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}{renameSrcReg} (int idx, \hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} renamed\_\-src)
\item 
void \hyperlink{classBaseDynInst_aa63107f986e5c741f58413c6643298fb}{flattenDestReg} (int idx, TheISA::RegIndex flattened\_\-dest)
\item 
\hyperlink{classBaseDynInst_a840565bb821f30293af92f0db4ddb28a}{BaseDynInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}{staticInst}, \hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}{macroop}, TheISA::PCState \hyperlink{classBaseDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{pc}, TheISA::PCState \hyperlink{classBaseDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{predPC}, \hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} seq\_\-num, \hyperlink{classBaseDynInst_a9792f311b2805cbefb8cb15c1c4a4cf5}{ImplCPU} $\ast$\hyperlink{classBaseDynInst_af0927cfb92eca43bfa3bfd5ce19af308}{cpu})
\item 
\hyperlink{classBaseDynInst_a7ebce8e9adfcd43b1e8b3a58f235d289}{BaseDynInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}{staticInst}, \hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}{macroop})
\item 
\hyperlink{classBaseDynInst_af446a3befb983b87ef04566ad283c371}{$\sim$BaseDynInst} ()
\item 
void \hyperlink{classBaseDynInst_accd2600060dbaee3a3b41aed4034c63c}{dump} ()
\item 
void \hyperlink{classBaseDynInst_a5d337b0f151368459d1a95a6470f18ca}{dump} (std::string \&outstring)
\item 
int \hyperlink{classBaseDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}{cpuId} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classBaseDynInst_a1ff97b43199001357718671a4d922d12}{socketId} () const 
\item 
\hyperlink{request_8hh_ac366b729262fd8e7cbd3283da6f775cf}{MasterID} \hyperlink{classBaseDynInst_aef8c47228ab905833941bc0e1918c871}{masterId} () const 
\item 
int \hyperlink{classBaseDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}{contextId} () const 
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseDynInst_a1ac977937b0a3cf64e58ba7141e4cc11}{getFault} () const 
\item 
bool \hyperlink{classBaseDynInst_a9a56f3bdfd0d5b331356265c62556516}{doneTargCalc} ()
\item 
void \hyperlink{classBaseDynInst_af3e113981ea1684fcf025086404d5f01}{setPredTarg} (const TheISA::PCState \&\_\-predPC)
\item 
const TheISA::PCState \& \hyperlink{classBaseDynInst_a88bba628e3f9c53e98e85412e59e44fe}{readPredTarg} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_aaf7104129d287861faf7fe235f4116e7}{predInstAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}{predNextInstAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_acc3cf1eeb9bc53f3e6660fbceea961ee}{predMicroPC} ()
\item 
bool \hyperlink{classBaseDynInst_acb2c4a00f6648221dac645d267f5e766}{readPredTaken} ()
\item 
void \hyperlink{classBaseDynInst_a62ee27d8bfd75838ea10c9dc8f97babc}{setPredTaken} (bool predicted\_\-taken)
\item 
bool \hyperlink{classBaseDynInst_a821a18b4aa4e70533b1df605037062cd}{mispredicted} ()
\item 
bool \hyperlink{classBaseDynInst_a45dbb9ace4c729e7bb701ce535fb1667}{isNop} () const 
\item 
bool \hyperlink{classBaseDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{isMemRef} () const 
\item 
bool \hyperlink{classBaseDynInst_afef57d32aae2e0d962889f6e0537bf31}{isLoad} () const 
\item 
bool \hyperlink{classBaseDynInst_a75d02c30242181ed8a68f61087c2242d}{isStore} () const 
\item 
bool \hyperlink{classBaseDynInst_a7023ade89206ed967e6af7397cb744f8}{isStoreConditional} () const 
\item 
bool \hyperlink{classBaseDynInst_ab7deedfb63be4690f506acd0444dde3a}{isInstPrefetch} () const 
\item 
bool \hyperlink{classBaseDynInst_abe301c4b09b8eb65bc2203905b1abf53}{isDataPrefetch} () const 
\item 
bool \hyperlink{classBaseDynInst_a06625615adfaf28305767ac42b1ef0a4}{isInteger} () const 
\item 
bool \hyperlink{classBaseDynInst_a58024ee3f69c53c47ec5b315b78a7302}{isFloating} () const 
\item 
bool \hyperlink{classBaseDynInst_a2ff117edfab9c8486802c441ac331086}{isControl} () const 
\item 
bool \hyperlink{classBaseDynInst_aa2317a020504e552097abb001847f74c}{isCall} () const 
\item 
bool \hyperlink{classBaseDynInst_a56f87bc75115f1dcea77803b01f40d2c}{isReturn} () const 
\item 
bool \hyperlink{classBaseDynInst_ac218ba4230a8cd92999948288a54e14f}{isDirectCtrl} () const 
\item 
bool \hyperlink{classBaseDynInst_a5dfa427a48589c4c910416a67808510f}{isIndirectCtrl} () const 
\item 
bool \hyperlink{classBaseDynInst_a941920262acf4437e241c7600b3007ff}{isCondCtrl} () const 
\item 
bool \hyperlink{classBaseDynInst_af53002b2f11733681e8552aa6805a706}{isUncondCtrl} () const 
\item 
bool \hyperlink{classBaseDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}{isCondDelaySlot} () const 
\item 
bool \hyperlink{classBaseDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{isThreadSync} () const 
\item 
bool \hyperlink{classBaseDynInst_a0b876c794e1ed62f664670215da8793f}{isSerializing} () const 
\item 
bool \hyperlink{classBaseDynInst_aa350b74ea660b6821bd37cd139bd917b}{isSerializeBefore} () const 
\item 
bool \hyperlink{classBaseDynInst_a4d1c24871e03e495a1841ea16d11a68f}{isSerializeAfter} () const 
\item 
bool \hyperlink{classBaseDynInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}{isSquashAfter} () const 
\item 
bool \hyperlink{classBaseDynInst_a8bcffaf6f3c61001c56f6199a3221221}{isMemBarrier} () const 
\item 
bool \hyperlink{classBaseDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{isWriteBarrier} () const 
\item 
bool \hyperlink{classBaseDynInst_af032774c8da8aea2d9d84d5f3f211a7f}{isNonSpeculative} () const 
\item 
bool \hyperlink{classBaseDynInst_adc9467e7b34e8dff3964c85b66bb1b93}{isQuiesce} () const 
\item 
bool \hyperlink{classBaseDynInst_aa201775c9e5befb0bf84cdd7b24519b3}{isIprAccess} () const 
\item 
bool \hyperlink{classBaseDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{isUnverifiable} () const 
\item 
bool \hyperlink{classBaseDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{isSyscall} () const 
\item 
bool \hyperlink{classBaseDynInst_a1f7c99c1d36381c9aff41f00261d06df}{isMacroop} () const 
\item 
bool \hyperlink{classBaseDynInst_a19f74cdac8afa870418c056c72645187}{isMicroop} () const 
\item 
bool \hyperlink{classBaseDynInst_aebb2ebf9a7a910fcd247833ab88843b3}{isDelayedCommit} () const 
\item 
bool \hyperlink{classBaseDynInst_ac600348c1afe65d9299c9635d6ea5773}{isLastMicroop} () const 
\item 
bool \hyperlink{classBaseDynInst_a937b23736e22f67d6b168c0c029deec4}{isFirstMicroop} () const 
\item 
bool \hyperlink{classBaseDynInst_a369f5792a76744815dbb1bcba6e25618}{isMicroBranch} () const 
\item 
void \hyperlink{classBaseDynInst_a820fdb5f79e789fc8efffb15f1995695}{setSerializeBefore} ()
\item 
void \hyperlink{classBaseDynInst_a09b692cf6e7b00c1160248452fa24d4b}{clearSerializeBefore} ()
\item 
bool \hyperlink{classBaseDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}{isTempSerializeBefore} ()
\item 
void \hyperlink{classBaseDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}{setSerializeAfter} ()
\item 
void \hyperlink{classBaseDynInst_abe42baa87e7660df60248deec78f8d5a}{clearSerializeAfter} ()
\item 
bool \hyperlink{classBaseDynInst_a8d1ad9904dbbde344554070bfaaab86f}{isTempSerializeAfter} ()
\item 
void \hyperlink{classBaseDynInst_ad115419b3ec6552a9db93ba349c73285}{setSerializeHandled} ()
\item 
bool \hyperlink{classBaseDynInst_a33db384950219c3c71206fbb2c7d8025}{isSerializeHandled} ()
\item 
OpClass \hyperlink{classBaseDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}{opClass} () const 
\item 
TheISA::PCState \hyperlink{classBaseDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}{branchTarget} () const 
\item 
int8\_\-t \hyperlink{classBaseDynInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs} () const 
\item 
int8\_\-t \hyperlink{classBaseDynInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs} () const 
\item 
int8\_\-t \hyperlink{classBaseDynInst_a7ec0ad00d322ae83bc5fae443ef04323}{numFPDestRegs} () const 
\item 
int8\_\-t \hyperlink{classBaseDynInst_a3935410f8201e0afd0f8e459f838b463}{numIntDestRegs} () const 
\item 
\hyperlink{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classBaseDynInst_ae5a1a6d72f40f715253b91e32b3caad2}{destRegIdx} (int i) const 
\item 
\hyperlink{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classBaseDynInst_a9353aea3dfe673b88a4a96163d58759f}{srcRegIdx} (int i) const 
\item 
{\footnotesize template$<$class T $>$ }\\void \hyperlink{classBaseDynInst_a8d4a144e868da0550434bd5ec9969982}{popResult} (T \&t)
\item 
{\footnotesize template$<$class T $>$ }\\void \hyperlink{classBaseDynInst_a87e2b2758379a95a212458692938e787}{readResult} (T \&t)
\item 
{\footnotesize template$<$class T $>$ }\\void \hyperlink{classBaseDynInst_accfdfc918ee73975e86b08cf8a528479}{setResult} (T t)
\item 
void \hyperlink{classBaseDynInst_a654e99f2be7cd298378462ce9651bb44}{setIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classBaseDynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{setCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classBaseDynInst_a2cce6f570bd24e9b78535c5f3bf3746f}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val, int width)
\item 
void \hyperlink{classBaseDynInst_addc8b4b6511725bf8ff48bd09ef22892}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classBaseDynInst_ad3fddac379ba976d902adbf2786afbda}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val, int width)
\item 
void \hyperlink{classBaseDynInst_acede5db0b5bbd5e03f6fb096c7ccf1b6}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classBaseDynInst_acd6444fdff2557922a35895eccab2d0f}{markSrcRegReady} ()
\item 
void \hyperlink{classBaseDynInst_a20a741d6245dcbf24bb3bc167946e1ec}{markSrcRegReady} (\hyperlink{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} src\_\-idx)
\item 
bool \hyperlink{classBaseDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}{isReadySrcRegIdx} (int idx) const 
\item 
void \hyperlink{classBaseDynInst_a3241c8bad3d5ddb517721b999a4e3670}{setCompleted} ()
\item 
bool \hyperlink{classBaseDynInst_a9065f06f69273b51a799acff12d2c4c7}{isCompleted} () const 
\item 
void \hyperlink{classBaseDynInst_a142437d4d0962c5b61960661f5141891}{setResultReady} ()
\item 
bool \hyperlink{classBaseDynInst_aa494f3355348eb3a97ce809b6361e195}{isResultReady} () const 
\item 
void \hyperlink{classBaseDynInst_a2531049d5481976af68c8586015f0047}{setCanIssue} ()
\item 
bool \hyperlink{classBaseDynInst_a29fcc55658982386428d8035e438589f}{readyToIssue} () const 
\item 
void \hyperlink{classBaseDynInst_aad2d885accd9c810610076b4837a1d49}{clearCanIssue} ()
\item 
void \hyperlink{classBaseDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}{setIssued} ()
\item 
bool \hyperlink{classBaseDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}{isIssued} () const 
\item 
void \hyperlink{classBaseDynInst_ae6e7d08fe9e92022d54514af18b5b36a}{clearIssued} ()
\item 
void \hyperlink{classBaseDynInst_a22145fd061c0a41a9b7d3c8b499269a9}{setExecuted} ()
\item 
bool \hyperlink{classBaseDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}{isExecuted} () const 
\item 
void \hyperlink{classBaseDynInst_a0cbc886f9978503b587b4d7a7e3db728}{setCanCommit} ()
\item 
void \hyperlink{classBaseDynInst_ad22bc2d91297685b76dc15215666883d}{clearCanCommit} ()
\item 
bool \hyperlink{classBaseDynInst_a0bfca6b2400cf8496f4e685668839861}{readyToCommit} () const 
\item 
void \hyperlink{classBaseDynInst_adef575a8b55171e005db4954a44e5caf}{setAtCommit} ()
\item 
bool \hyperlink{classBaseDynInst_a8b514343a000efa2bf568c4f964cb8b1}{isAtCommit} ()
\item 
void \hyperlink{classBaseDynInst_a101a00eca65e94adc1377989d88a3c99}{setCommitted} ()
\item 
bool \hyperlink{classBaseDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}{isCommitted} () const 
\item 
void \hyperlink{classBaseDynInst_abfa7b30b342b5ef70b7e060b305a2f94}{setSquashed} ()
\item 
bool \hyperlink{classBaseDynInst_add8df091bd836cf92c6987990d130b83}{isSquashed} () const 
\item 
void \hyperlink{classBaseDynInst_a453f140409e14d608c78d1ed1e72fef7}{setInIQ} ()
\item 
void \hyperlink{classBaseDynInst_a0a7b38cc3c0a8ae3147bfbf3e29838ee}{clearInIQ} ()
\item 
bool \hyperlink{classBaseDynInst_a2edaf88f1e5d97e6785e1f17819bed40}{isInIQ} () const 
\item 
void \hyperlink{classBaseDynInst_ac9182e42b15715aae67ae9997da25082}{setSquashedInIQ} ()
\item 
bool \hyperlink{classBaseDynInst_aa2983ad327b9f2045350cc639d6e23bd}{isSquashedInIQ} () const 
\item 
void \hyperlink{classBaseDynInst_adba79e6ab3a1d6a3cc4157241830b086}{setInLSQ} ()
\item 
void \hyperlink{classBaseDynInst_a464c336cf798d9eec1f4bd8daf601fa5}{removeInLSQ} ()
\item 
bool \hyperlink{classBaseDynInst_ab1c7907423921c684177bb65bde913c2}{isInLSQ} () const 
\item 
void \hyperlink{classBaseDynInst_a1d30846da1d1b390304ec1092751c8e0}{setSquashedInLSQ} ()
\item 
bool \hyperlink{classBaseDynInst_a103500ce68cd17d86796ff2d6ecf1445}{isSquashedInLSQ} () const 
\item 
void \hyperlink{classBaseDynInst_a530dfc5f62fd422d1f4cc0e66074504e}{setInROB} ()
\item 
void \hyperlink{classBaseDynInst_a41c8d6d7d42f2e72d1ffc2f1e731cae3}{clearInROB} ()
\item 
bool \hyperlink{classBaseDynInst_adc220257dd64e1af706d033eb74c9150}{isInROB} () const 
\item 
void \hyperlink{classBaseDynInst_a27471486b9fc6c5983f728e15c3dd6c9}{setSquashedInROB} ()
\item 
bool \hyperlink{classBaseDynInst_a3409062a85a322689611ea0f77b0532e}{isSquashedInROB} () const 
\item 
const TheISA::PCState \hyperlink{classBaseDynInst_a50cdfb6f4ba5ad01abb9ae5b777d7182}{pcState} () const 
\item 
const void \hyperlink{classBaseDynInst_af074e0233f7b4c7bb80ca26182833bf6}{pcState} (const TheISA::PCState \&val)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_a85879d46d0c22de560215747a6d083af}{instAddr} () const 
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_ab8d2b7c268f277488b0f62e209e93f36}{nextInstAddr} () const 
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_a2a36b9c5ead1c8f50bde6b401d18b1b3}{microPC} () const 
\item 
bool \hyperlink{classBaseDynInst_a254cecc48d457ea298b08a8bb009f9cf}{readPredicate} ()
\item 
void \hyperlink{classBaseDynInst_a137a8c6cced89c2ff8387900439436b4}{setPredicate} (bool val)
\item 
void \hyperlink{classBaseDynInst_a0038e061ac1af4a45f8d301673483cd0}{setASID} (short addr\_\-space\_\-id)
\item 
void \hyperlink{classBaseDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}{setTid} (\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid)
\item 
void \hyperlink{classBaseDynInst_a65bbd70cc4e254a52befad10cc6a6f9a}{setThreadState} (\hyperlink{classBaseDynInst_a767a9d57347239b1c904738bbd7796fa}{ImplState} $\ast$state)
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classBaseDynInst_ad33756f3e96ee445dca8d69b1dd8709c}{tcBase} ()
\item 
void \hyperlink{classBaseDynInst_addd147868ea9ed46b5c943b0eaa57544}{setEA} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \&ea)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \& \hyperlink{classBaseDynInst_a6fd9d852d5780eb802b4d2520e58747b}{getEA} () const 
\item 
bool \hyperlink{classBaseDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}{doneEACalc} ()
\item 
bool \hyperlink{classBaseDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{eaSrcsReady} ()
\item 
bool \hyperlink{classBaseDynInst_a21fc1eb6d0621763c50b19a1c0d25ca1}{uncacheable} ()
\item 
bool \hyperlink{classBaseDynInst_ad04e6525dc209abe51106ce7fde57576}{hasRequest} ()
\item 
\hyperlink{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \& \hyperlink{classBaseDynInst_a3dc054e66fce6c154e88f4c1ecc868d2}{getInstListIt} ()
\item 
void \hyperlink{classBaseDynInst_aeb6ae2640509c7f45f53c03d92f8f920}{setInstListIt} (\hyperlink{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \_\-instListIt)
\item 
unsigned \hyperlink{classBaseDynInst_a25b995a791e41965e088d8bf3f2bf859}{readStCondFailures} ()
\item 
void \hyperlink{classBaseDynInst_abbe779fa43c72cd485ddb736ab17ff61}{setStCondFailures} (unsigned sc\_\-failures)
\item 
{\footnotesize template$<$$>$ }\\int \hyperlink{classBaseDynInst_a19e374b98940ff65bd4d9d17f198738c}{instcount}
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} \hyperlink{classBaseDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}{seqNum}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}{staticInst}
\item 
\hyperlink{classBaseDynInst_a9792f311b2805cbefb8cb15c1c4a4cf5}{ImplCPU} $\ast$ \hyperlink{classBaseDynInst_af0927cfb92eca43bfa3bfd5ce19af308}{cpu}
\item 
\hyperlink{classBaseDynInst_a767a9d57347239b1c904738bbd7796fa}{ImplState} $\ast$ \hyperlink{classBaseDynInst_a56eb59d7a0af96e35683462934d6d13e}{thread}
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{fault}
\item 
\hyperlink{classTrace_1_1InstRecord}{Trace::InstRecord} $\ast$ \hyperlink{classBaseDynInst_acbcf6d90551f8d3a598a70caae74d1ef}{traceData}
\item 
\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} \hyperlink{classBaseDynInst_a892bd80aa2abe0b9cbfdf510d2111772}{threadNumber}
\item 
\hyperlink{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}{ListIt} \hyperlink{classBaseDynInst_ae774064514a3dc6a8d932c1fb975d37f}{instListIt}
\item 
TheISA::PCState \hyperlink{classBaseDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{predPC}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}{macroop}
\item 
uint8\_\-t \hyperlink{classBaseDynInst_a98d0c5a64298b2b2d1bb8e99124b0963}{readyRegs}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_a1097c58b547d58e4544cbf31fa68a390}{effAddr}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_a159ce173047bae421effda8028f07d68}{physEffAddr}
\item 
unsigned \hyperlink{classBaseDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}{memReqFlags}
\item 
short \hyperlink{classBaseDynInst_a03f3e3cd7500e78001075b53eab05a53}{asid}
\item 
uint8\_\-t \hyperlink{classBaseDynInst_ad52a4366d1b850793e6d979a7459cab4}{effSize}
\item 
uint8\_\-t $\ast$ \hyperlink{classBaseDynInst_a9c9a186aff5eddf449916952b8398116}{memData}
\item 
int16\_\-t \hyperlink{classBaseDynInst_a543896e8c656ce7cce978a1ec4d29afe}{lqIdx}
\item 
int16\_\-t \hyperlink{classBaseDynInst_a9f5a94c5a008c1580f89d38e425a6528}{sqIdx}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classBaseDynInst_a59b330383a8be2eaba12ac79b9d28dc2}{savedReq}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classBaseDynInst_a092c24fc1b01745b4611ef36265f778a}{savedSreqLow}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classBaseDynInst_a0e8cac1ccea0f0428cb39947673bc31c}{savedSreqHigh}
\item 
\hyperlink{classRequest}{RequestPtr} \hyperlink{classBaseDynInst_a7a7e19d3ca6f10eed7c88a377c4cb971}{reqToVerify}
\end{DoxyCompactItemize}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \{ \par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}{IqEntry}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}{RobEntry}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}{LsqEntry}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}{Completed}, 
\par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}{ResultReady}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}{CanIssue}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}{Issued}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}{Executed}, 
\par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}{CanCommit}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}{AtCommit}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}{Committed}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}{Squashed}, 
\par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}{SquashedInIQ}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}{SquashedInLSQ}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}{SquashedInROB}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}{RecoverInst}, 
\par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}{BlockingInst}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}{ThreadsyncWait}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}{SerializeBefore}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}{SerializeAfter}, 
\par
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}{SerializeHandled}, 
\hyperlink{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}{NumStatus}
 \}
\item 
enum \hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295f}{Flags} \{ \par
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa7422b78b8b761d2a5b4e0a89009557dc}{TranslationStarted}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa52194c718e80ba78894183e950d2fe66}{TranslationCompleted}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa69b40810eb73b6324c949f37e6083131}{PossibleLoadViolation}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa914c83de922f543f7fc36c7a57a7254c}{HitExternalSnoop}, 
\par
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa18215c6f3e211fc0797fc8319a3b7dba}{EffAddrValid}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa5a7ffa46df69da4492bfa380bb56eba6}{RecordResult}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faf3f0ec77fa58b6268327a87170b3b204}{Predicate}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa598c9294d31a04169908391fe1e3f8f7}{PredTaken}, 
\par
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fab6d9bd536d2399d9e48ceac11630df4d}{EACalcDone}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa935a229fd307ffc1a80933386891c427}{IsUncacheable}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa451547c16dc99e77c8e8a0aeb05c9447}{ReqMade}, 
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faba7f7685e9e9b5a2d0ea9c18b8ac47ae}{MemOpDone}, 
\par
\hyperlink{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fafbf407084a11db7294b9f44e44fe7bb8}{MaxFlags}
 \}
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
std::queue$<$ \hyperlink{unionBaseDynInst_1_1Result}{Result} $>$ \hyperlink{classBaseDynInst_a4ed9dfc2276eac05ce2f8a65849c2bf8}{instResult}
\item 
TheISA::PCState \hyperlink{classBaseDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{pc}
\item 
std::bitset$<$ MaxFlags $>$ \hyperlink{classBaseDynInst_a4bc909cbac3face1caf422952afdd400}{instFlags}
\item 
std::bitset$<$ NumStatus $>$ \hyperlink{classBaseDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}{status}
\item 
std::bitset$<$ MaxInstSrcRegs $>$ \hyperlink{classBaseDynInst_a78a797b8c24ad873d0cbe5f52487b02f}{\_\-readySrcRegIdx}
\item 
TheISA::RegIndex \hyperlink{classBaseDynInst_a44085d1f8566ca30fef0c6787999c79b}{\_\-flatDestRegIdx} \mbox{[}TheISA::MaxInstDestRegs\mbox{]}
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_a1536987a8d6f8490fc850b9cc95a9eb9}{\_\-destRegIdx} \mbox{[}TheISA::MaxInstDestRegs\mbox{]}
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_a648b3ab7be47d79ef8eb06b5f5238e92}{\_\-srcRegIdx} \mbox{[}TheISA::MaxInstSrcRegs\mbox{]}
\item 
\hyperlink{o3_2comm_8hh_a5ec29599c4bc29a3054c451674969e7b}{PhysRegIndex} \hyperlink{classBaseDynInst_a32bf6cb0ac0bfb27a8b60945ca3c3603}{\_\-prevDestRegIdx} \mbox{[}TheISA::MaxInstDestRegs\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classBaseDynInst_a1b19937d8cca25bf52a51ae7de67ea94}{initVars} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseDynInst_aaa54d2440fad0984a0a8edbcade8c26f}{instEffAddr}
\end{DoxyCompactItemize}
\subsubsection*{template$<$class Impl$>$ class BaseDynInst$<$ Impl $>$}



\subsection{型定義}
\hypertarget{classBaseDynInst_ab1bbb895c1fee69912972ee66ed93c18}{
\index{BaseDynInst@{BaseDynInst}!BaseDynInstPtr@{BaseDynInstPtr}}
\index{BaseDynInstPtr@{BaseDynInstPtr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{BaseDynInstPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf RefCountingPtr}$<${\bf BaseDynInst}$<$Impl$>$ $>$ {\bf BaseDynInstPtr}}}
\label{classBaseDynInst_ab1bbb895c1fee69912972ee66ed93c18}
\hypertarget{classBaseDynInst_a028ce10889c5f6450239d9e9a7347976}{
\index{BaseDynInst@{BaseDynInst}!DynInstPtr@{DynInstPtr}}
\index{DynInstPtr@{DynInstPtr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{DynInstPtr}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::DynInstPtr {\bf DynInstPtr}}}
\label{classBaseDynInst_a028ce10889c5f6450239d9e9a7347976}


\hyperlink{classOzoneDynInst_a028ce10889c5f6450239d9e9a7347976}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_a028ce10889c5f6450239d9e9a7347976}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。\hypertarget{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}{
\index{BaseDynInst@{BaseDynInst}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}}}
\label{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}


\hyperlink{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}{BaseO3DynInst$<$ Impl $>$}, \hyperlink{classOzoneDynInst_a75484259f1855aabc8d74c6eb1cfe186}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_a75484259f1855aabc8d74c6eb1cfe186}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。\hypertarget{classBaseDynInst_a9792f311b2805cbefb8cb15c1c4a4cf5}{
\index{BaseDynInst@{BaseDynInst}!ImplCPU@{ImplCPU}}
\index{ImplCPU@{ImplCPU}!BaseDynInst@{BaseDynInst}}
\subsubsection[{ImplCPU}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::CPUType {\bf ImplCPU}}}
\label{classBaseDynInst_a9792f311b2805cbefb8cb15c1c4a4cf5}
\hypertarget{classBaseDynInst_a767a9d57347239b1c904738bbd7796fa}{
\index{BaseDynInst@{BaseDynInst}!ImplState@{ImplState}}
\index{ImplState@{ImplState}!BaseDynInst@{BaseDynInst}}
\subsubsection[{ImplState}]{\setlength{\rightskip}{0pt plus 5cm}typedef ImplCPU::ImplState {\bf ImplState}}}
\label{classBaseDynInst_a767a9d57347239b1c904738bbd7796fa}


\hyperlink{classOzoneDynInst_af74382499244d5cf3961ff5eaf314518}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_af74382499244d5cf3961ff5eaf314518}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。\hypertarget{classBaseDynInst_a1355cb78d031430d4d70eb5080267604}{
\index{BaseDynInst@{BaseDynInst}!IntReg@{IntReg}}
\index{IntReg@{IntReg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{IntReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::IntReg {\bf IntReg}}}
\label{classBaseDynInst_a1355cb78d031430d4d70eb5080267604}


\hyperlink{classBaseO3DynInst_a1355cb78d031430d4d70eb5080267604}{BaseO3DynInst$<$ Impl $>$}で再定義されています。\hypertarget{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}{
\index{BaseDynInst@{BaseDynInst}!ListIt@{ListIt}}
\index{ListIt@{ListIt}!BaseDynInst@{BaseDynInst}}
\subsubsection[{ListIt}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf std::list}$<${\bf DynInstPtr}$>$::iterator {\bf ListIt}}}
\label{classBaseDynInst_a184cb829e22cc656acb41864f68f51ea}


\hyperlink{classOzoneDynInst_a184cb829e22cc656acb41864f68f51ea}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_a184cb829e22cc656acb41864f68f51ea}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。\hypertarget{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{
\index{BaseDynInst@{BaseDynInst}!RegIndex@{RegIndex}}
\index{RegIndex@{RegIndex}!BaseDynInst@{BaseDynInst}}
\subsubsection[{RegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::RegIndex {\bf RegIndex}}}
\label{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}


\hyperlink{classBaseO3DynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{BaseO3DynInst$<$ Impl $>$}で再定義されています。

\subsection{列挙型}
\hypertarget{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18}{
\subsubsection[{"@25}]{\setlength{\rightskip}{0pt plus 5cm}anonymous enum}}
\label{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MaxInstSrcRegs@{MaxInstSrcRegs}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!MaxInstSrcRegs@{MaxInstSrcRegs}}\item[{\em 
\hypertarget{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a17b78fe104e3bf28fca535a040514084}{
MaxInstSrcRegs}
\label{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a17b78fe104e3bf28fca535a040514084}
}]\index{MaxInstDestRegs@{MaxInstDestRegs}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!MaxInstDestRegs@{MaxInstDestRegs}}\item[{\em 
\hypertarget{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a6a2e9b17a83d01eb4ee6bbdd739be9eb}{
MaxInstDestRegs}
\label{classBaseDynInst_ae4d5251432e1a9e6803c0240cc492e18a6a2e9b17a83d01eb4ee6bbdd739be9eb}
}]Max source regs. \end{description}
\end{Desc}




\begin{DoxyCode}
98          {
99         MaxInstSrcRegs = TheISA::MaxInstSrcRegs,        
100         MaxInstDestRegs = TheISA::MaxInstDestRegs       
101     };
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295f}{
\index{BaseDynInst@{BaseDynInst}!Flags@{Flags}}
\index{Flags@{Flags}!BaseDynInst@{BaseDynInst}}
\subsubsection[{Flags}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Flags}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295f}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{TranslationStarted@{TranslationStarted}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!TranslationStarted@{TranslationStarted}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa7422b78b8b761d2a5b4e0a89009557dc}{
TranslationStarted}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa7422b78b8b761d2a5b4e0a89009557dc}
}]\index{TranslationCompleted@{TranslationCompleted}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!TranslationCompleted@{TranslationCompleted}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa52194c718e80ba78894183e950d2fe66}{
TranslationCompleted}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa52194c718e80ba78894183e950d2fe66}
}]\index{PossibleLoadViolation@{PossibleLoadViolation}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!PossibleLoadViolation@{PossibleLoadViolation}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa69b40810eb73b6324c949f37e6083131}{
PossibleLoadViolation}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa69b40810eb73b6324c949f37e6083131}
}]\index{HitExternalSnoop@{HitExternalSnoop}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!HitExternalSnoop@{HitExternalSnoop}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa914c83de922f543f7fc36c7a57a7254c}{
HitExternalSnoop}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa914c83de922f543f7fc36c7a57a7254c}
}]\index{EffAddrValid@{EffAddrValid}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!EffAddrValid@{EffAddrValid}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa18215c6f3e211fc0797fc8319a3b7dba}{
EffAddrValid}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa18215c6f3e211fc0797fc8319a3b7dba}
}]\index{RecordResult@{RecordResult}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!RecordResult@{RecordResult}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa5a7ffa46df69da4492bfa380bb56eba6}{
RecordResult}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa5a7ffa46df69da4492bfa380bb56eba6}
}]\index{Predicate@{Predicate}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Predicate@{Predicate}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faf3f0ec77fa58b6268327a87170b3b204}{
Predicate}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faf3f0ec77fa58b6268327a87170b3b204}
}]\index{PredTaken@{PredTaken}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!PredTaken@{PredTaken}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa598c9294d31a04169908391fe1e3f8f7}{
PredTaken}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa598c9294d31a04169908391fe1e3f8f7}
}]\index{EACalcDone@{EACalcDone}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!EACalcDone@{EACalcDone}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fab6d9bd536d2399d9e48ceac11630df4d}{
EACalcDone}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fab6d9bd536d2399d9e48ceac11630df4d}
}]Whether or not the effective address calculation is completed. \begin{Desc}
\item[\hyperlink{todo__todo000016}{TODO}]: Consider if this is necessary or not. \end{Desc}
\index{IsUncacheable@{IsUncacheable}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!IsUncacheable@{IsUncacheable}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa935a229fd307ffc1a80933386891c427}{
IsUncacheable}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa935a229fd307ffc1a80933386891c427}
}]\index{ReqMade@{ReqMade}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!ReqMade@{ReqMade}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa451547c16dc99e77c8e8a0aeb05c9447}{
ReqMade}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fa451547c16dc99e77c8e8a0aeb05c9447}
}]\index{MemOpDone@{MemOpDone}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!MemOpDone@{MemOpDone}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faba7f7685e9e9b5a2d0ea9c18b8ac47ae}{
MemOpDone}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295faba7f7685e9e9b5a2d0ea9c18b8ac47ae}
}]\index{MaxFlags@{MaxFlags}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!MaxFlags@{MaxFlags}}\item[{\em 
\hypertarget{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fafbf407084a11db7294b9f44e44fe7bb8}{
MaxFlags}
\label{classBaseDynInst_aa705cf7e79a21c2352b00ffe20cd295fafbf407084a11db7294b9f44e44fe7bb8}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
139                {
140         TranslationStarted,
141         TranslationCompleted,
142         PossibleLoadViolation,
143         HitExternalSnoop,
144         EffAddrValid,
145         RecordResult,
146         Predicate,
147         PredTaken,
151         EACalcDone,
152         IsUncacheable,
153         ReqMade,
154         MemOpDone,
155         MaxFlags
156     };
\end{DoxyCode}
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}{
\index{BaseDynInst@{BaseDynInst}!Status@{Status}}
\index{Status@{Status}!BaseDynInst@{BaseDynInst}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Status}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70b}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{IqEntry@{IqEntry}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!IqEntry@{IqEntry}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}{
IqEntry}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba033d0b5f3300c89e5a30cc93340ac374}
}]\index{RobEntry@{RobEntry}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!RobEntry@{RobEntry}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}{
RobEntry}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babff9c146554fea1156e224a3f1a41b78}
}]Instruction is in the IQ. \index{LsqEntry@{LsqEntry}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!LsqEntry@{LsqEntry}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}{
LsqEntry}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba910a740b0dabb8ab7b61f540d4efc7ef}
}]Instruction is in the \hyperlink{classROB}{ROB}. \index{Completed@{Completed}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Completed@{Completed}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}{
Completed}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baf47f90c31ee3cdaa28b81ecf57b72ce9}
}]Instruction is in the \hyperlink{classLSQ}{LSQ}. \index{ResultReady@{ResultReady}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!ResultReady@{ResultReady}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}{
ResultReady}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba1317b2302eefb284e81392ff97d7fbfc}
}]Instruction has completed. \index{CanIssue@{CanIssue}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!CanIssue@{CanIssue}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}{
CanIssue}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5920c582de2a56a0934db60ae9f17f90}
}]Instruction has its result. \index{Issued@{Issued}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Issued@{Issued}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}{
Issued}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9857002704a7c967f40ad09425a609fb}
}]Instruction can issue and execute. \index{Executed@{Executed}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Executed@{Executed}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}{
Executed}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba64ac477648aa4bfdfdcfb81b9232e073}
}]Instruction has issued. \index{CanCommit@{CanCommit}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!CanCommit@{CanCommit}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}{
CanCommit}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba3f73dd3b188316a28f6f49a756dd0f08}
}]Instruction has executed. \index{AtCommit@{AtCommit}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!AtCommit@{AtCommit}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}{
AtCommit}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba98db15e644d921e4619fa954c33440db}
}]Instruction can commit. \index{Committed@{Committed}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Committed@{Committed}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}{
Committed}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa2fbad5a13016997291f98c11c254035}
}]Instruction has reached commit. \index{Squashed@{Squashed}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!Squashed@{Squashed}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}{
Squashed}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba173c3733642a8b921708ca664a078c6b}
}]Instruction has committed. \index{SquashedInIQ@{SquashedInIQ}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SquashedInIQ@{SquashedInIQ}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}{
SquashedInIQ}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba80733653b968f232fdf73b8eab7fff86}
}]Instruction is squashed. \index{SquashedInLSQ@{SquashedInLSQ}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SquashedInLSQ@{SquashedInLSQ}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}{
SquashedInLSQ}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad72c434c6c580a5f20e5f3b659de09d6}
}]Instruction is squashed in the IQ. \index{SquashedInROB@{SquashedInROB}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SquashedInROB@{SquashedInROB}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}{
SquashedInROB}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bad76f955270c2e46b6df438a043fc84cc}
}]Instruction is squashed in the \hyperlink{classLSQ}{LSQ}. \index{RecoverInst@{RecoverInst}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!RecoverInst@{RecoverInst}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}{
RecoverInst}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba9c362affef98d47542b10870213f38b0}
}]Instruction is squashed in the \hyperlink{classROB}{ROB}. \index{BlockingInst@{BlockingInst}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!BlockingInst@{BlockingInst}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}{
BlockingInst}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70babe0a1c80170ca464e1ffe07cf27c8790}
}]Is a recover instruction. \index{ThreadsyncWait@{ThreadsyncWait}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!ThreadsyncWait@{ThreadsyncWait}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}{
ThreadsyncWait}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70baa4ae9ccc1d686d1f743d77664c209c7c}
}]Is a blocking instruction. \index{SerializeBefore@{SerializeBefore}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SerializeBefore@{SerializeBefore}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}{
SerializeBefore}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba6fccc334c05c6f43f90dc60238f6c39e}
}]Is a thread synchronization instruction. \index{SerializeAfter@{SerializeAfter}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SerializeAfter@{SerializeAfter}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}{
SerializeAfter}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab11834485756e0e9b84886d7d014a08f}
}]Needs to serialize on instructions ahead of it \index{SerializeHandled@{SerializeHandled}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!SerializeHandled@{SerializeHandled}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}{
SerializeHandled}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70ba5dcfe61e192f9f6a72bc7ff9c5cd8a2b}
}]Needs to serialize instructions behind it. \index{NumStatus@{NumStatus}!BaseDynInst@{BaseDynInst}}\index{BaseDynInst@{BaseDynInst}!NumStatus@{NumStatus}}\item[{\em 
\hypertarget{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}{
NumStatus}
\label{classBaseDynInst_a67a0db04d321a74b7e7fcfd3f1a3f70bab37ed3bea9670ef9797b74ea37aed2f3}
}]Serialization has been handled. \end{description}
\end{Desc}




\begin{DoxyCode}
113                 {
114         IqEntry,                 
115         RobEntry,                
116         LsqEntry,                
117         Completed,               
118         ResultReady,             
119         CanIssue,                
120         Issued,                  
121         Executed,                
122         CanCommit,               
123         AtCommit,                
124         Committed,               
125         Squashed,                
126         SquashedInIQ,            
127         SquashedInLSQ,           
128         SquashedInROB,           
129         RecoverInst,             
130         BlockingInst,            
131         ThreadsyncWait,          
132         SerializeBefore,         
133 
134         SerializeAfter,          
135         SerializeHandled,        
136         NumStatus
137     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classBaseDynInst_a840565bb821f30293af92f0db4ddb28a}{
\index{BaseDynInst@{BaseDynInst}!BaseDynInst@{BaseDynInst}}
\index{BaseDynInst@{BaseDynInst}!BaseDynInst@{BaseDynInst}}
\subsubsection[{BaseDynInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseDynInst} ({\bf StaticInstPtr} {\em staticInst}, \/  {\bf StaticInstPtr} {\em macroop}, \/  TheISA::PCState {\em pc}, \/  TheISA::PCState {\em predPC}, \/  {\bf InstSeqNum} {\em seq\_\-num}, \/  {\bf ImplCPU} $\ast$ {\em cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a840565bb821f30293af92f0db4ddb28a}
\hyperlink{classBaseDynInst}{BaseDynInst} constructor given a binary instruction. 
\begin{DoxyParams}{引数}
\item[{\em staticInst}]A StaticInstPtr to the underlying instruction. \item[{\em pc}]The PC state for the instruction. \item[{\em predPC}]The predicted next PC state for the instruction. \item[{\em seq\_\-num}]The sequence number of the instruction. \item[{\em cpu}]Pointer to the instruction's CPU. \end{DoxyParams}



\begin{DoxyCode}
66   : staticInst(_staticInst), cpu(cpu), traceData(NULL), macroop(_macroop)
67 {
68     seqNum = seq_num;
69 
70     pc = _pc;
71     predPC = _predPC;
72 
73     initVars();
74 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a7ebce8e9adfcd43b1e8b3a58f235d289}{
\index{BaseDynInst@{BaseDynInst}!BaseDynInst@{BaseDynInst}}
\index{BaseDynInst@{BaseDynInst}!BaseDynInst@{BaseDynInst}}
\subsubsection[{BaseDynInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseDynInst} ({\bf StaticInstPtr} {\em staticInst}, \/  {\bf StaticInstPtr} {\em macroop})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a7ebce8e9adfcd43b1e8b3a58f235d289}
\hyperlink{classBaseDynInst}{BaseDynInst} constructor given a \hyperlink{classStaticInst}{StaticInst} pointer. 
\begin{DoxyParams}{引数}
\item[{\em \_\-staticInst}]The \hyperlink{classStaticInst}{StaticInst} for this \hyperlink{classBaseDynInst}{BaseDynInst}. \end{DoxyParams}



\begin{DoxyCode}
79     : staticInst(_staticInst), traceData(NULL), macroop(_macroop)
80 {
81     seqNum = 0;
82     initVars();
83 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af446a3befb983b87ef04566ad283c371}{
\index{BaseDynInst@{BaseDynInst}!$\sim$BaseDynInst@{$\sim$BaseDynInst}}
\index{$\sim$BaseDynInst@{$\sim$BaseDynInst}!BaseDynInst@{BaseDynInst}}
\subsubsection[{$\sim$BaseDynInst}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf BaseDynInst} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af446a3befb983b87ef04566ad283c371}
\hyperlink{classBaseDynInst}{BaseDynInst} destructor. 


\begin{DoxyCode}
138 {
139     if (memData) {
140         delete [] memData;
141     }
142 
143     if (traceData) {
144         delete traceData;
145     }
146 
147     fault = NoFault;
148 
149 #ifndef NDEBUG
150     --cpu->instcount;
151 
152     DPRINTF(DynInst,
153         "DynInst: [sn:%lli] Instruction destroyed. Instcount for %s = %i\n",
154         seqNum, cpu->name(), cpu->instcount);
155 #endif
156 #ifdef DEBUG
157     cpu->snList.erase(seqNum);
158 #endif
159 
160     if (reqToVerify)
161         delete reqToVerify;
162 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBaseDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}{
\index{BaseDynInst@{BaseDynInst}!branchTarget@{branchTarget}}
\index{branchTarget@{branchTarget}!BaseDynInst@{BaseDynInst}}
\subsubsection[{branchTarget}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState branchTarget () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a066dfcf24b065ae319cc2d27aa4eb09c}
Returns the branch target address. 


\begin{DoxyCode}
593     { return staticInst->branchTarget(pc); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad22bc2d91297685b76dc15215666883d}{
\index{BaseDynInst@{BaseDynInst}!clearCanCommit@{clearCanCommit}}
\index{clearCanCommit@{clearCanCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearCanCommit}]{\setlength{\rightskip}{0pt plus 5cm}void clearCanCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad22bc2d91297685b76dc15215666883d}
Clears this instruction as being ready to commit. 


\begin{DoxyCode}
734 { status.reset(CanCommit); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aad2d885accd9c810610076b4837a1d49}{
\index{BaseDynInst@{BaseDynInst}!clearCanIssue@{clearCanIssue}}
\index{clearCanIssue@{clearCanIssue}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearCanIssue}]{\setlength{\rightskip}{0pt plus 5cm}void clearCanIssue ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aad2d885accd9c810610076b4837a1d49}
Clears this instruction being able to issue. 


\begin{DoxyCode}
713 { status.reset(CanIssue); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0a7b38cc3c0a8ae3147bfbf3e29838ee}{
\index{BaseDynInst@{BaseDynInst}!clearInIQ@{clearInIQ}}
\index{clearInIQ@{clearInIQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearInIQ}]{\setlength{\rightskip}{0pt plus 5cm}void clearInIQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0a7b38cc3c0a8ae3147bfbf3e29838ee}
Sets this instruction as a entry the IQ. 


\begin{DoxyCode}
761 { status.reset(IqEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a41c8d6d7d42f2e72d1ffc2f1e731cae3}{
\index{BaseDynInst@{BaseDynInst}!clearInROB@{clearInROB}}
\index{clearInROB@{clearInROB}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearInROB}]{\setlength{\rightskip}{0pt plus 5cm}void clearInROB ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a41c8d6d7d42f2e72d1ffc2f1e731cae3}
Sets this instruction as a entry the \hyperlink{classROB}{ROB}. 


\begin{DoxyCode}
797 { status.reset(RobEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae6e7d08fe9e92022d54514af18b5b36a}{
\index{BaseDynInst@{BaseDynInst}!clearIssued@{clearIssued}}
\index{clearIssued@{clearIssued}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearIssued}]{\setlength{\rightskip}{0pt plus 5cm}void clearIssued ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae6e7d08fe9e92022d54514af18b5b36a}
Clears this instruction as being issued. 


\begin{DoxyCode}
722 { status.reset(Issued); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_abe42baa87e7660df60248deec78f8d5a}{
\index{BaseDynInst@{BaseDynInst}!clearSerializeAfter@{clearSerializeAfter}}
\index{clearSerializeAfter@{clearSerializeAfter}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}void clearSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_abe42baa87e7660df60248deec78f8d5a}
Clears the serializeAfter part of this instruction. 


\begin{DoxyCode}
571 { status.reset(SerializeAfter); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a09b692cf6e7b00c1160248452fa24d4b}{
\index{BaseDynInst@{BaseDynInst}!clearSerializeBefore@{clearSerializeBefore}}
\index{clearSerializeBefore@{clearSerializeBefore}!BaseDynInst@{BaseDynInst}}
\subsubsection[{clearSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}void clearSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a09b692cf6e7b00c1160248452fa24d4b}
Clears the serializeBefore part of this instruction. 


\begin{DoxyCode}
562 { status.reset(SerializeBefore); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}{
\index{BaseDynInst@{BaseDynInst}!contextId@{contextId}}
\index{contextId@{contextId}!BaseDynInst@{BaseDynInst}}
\subsubsection[{contextId}]{\setlength{\rightskip}{0pt plus 5cm}int contextId () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a651d5d14e7a4e95ebe6d7f5b8ee5a107}
Read this context's system-\/wide ID 


\begin{DoxyCode}
468 { return thread->contextId(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}{
\index{BaseDynInst@{BaseDynInst}!cpuId@{cpuId}}
\index{cpuId@{cpuId}!BaseDynInst@{BaseDynInst}}
\subsubsection[{cpuId}]{\setlength{\rightskip}{0pt plus 5cm}int cpuId () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1e2d18ebf4e21f2416c21a8b072e2c7b}
Read this CPU's ID. 


\begin{DoxyCode}
459 { return cpu->cpuId(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a26789603cc94992d18f8ddedfff96acf}{
\index{BaseDynInst@{BaseDynInst}!demapDataPage@{demapDataPage}}
\index{demapDataPage@{demapDataPage}!BaseDynInst@{BaseDynInst}}
\subsubsection[{demapDataPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapDataPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a26789603cc94992d18f8ddedfff96acf}



\begin{DoxyCode}
311     {
312         cpu->demapPage(vaddr, asn);
313     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ac8a36d45a839b07f50b73f1eee119615}{
\index{BaseDynInst@{BaseDynInst}!demapInstPage@{demapInstPage}}
\index{demapInstPage@{demapInstPage}!BaseDynInst@{BaseDynInst}}
\subsubsection[{demapInstPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapInstPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ac8a36d45a839b07f50b73f1eee119615}



\begin{DoxyCode}
307     {
308         cpu->demapPage(vaddr, asn);
309     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2d698ff909513b48a1263f8a5440e067}{
\index{BaseDynInst@{BaseDynInst}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!BaseDynInst@{BaseDynInst}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
303     {
304         cpu->demapPage(vaddr, asn);
305     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae5a1a6d72f40f715253b91e32b3caad2}{
\index{BaseDynInst@{BaseDynInst}!destRegIdx@{destRegIdx}}
\index{destRegIdx@{destRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} destRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae5a1a6d72f40f715253b91e32b3caad2}
Returns the logical register index of the i'th destination register. 


\begin{DoxyCode}
607 { return staticInst->destRegIdx(i); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}{
\index{BaseDynInst@{BaseDynInst}!doneEACalc@{doneEACalc}}
\index{doneEACalc@{doneEACalc}!BaseDynInst@{BaseDynInst}}
\subsubsection[{doneEACalc}]{\setlength{\rightskip}{0pt plus 5cm}bool doneEACalc ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2f1c9119ee950f8afc730ea9d6e92d84}
Returns whether or not the eff. addr. calculation has been completed. 


\begin{DoxyCode}
857 { return instFlags[EACalcDone]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9a56f3bdfd0d5b331356265c62556516}{
\index{BaseDynInst@{BaseDynInst}!doneTargCalc@{doneTargCalc}}
\index{doneTargCalc@{doneTargCalc}!BaseDynInst@{BaseDynInst}}
\subsubsection[{doneTargCalc}]{\setlength{\rightskip}{0pt plus 5cm}bool doneTargCalc ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9a56f3bdfd0d5b331356265c62556516}
Checks whether or not this instruction has had its branch target calculated yet. For now it is not utilized and is hacked to be always false. \begin{Desc}
\item[\hyperlink{todo__todo000015}{TODO}]: Actually use this instruction. \end{Desc}



\begin{DoxyCode}
478 { return false; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a5d337b0f151368459d1a95a6470f18ca}{
\index{BaseDynInst@{BaseDynInst}!dump@{dump}}
\index{dump@{dump}!BaseDynInst@{BaseDynInst}}
\subsubsection[{dump}]{\setlength{\rightskip}{0pt plus 5cm}void dump (std::string \& {\em outstring})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a5d337b0f151368459d1a95a6470f18ca}
Dumps out contents of this \hyperlink{classBaseDynInst}{BaseDynInst} into given string. 


\begin{DoxyCode}
192 {
193     std::ostringstream s;
194     s << "T" << threadNumber << " : 0x" << pc.instAddr() << " "
195       << staticInst->disassemble(pc.instAddr());
196 
197     outstring = s.str();
198 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_accd2600060dbaee3a3b41aed4034c63c}{
\index{BaseDynInst@{BaseDynInst}!dump@{dump}}
\index{dump@{dump}!BaseDynInst@{BaseDynInst}}
\subsubsection[{dump}]{\setlength{\rightskip}{0pt plus 5cm}void dump ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_accd2600060dbaee3a3b41aed4034c63c}
Dumps out contents of this \hyperlink{classBaseDynInst}{BaseDynInst}. 


\begin{DoxyCode}
183 {
184     cprintf("T%d : %#08d `", threadNumber, pc.instAddr());
185     std::cout << staticInst->disassemble(pc.instAddr());
186     cprintf("'\n");
187 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{
\index{BaseDynInst@{BaseDynInst}!eaSrcsReady@{eaSrcsReady}}
\index{eaSrcsReady@{eaSrcsReady}!BaseDynInst@{BaseDynInst}}
\subsubsection[{eaSrcsReady}]{\setlength{\rightskip}{0pt plus 5cm}bool eaSrcsReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae3a07556a5b5d8248cbfb1c99561340d}
Returns whether or not the eff. addr. source registers are ready. 

\hyperlink{classOzoneDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_ae3a07556a5b5d8248cbfb1c99561340d}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。


\begin{DoxyCode}
223 {
224     // For now I am assuming that src registers 1..n-1 are the ones that the
225     // EA calc depends on.  (i.e. src reg 0 is the source of the data to be
226     // stored)
227 
228     for (int i = 1; i < numSrcRegs(); ++i) {
229         if (!_readySrcRegIdx[i])
230             return false;
231     }
232 
233     return true;
234 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3e8dc2f81466d2399695ce78aba506da}{
\index{BaseDynInst@{BaseDynInst}!effAddrValid@{effAddrValid}}
\index{effAddrValid@{effAddrValid}!BaseDynInst@{BaseDynInst}}
\subsubsection[{effAddrValid}]{\setlength{\rightskip}{0pt plus 5cm}bool effAddrValid () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3e8dc2f81466d2399695ce78aba506da}
Is the effective virtual address valid. 


\begin{DoxyCode}
289 { return instFlags[EffAddrValid]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a36c2a28eca3086b67fc7168a37367e98}{
\index{BaseDynInst@{BaseDynInst}!finishTranslation@{finishTranslation}}
\index{finishTranslation@{finishTranslation}!BaseDynInst@{BaseDynInst}}
\subsubsection[{finishTranslation}]{\setlength{\rightskip}{0pt plus 5cm}void finishTranslation ({\bf WholeTranslationState} $\ast$ {\em state})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a36c2a28eca3086b67fc7168a37367e98}
Finish a DTB address translation. 


\begin{DoxyCode}
1072 {
1073     fault = state->getFault();
1074 
1075     instFlags[IsUncacheable] = state->isUncacheable();
1076 
1077     if (fault == NoFault) {
1078         physEffAddr = state->getPaddr();
1079         memReqFlags = state->getFlags();
1080 
1081         if (state->mainReq->isCondSwap()) {
1082             assert(state->res);
1083             state->mainReq->setExtraData(*state->res);
1084         }
1085 
1086     } else {
1087         state->deleteReqs();
1088     }
1089     delete state;
1090 
1091     translationCompleted(true);
1092 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa63107f986e5c741f58413c6643298fb}{
\index{BaseDynInst@{BaseDynInst}!flattenDestReg@{flattenDestReg}}
\index{flattenDestReg@{flattenDestReg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{flattenDestReg}]{\setlength{\rightskip}{0pt plus 5cm}void flattenDestReg (int {\em idx}, \/  TheISA::RegIndex {\em flattened\_\-dest})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa63107f986e5c741f58413c6643298fb}
Flattens a destination architectural register index into a logical index. 


\begin{DoxyCode}
425     {
426         _flatDestRegIdx[idx] = flattened_dest;
427     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae669db55c176447543f27f35c1cd3ae5}{
\index{BaseDynInst@{BaseDynInst}!flattenedDestRegIdx@{flattenedDestRegIdx}}
\index{flattenedDestRegIdx@{flattenedDestRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{flattenedDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex flattenedDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae669db55c176447543f27f35c1cd3ae5}
Returns the flattened register index of the i'th destination register. 


\begin{DoxyCode}
389     {
390         return _flatDestRegIdx[idx];
391     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a4f35ce7d5cb2ec57504bc2c2bc03c879}{
\index{BaseDynInst@{BaseDynInst}!getCpuPtr@{getCpuPtr}}
\index{getCpuPtr@{getCpuPtr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{getCpuPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseCPU}$\ast$ getCpuPtr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a4f35ce7d5cb2ec57504bc2c2bc03c879}



\begin{DoxyCode}
168 { return cpu; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a6fd9d852d5780eb802b4d2520e58747b}{
\index{BaseDynInst@{BaseDynInst}!getEA@{getEA}}
\index{getEA@{getEA}!BaseDynInst@{BaseDynInst}}
\subsubsection[{getEA}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr}\& getEA () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a6fd9d852d5780eb802b4d2520e58747b}
Returns the effective address. 


\begin{DoxyCode}
854 { return instEffAddr; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1ac977937b0a3cf64e58ba7141e4cc11}{
\index{BaseDynInst@{BaseDynInst}!getFault@{getFault}}
\index{getFault@{getFault}!BaseDynInst@{BaseDynInst}}
\subsubsection[{getFault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} getFault () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1ac977937b0a3cf64e58ba7141e4cc11}
Returns the fault type. 


\begin{DoxyCode}
471 { return fault; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3dc054e66fce6c154e88f4c1ecc868d2}{
\index{BaseDynInst@{BaseDynInst}!getInstListIt@{getInstListIt}}
\index{getInstListIt@{getInstListIt}!BaseDynInst@{BaseDynInst}}
\subsubsection[{getInstListIt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ListIt}\& getInstListIt ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3dc054e66fce6c154e88f4c1ecc868d2}
Returns iterator to this instruction in the list of all \hyperlink{namespaceinsts}{insts}. 


\begin{DoxyCode}
869 { return instListIt; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad04e6525dc209abe51106ce7fde57576}{
\index{BaseDynInst@{BaseDynInst}!hasRequest@{hasRequest}}
\index{hasRequest@{hasRequest}!BaseDynInst@{BaseDynInst}}
\subsubsection[{hasRequest}]{\setlength{\rightskip}{0pt plus 5cm}bool hasRequest ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad04e6525dc209abe51106ce7fde57576}
Has this instruction generated a memory request. 


\begin{DoxyCode}
866 { return instFlags[ReqMade]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a75605c294a03028c695549f020222b2e}{
\index{BaseDynInst@{BaseDynInst}!hitExternalSnoop@{hitExternalSnoop}}
\index{hitExternalSnoop@{hitExternalSnoop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{hitExternalSnoop}]{\setlength{\rightskip}{0pt plus 5cm}void hitExternalSnoop (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a75605c294a03028c695549f020222b2e}



\begin{DoxyCode}
354 { instFlags[HitExternalSnoop] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a58f775b4d0db28ea4537417ee746ba89}{
\index{BaseDynInst@{BaseDynInst}!hitExternalSnoop@{hitExternalSnoop}}
\index{hitExternalSnoop@{hitExternalSnoop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{hitExternalSnoop}]{\setlength{\rightskip}{0pt plus 5cm}bool hitExternalSnoop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a58f775b4d0db28ea4537417ee746ba89}
True if the address hit a external snoop while sitting in the \hyperlink{classLSQ}{LSQ}. If this is true and a older instruction sees it, this instruction must reexecute 


\begin{DoxyCode}
353 { return instFlags[HitExternalSnoop]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae5c08b83b54ab954feb02df3e206c1f0}{
\index{BaseDynInst@{BaseDynInst}!initiateTranslation@{initiateTranslation}}
\index{initiateTranslation@{initiateTranslation}!BaseDynInst@{BaseDynInst}}
\subsubsection[{initiateTranslation}]{\setlength{\rightskip}{0pt plus 5cm}void initiateTranslation ({\bf RequestPtr} {\em req}, \/  {\bf RequestPtr} {\em sreqLow}, \/  {\bf RequestPtr} {\em sreqHigh}, \/  uint64\_\-t $\ast$ {\em res}, \/  {\bf BaseTLB::Mode} {\em mode})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae5c08b83b54ab954feb02df3e206c1f0}
Initiate a DTB address translation. 


\begin{DoxyCode}
1016 {
1017     translationStarted(true);
1018 
1019     if (!TheISA::HasUnalignedMemAcc || sreqLow == NULL) {
1020         WholeTranslationState *state =
1021             new WholeTranslationState(req, NULL, res, mode);
1022 
1023         // One translation if the request isn't split.
1024         DataTranslation<BaseDynInstPtr> *trans =
1025             new DataTranslation<BaseDynInstPtr>(this, state);
1026 
1027         cpu->dtb->translateTiming(req, thread->getTC(), trans, mode);
1028 
1029         if (!translationCompleted()) {
1030             // The translation isn't yet complete, so we can't possibly have a
1031             // fault. Overwrite any existing fault we might have from a previous
1032             // execution of this instruction (e.g. an uncachable load that
1033             // couldn't execute because it wasn't at the head of the ROB).
1034             fault = NoFault;
1035 
1036             // Save memory requests.
1037             savedReq = state->mainReq;
1038             savedSreqLow = state->sreqLow;
1039             savedSreqHigh = state->sreqHigh;
1040         }
1041     } else {
1042         WholeTranslationState *state =
1043             new WholeTranslationState(req, sreqLow, sreqHigh, NULL, res, mode);
1044 
1045         // Two translations when the request is split.
1046         DataTranslation<BaseDynInstPtr> *stransLow =
1047             new DataTranslation<BaseDynInstPtr>(this, state, 0);
1048         DataTranslation<BaseDynInstPtr> *stransHigh =
1049             new DataTranslation<BaseDynInstPtr>(this, state, 1);
1050 
1051         cpu->dtb->translateTiming(sreqLow, thread->getTC(), stransLow, mode);
1052         cpu->dtb->translateTiming(sreqHigh, thread->getTC(), stransHigh, mode);
1053 
1054         if (!translationCompleted()) {
1055             // The translation isn't yet complete, so we can't possibly have a
1056             // fault. Overwrite any existing fault we might have from a previous
1057             // execution of this instruction (e.g. an uncachable load that
1058             // couldn't execute because it wasn't at the head of the ROB).
1059             fault = NoFault;
1060 
1061             // Save memory requests.
1062             savedReq = state->mainReq;
1063             savedSreqLow = state->sreqLow;
1064             savedSreqHigh = state->sreqHigh;
1065         }
1066     }
1067 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1b19937d8cca25bf52a51ae7de67ea94}{
\index{BaseDynInst@{BaseDynInst}!initVars@{initVars}}
\index{initVars@{initVars}!BaseDynInst@{BaseDynInst}}
\subsubsection[{initVars}]{\setlength{\rightskip}{0pt plus 5cm}void initVars ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classBaseDynInst_a1b19937d8cca25bf52a51ae7de67ea94}
Function to initialize variables in the constructors. 

\hyperlink{classBaseO3DynInst_a1b19937d8cca25bf52a51ae7de67ea94}{BaseO3DynInst$<$ Impl $>$}で再定義されています。


\begin{DoxyCode}
88 {
89     memData = NULL;
90     effAddr = 0;
91     physEffAddr = 0;
92     readyRegs = 0;
93     memReqFlags = 0;
94 
95     status.reset();
96 
97     instFlags.reset();
98     instFlags[RecordResult] = true;
99     instFlags[Predicate] = true;
100 
101     lqIdx = -1;
102     sqIdx = -1;
103 
104     // Eventually make this a parameter.
105     threadNumber = 0;
106 
107     // Also make this a parameter, or perhaps get it from xc or cpu.
108     asid = 0;
109 
110     // Initialize the fault to be NoFault.
111     fault = NoFault;
112 
113 #ifndef NDEBUG
114     ++cpu->instcount;
115 
116     if (cpu->instcount > 1500) {
117 #ifdef DEBUG
118         cpu->dumpInsts();
119         dumpSNList();
120 #endif
121         assert(cpu->instcount <= 1500);
122     }
123 
124     DPRINTF(DynInst,
125         "DynInst: [sn:%lli] Instruction created. Instcount for %s = %i\n",
126         seqNum, cpu->name(), cpu->instcount);
127 #endif
128 
129 #ifdef DEBUG
130     cpu->snList.insert(seqNum);
131 #endif
132 
133     reqToVerify = NULL;
134 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a85879d46d0c22de560215747a6d083af}{
\index{BaseDynInst@{BaseDynInst}!instAddr@{instAddr}}
\index{instAddr@{instAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instAddr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} instAddr () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a85879d46d0c22de560215747a6d083af}
Read the PC of this instruction. 


\begin{DoxyCode}
815 { return pc.instAddr(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a19e374b98940ff65bd4d9d17f198738c}{
\index{BaseDynInst@{BaseDynInst}!instcount@{instcount}}
\index{instcount@{instcount}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instcount}]{\setlength{\rightskip}{0pt plus 5cm}int instcount ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a19e374b98940ff65bd4d9d17f198738c}
\hypertarget{classBaseDynInst_a8b514343a000efa2bf568c4f964cb8b1}{
\index{BaseDynInst@{BaseDynInst}!isAtCommit@{isAtCommit}}
\index{isAtCommit@{isAtCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isAtCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool isAtCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a8b514343a000efa2bf568c4f964cb8b1}



\begin{DoxyCode}
741 { return status[AtCommit]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa2317a020504e552097abb001847f74c}{
\index{BaseDynInst@{BaseDynInst}!isCall@{isCall}}
\index{isCall@{isCall}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isCall}]{\setlength{\rightskip}{0pt plus 5cm}bool isCall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa2317a020504e552097abb001847f74c}



\begin{DoxyCode}
530 { return staticInst->isCall(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}{
\index{BaseDynInst@{BaseDynInst}!isCommitted@{isCommitted}}
\index{isCommitted@{isCommitted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isCommitted}]{\setlength{\rightskip}{0pt plus 5cm}bool isCommitted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9cc760f9838c39bfb3112cdbfb468cf3}
Returns whether or not this instruction is committed. 


\begin{DoxyCode}
747 { return status[Committed]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9065f06f69273b51a799acff12d2c4c7}{
\index{BaseDynInst@{BaseDynInst}!isCompleted@{isCompleted}}
\index{isCompleted@{isCompleted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isCompleted}]{\setlength{\rightskip}{0pt plus 5cm}bool isCompleted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9065f06f69273b51a799acff12d2c4c7}
Returns whether or not this instruction is completed. 


\begin{DoxyCode}
698 { return status[Completed]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a941920262acf4437e241c7600b3007ff}{
\index{BaseDynInst@{BaseDynInst}!isCondCtrl@{isCondCtrl}}
\index{isCondCtrl@{isCondCtrl}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isCondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a941920262acf4437e241c7600b3007ff}



\begin{DoxyCode}
534 { return staticInst->isCondCtrl(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}{
\index{BaseDynInst@{BaseDynInst}!isCondDelaySlot@{isCondDelaySlot}}
\index{isCondDelaySlot@{isCondDelaySlot}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isCondDelaySlot}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondDelaySlot () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a50a12c82ee75e53f92c0852ae3ea71e8}



\begin{DoxyCode}
536 { return staticInst->isCondDelaySlot(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2ff117edfab9c8486802c441ac331086}{
\index{BaseDynInst@{BaseDynInst}!isControl@{isControl}}
\index{isControl@{isControl}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isControl}]{\setlength{\rightskip}{0pt plus 5cm}bool isControl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2ff117edfab9c8486802c441ac331086}



\begin{DoxyCode}
529 { return staticInst->isControl(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_abe301c4b09b8eb65bc2203905b1abf53}{
\index{BaseDynInst@{BaseDynInst}!isDataPrefetch@{isDataPrefetch}}
\index{isDataPrefetch@{isDataPrefetch}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isDataPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isDataPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_abe301c4b09b8eb65bc2203905b1abf53}



\begin{DoxyCode}
526 { return staticInst->isDataPrefetch(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aebb2ebf9a7a910fcd247833ab88843b3}{
\index{BaseDynInst@{BaseDynInst}!isDelayedCommit@{isDelayedCommit}}
\index{isDelayedCommit@{isDelayedCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isDelayedCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool isDelayedCommit () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aebb2ebf9a7a910fcd247833ab88843b3}



\begin{DoxyCode}
553 { return staticInst->isDelayedCommit(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ac218ba4230a8cd92999948288a54e14f}{
\index{BaseDynInst@{BaseDynInst}!isDirectCtrl@{isDirectCtrl}}
\index{isDirectCtrl@{isDirectCtrl}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isDirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isDirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ac218ba4230a8cd92999948288a54e14f}



\begin{DoxyCode}
532 { return staticInst->isDirectCtrl(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}{
\index{BaseDynInst@{BaseDynInst}!isExecuted@{isExecuted}}
\index{isExecuted@{isExecuted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isExecuted}]{\setlength{\rightskip}{0pt plus 5cm}bool isExecuted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a25d5f6d24c54820fbd19eb0e4e59dcac}
Returns whether or not this instruction has executed. 


\begin{DoxyCode}
728 { return status[Executed]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a937b23736e22f67d6b168c0c029deec4}{
\index{BaseDynInst@{BaseDynInst}!isFirstMicroop@{isFirstMicroop}}
\index{isFirstMicroop@{isFirstMicroop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isFirstMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isFirstMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a937b23736e22f67d6b168c0c029deec4}



\begin{DoxyCode}
555 { return staticInst->isFirstMicroop(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a58024ee3f69c53c47ec5b315b78a7302}{
\index{BaseDynInst@{BaseDynInst}!isFloating@{isFloating}}
\index{isFloating@{isFloating}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isFloating}]{\setlength{\rightskip}{0pt plus 5cm}bool isFloating () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a58024ee3f69c53c47ec5b315b78a7302}



\begin{DoxyCode}
528 { return staticInst->isFloating(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a5dfa427a48589c4c910416a67808510f}{
\index{BaseDynInst@{BaseDynInst}!isIndirectCtrl@{isIndirectCtrl}}
\index{isIndirectCtrl@{isIndirectCtrl}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isIndirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isIndirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a5dfa427a48589c4c910416a67808510f}



\begin{DoxyCode}
533 { return staticInst->isIndirectCtrl(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2edaf88f1e5d97e6785e1f17819bed40}{
\index{BaseDynInst@{BaseDynInst}!isInIQ@{isInIQ}}
\index{isInIQ@{isInIQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isInIQ}]{\setlength{\rightskip}{0pt plus 5cm}bool isInIQ () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2edaf88f1e5d97e6785e1f17819bed40}
Returns whether or not this instruction has issued. 


\begin{DoxyCode}
764 { return status[IqEntry]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab1c7907423921c684177bb65bde913c2}{
\index{BaseDynInst@{BaseDynInst}!isInLSQ@{isInLSQ}}
\index{isInLSQ@{isInLSQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isInLSQ}]{\setlength{\rightskip}{0pt plus 5cm}bool isInLSQ () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab1c7907423921c684177bb65bde913c2}
Returns whether or not this instruction is in the \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
782 { return status[LsqEntry]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_adc220257dd64e1af706d033eb74c9150}{
\index{BaseDynInst@{BaseDynInst}!isInROB@{isInROB}}
\index{isInROB@{isInROB}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isInROB}]{\setlength{\rightskip}{0pt plus 5cm}bool isInROB () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_adc220257dd64e1af706d033eb74c9150}
Returns whether or not this instruction is in the \hyperlink{classROB}{ROB}. 


\begin{DoxyCode}
800 { return status[RobEntry]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab7deedfb63be4690f506acd0444dde3a}{
\index{BaseDynInst@{BaseDynInst}!isInstPrefetch@{isInstPrefetch}}
\index{isInstPrefetch@{isInstPrefetch}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isInstPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isInstPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab7deedfb63be4690f506acd0444dde3a}



\begin{DoxyCode}
525 { return staticInst->isInstPrefetch(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a06625615adfaf28305767ac42b1ef0a4}{
\index{BaseDynInst@{BaseDynInst}!isInteger@{isInteger}}
\index{isInteger@{isInteger}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isInteger}]{\setlength{\rightskip}{0pt plus 5cm}bool isInteger () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a06625615adfaf28305767ac42b1ef0a4}



\begin{DoxyCode}
527 { return staticInst->isInteger(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa201775c9e5befb0bf84cdd7b24519b3}{
\index{BaseDynInst@{BaseDynInst}!isIprAccess@{isIprAccess}}
\index{isIprAccess@{isIprAccess}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isIprAccess}]{\setlength{\rightskip}{0pt plus 5cm}bool isIprAccess () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa201775c9e5befb0bf84cdd7b24519b3}



\begin{DoxyCode}
548 { return staticInst->isIprAccess(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}{
\index{BaseDynInst@{BaseDynInst}!isIssued@{isIssued}}
\index{isIssued@{isIssued}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isIssued}]{\setlength{\rightskip}{0pt plus 5cm}bool isIssued () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1b4092ba688a1efd54c934a31dd1fd3e}
Returns whether or not this instruction has issued. 


\begin{DoxyCode}
719 { return status[Issued]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ac600348c1afe65d9299c9635d6ea5773}{
\index{BaseDynInst@{BaseDynInst}!isLastMicroop@{isLastMicroop}}
\index{isLastMicroop@{isLastMicroop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isLastMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isLastMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ac600348c1afe65d9299c9635d6ea5773}



\begin{DoxyCode}
554 { return staticInst->isLastMicroop(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_afef57d32aae2e0d962889f6e0537bf31}{
\index{BaseDynInst@{BaseDynInst}!isLoad@{isLoad}}
\index{isLoad@{isLoad}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isLoad}]{\setlength{\rightskip}{0pt plus 5cm}bool isLoad () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_afef57d32aae2e0d962889f6e0537bf31}



\begin{DoxyCode}
521 { return staticInst->isLoad(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1f7c99c1d36381c9aff41f00261d06df}{
\index{BaseDynInst@{BaseDynInst}!isMacroop@{isMacroop}}
\index{isMacroop@{isMacroop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isMacroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isMacroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1f7c99c1d36381c9aff41f00261d06df}



\begin{DoxyCode}
551 { return staticInst->isMacroop(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a8bcffaf6f3c61001c56f6199a3221221}{
\index{BaseDynInst@{BaseDynInst}!isMemBarrier@{isMemBarrier}}
\index{isMemBarrier@{isMemBarrier}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isMemBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a8bcffaf6f3c61001c56f6199a3221221}



\begin{DoxyCode}
544 { return staticInst->isMemBarrier(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{
\index{BaseDynInst@{BaseDynInst}!isMemRef@{isMemRef}}
\index{isMemRef@{isMemRef}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isMemRef}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemRef () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9b0f2cd082a656c4b5f369b5362c2f5b}



\begin{DoxyCode}
520 { return staticInst->isMemRef(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a369f5792a76744815dbb1bcba6e25618}{
\index{BaseDynInst@{BaseDynInst}!isMicroBranch@{isMicroBranch}}
\index{isMicroBranch@{isMicroBranch}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isMicroBranch}]{\setlength{\rightskip}{0pt plus 5cm}bool isMicroBranch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a369f5792a76744815dbb1bcba6e25618}



\begin{DoxyCode}
556 { return staticInst->isMicroBranch(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a19f74cdac8afa870418c056c72645187}{
\index{BaseDynInst@{BaseDynInst}!isMicroop@{isMicroop}}
\index{isMicroop@{isMicroop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a19f74cdac8afa870418c056c72645187}



\begin{DoxyCode}
552 { return staticInst->isMicroop(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af032774c8da8aea2d9d84d5f3f211a7f}{
\index{BaseDynInst@{BaseDynInst}!isNonSpeculative@{isNonSpeculative}}
\index{isNonSpeculative@{isNonSpeculative}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isNonSpeculative}]{\setlength{\rightskip}{0pt plus 5cm}bool isNonSpeculative () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af032774c8da8aea2d9d84d5f3f211a7f}



\begin{DoxyCode}
546 { return staticInst->isNonSpeculative(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a45dbb9ace4c729e7bb701ce535fb1667}{
\index{BaseDynInst@{BaseDynInst}!isNop@{isNop}}
\index{isNop@{isNop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isNop}]{\setlength{\rightskip}{0pt plus 5cm}bool isNop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a45dbb9ace4c729e7bb701ce535fb1667}



\begin{DoxyCode}
519 { return staticInst->isNop(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_adc9467e7b34e8dff3964c85b66bb1b93}{
\index{BaseDynInst@{BaseDynInst}!isQuiesce@{isQuiesce}}
\index{isQuiesce@{isQuiesce}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isQuiesce}]{\setlength{\rightskip}{0pt plus 5cm}bool isQuiesce () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_adc9467e7b34e8dff3964c85b66bb1b93}



\begin{DoxyCode}
547 { return staticInst->isQuiesce(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}{
\index{BaseDynInst@{BaseDynInst}!isReadySrcRegIdx@{isReadySrcRegIdx}}
\index{isReadySrcRegIdx@{isReadySrcRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isReadySrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}bool isReadySrcRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad09a59cb16b4b96a42398b3bcd23cd2b}
Returns if a source register is ready. 


\begin{DoxyCode}
690     {
691         return this->_readySrcRegIdx[idx];
692     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa494f3355348eb3a97ce809b6361e195}{
\index{BaseDynInst@{BaseDynInst}!isResultReady@{isResultReady}}
\index{isResultReady@{isResultReady}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isResultReady}]{\setlength{\rightskip}{0pt plus 5cm}bool isResultReady () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa494f3355348eb3a97ce809b6361e195}
Returns whether or not the result is ready. 


\begin{DoxyCode}
704 { return status[ResultReady]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a56f87bc75115f1dcea77803b01f40d2c}{
\index{BaseDynInst@{BaseDynInst}!isReturn@{isReturn}}
\index{isReturn@{isReturn}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isReturn}]{\setlength{\rightskip}{0pt plus 5cm}bool isReturn () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a56f87bc75115f1dcea77803b01f40d2c}



\begin{DoxyCode}
531 { return staticInst->isReturn(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a4d1c24871e03e495a1841ea16d11a68f}{
\index{BaseDynInst@{BaseDynInst}!isSerializeAfter@{isSerializeAfter}}
\index{isSerializeAfter@{isSerializeAfter}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeAfter () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a4d1c24871e03e495a1841ea16d11a68f}



\begin{DoxyCode}
542     { return staticInst->isSerializeAfter() || status[SerializeAfter]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa350b74ea660b6821bd37cd139bd917b}{
\index{BaseDynInst@{BaseDynInst}!isSerializeBefore@{isSerializeBefore}}
\index{isSerializeBefore@{isSerializeBefore}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeBefore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa350b74ea660b6821bd37cd139bd917b}



\begin{DoxyCode}
540     { return staticInst->isSerializeBefore() || status[SerializeBefore]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a33db384950219c3c71206fbb2c7d8025}{
\index{BaseDynInst@{BaseDynInst}!isSerializeHandled@{isSerializeHandled}}
\index{isSerializeHandled@{isSerializeHandled}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSerializeHandled}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeHandled ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a33db384950219c3c71206fbb2c7d8025}
Checks if the serialization part of this instruction has been handled. This does not apply to the temporary serializing state; it only applies to this instruction's own permanent serializing state. 


\begin{DoxyCode}
584 { return status[SerializeHandled]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0b876c794e1ed62f664670215da8793f}{
\index{BaseDynInst@{BaseDynInst}!isSerializing@{isSerializing}}
\index{isSerializing@{isSerializing}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSerializing}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializing () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0b876c794e1ed62f664670215da8793f}



\begin{DoxyCode}
538 { return staticInst->isSerializing(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}{
\index{BaseDynInst@{BaseDynInst}!isSquashAfter@{isSquashAfter}}
\index{isSquashAfter@{isSquashAfter}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSquashAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashAfter () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}



\begin{DoxyCode}
543 { return staticInst->isSquashAfter(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_add8df091bd836cf92c6987990d130b83}{
\index{BaseDynInst@{BaseDynInst}!isSquashed@{isSquashed}}
\index{isSquashed@{isSquashed}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSquashed}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashed () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_add8df091bd836cf92c6987990d130b83}
Returns whether or not this instruction is squashed. 


\begin{DoxyCode}
753 { return status[Squashed]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa2983ad327b9f2045350cc639d6e23bd}{
\index{BaseDynInst@{BaseDynInst}!isSquashedInIQ@{isSquashedInIQ}}
\index{isSquashedInIQ@{isSquashedInIQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSquashedInIQ}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashedInIQ () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa2983ad327b9f2045350cc639d6e23bd}
Returns whether or not this instruction is squashed in the IQ. 


\begin{DoxyCode}
770 { return status[SquashedInIQ]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a103500ce68cd17d86796ff2d6ecf1445}{
\index{BaseDynInst@{BaseDynInst}!isSquashedInLSQ@{isSquashedInLSQ}}
\index{isSquashedInLSQ@{isSquashedInLSQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSquashedInLSQ}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashedInLSQ () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a103500ce68cd17d86796ff2d6ecf1445}
Returns whether or not this instruction is squashed in the \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
788 { return status[SquashedInLSQ]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3409062a85a322689611ea0f77b0532e}{
\index{BaseDynInst@{BaseDynInst}!isSquashedInROB@{isSquashedInROB}}
\index{isSquashedInROB@{isSquashedInROB}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSquashedInROB}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashedInROB () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3409062a85a322689611ea0f77b0532e}
Returns whether or not this instruction is squashed in the \hyperlink{classROB}{ROB}. 


\begin{DoxyCode}
806 { return status[SquashedInROB]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a75d02c30242181ed8a68f61087c2242d}{
\index{BaseDynInst@{BaseDynInst}!isStore@{isStore}}
\index{isStore@{isStore}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isStore}]{\setlength{\rightskip}{0pt plus 5cm}bool isStore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a75d02c30242181ed8a68f61087c2242d}



\begin{DoxyCode}
522 { return staticInst->isStore(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a7023ade89206ed967e6af7397cb744f8}{
\index{BaseDynInst@{BaseDynInst}!isStoreConditional@{isStoreConditional}}
\index{isStoreConditional@{isStoreConditional}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isStoreConditional}]{\setlength{\rightskip}{0pt plus 5cm}bool isStoreConditional () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a7023ade89206ed967e6af7397cb744f8}



\begin{DoxyCode}
524     { return staticInst->isStoreConditional(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{
\index{BaseDynInst@{BaseDynInst}!isSyscall@{isSyscall}}
\index{isSyscall@{isSyscall}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isSyscall}]{\setlength{\rightskip}{0pt plus 5cm}bool isSyscall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}



\begin{DoxyCode}
550 { return staticInst->isSyscall(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a8d1ad9904dbbde344554070bfaaab86f}{
\index{BaseDynInst@{BaseDynInst}!isTempSerializeAfter@{isTempSerializeAfter}}
\index{isTempSerializeAfter@{isTempSerializeAfter}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isTempSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isTempSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a8d1ad9904dbbde344554070bfaaab86f}
Checks if this serializeAfter is only temporarily set. 


\begin{DoxyCode}
574 { return status[SerializeAfter]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}{
\index{BaseDynInst@{BaseDynInst}!isTempSerializeBefore@{isTempSerializeBefore}}
\index{isTempSerializeBefore@{isTempSerializeBefore}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isTempSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}bool isTempSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a4df2bcaf5414d6db99fb8a5b0aba708a}
Checks if this serializeBefore is only temporarily set. 


\begin{DoxyCode}
565 { return status[SerializeBefore]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{
\index{BaseDynInst@{BaseDynInst}!isThreadSync@{isThreadSync}}
\index{isThreadSync@{isThreadSync}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isThreadSync}]{\setlength{\rightskip}{0pt plus 5cm}bool isThreadSync () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae1376a5b7bbe66f8bcf8b3517802c85f}



\begin{DoxyCode}
537 { return staticInst->isThreadSync(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a7fd0fd6367bf06758cdba245730318a4}{
\index{BaseDynInst@{BaseDynInst}!isTranslationDelayed@{isTranslationDelayed}}
\index{isTranslationDelayed@{isTranslationDelayed}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isTranslationDelayed}]{\setlength{\rightskip}{0pt plus 5cm}bool isTranslationDelayed () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a7fd0fd6367bf06758cdba245730318a4}
Returns true if the DTB address translation is being delayed due to a hw page table walk. 


\begin{DoxyCode}
361     {
362         return (translationStarted() && !translationCompleted());
363     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af53002b2f11733681e8552aa6805a706}{
\index{BaseDynInst@{BaseDynInst}!isUncondCtrl@{isUncondCtrl}}
\index{isUncondCtrl@{isUncondCtrl}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isUncondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isUncondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af53002b2f11733681e8552aa6805a706}



\begin{DoxyCode}
535 { return staticInst->isUncondCtrl(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{
\index{BaseDynInst@{BaseDynInst}!isUnverifiable@{isUnverifiable}}
\index{isUnverifiable@{isUnverifiable}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isUnverifiable}]{\setlength{\rightskip}{0pt plus 5cm}bool isUnverifiable () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ae9cbcc655cf8d63153d0c3f8bbf59841}



\begin{DoxyCode}
549 { return staticInst->isUnverifiable(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{
\index{BaseDynInst@{BaseDynInst}!isWriteBarrier@{isWriteBarrier}}
\index{isWriteBarrier@{isWriteBarrier}!BaseDynInst@{BaseDynInst}}
\subsubsection[{isWriteBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isWriteBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}



\begin{DoxyCode}
545 { return staticInst->isWriteBarrier(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a20a741d6245dcbf24bb3bc167946e1ec}{
\index{BaseDynInst@{BaseDynInst}!markSrcRegReady@{markSrcRegReady}}
\index{markSrcRegReady@{markSrcRegReady}!BaseDynInst@{BaseDynInst}}
\subsubsection[{markSrcRegReady}]{\setlength{\rightskip}{0pt plus 5cm}void markSrcRegReady ({\bf RegIndex} {\em src\_\-idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a20a741d6245dcbf24bb3bc167946e1ec}
Marks a specific register as ready. 


\begin{DoxyCode}
214 {
215     _readySrcRegIdx[src_idx] = true;
216 
217     markSrcRegReady();
218 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_acd6444fdff2557922a35895eccab2d0f}{
\index{BaseDynInst@{BaseDynInst}!markSrcRegReady@{markSrcRegReady}}
\index{markSrcRegReady@{markSrcRegReady}!BaseDynInst@{BaseDynInst}}
\subsubsection[{markSrcRegReady}]{\setlength{\rightskip}{0pt plus 5cm}void markSrcRegReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_acd6444fdff2557922a35895eccab2d0f}
Records that one of the source registers is ready. 


\begin{DoxyCode}
203 {
204     DPRINTF(IQ, "[sn:%lli] has %d ready out of %d sources. RTI %d)\n",
205             seqNum, readyRegs+1, numSrcRegs(), readyToIssue());
206     if (++readyRegs == numSrcRegs()) {
207         setCanIssue();
208     }
209 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aef8c47228ab905833941bc0e1918c871}{
\index{BaseDynInst@{BaseDynInst}!masterId@{masterId}}
\index{masterId@{masterId}!BaseDynInst@{BaseDynInst}}
\subsubsection[{masterId}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MasterID} masterId () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aef8c47228ab905833941bc0e1918c871}
Read this CPU's data requestor ID 


\begin{DoxyCode}
465 { return cpu->dataMasterId(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a8febf5a926e063e10aed0215d0a0fcaf}{
\index{BaseDynInst@{BaseDynInst}!memOpDone@{memOpDone}}
\index{memOpDone@{memOpDone}!BaseDynInst@{BaseDynInst}}
\subsubsection[{memOpDone}]{\setlength{\rightskip}{0pt plus 5cm}void memOpDone (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a8febf5a926e063e10aed0215d0a0fcaf}



\begin{DoxyCode}
293 { instFlags[MemOpDone] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab5d452060f2b5236af48329f3b21b250}{
\index{BaseDynInst@{BaseDynInst}!memOpDone@{memOpDone}}
\index{memOpDone@{memOpDone}!BaseDynInst@{BaseDynInst}}
\subsubsection[{memOpDone}]{\setlength{\rightskip}{0pt plus 5cm}bool memOpDone () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab5d452060f2b5236af48329f3b21b250}
Whether or not the memory operation is done. 


\begin{DoxyCode}
292 { return instFlags[MemOpDone]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2a36b9c5ead1c8f50bde6b401d18b1b3}{
\index{BaseDynInst@{BaseDynInst}!microPC@{microPC}}
\index{microPC@{microPC}!BaseDynInst@{BaseDynInst}}
\subsubsection[{microPC}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} microPC () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2a36b9c5ead1c8f50bde6b401d18b1b3}
Read the micro PC of this instruction. 


\begin{DoxyCode}
821 { return pc.microPC(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a821a18b4aa4e70533b1df605037062cd}{
\index{BaseDynInst@{BaseDynInst}!mispredicted@{mispredicted}}
\index{mispredicted@{mispredicted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{mispredicted}]{\setlength{\rightskip}{0pt plus 5cm}bool mispredicted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a821a18b4aa4e70533b1df605037062cd}
Returns whether the instruction mispredicted. 


\begin{DoxyCode}
510     {
511         TheISA::PCState tempPC = pc;
512         TheISA::advancePC(tempPC, staticInst);
513         return !(tempPC == predPC);
514     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab8d2b7c268f277488b0f62e209e93f36}{
\index{BaseDynInst@{BaseDynInst}!nextInstAddr@{nextInstAddr}}
\index{nextInstAddr@{nextInstAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{nextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} nextInstAddr () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab8d2b7c268f277488b0f62e209e93f36}
Read the PC of the next instruction. 


\begin{DoxyCode}
818 { return pc.nextInstAddr(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab7e23352b3d45a982dfeb799030f87d0}{
\index{BaseDynInst@{BaseDynInst}!numDestRegs@{numDestRegs}}
\index{numDestRegs@{numDestRegs}!BaseDynInst@{BaseDynInst}}
\subsubsection[{numDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab7e23352b3d45a982dfeb799030f87d0}
Returns the number of destination registers. 


\begin{DoxyCode}
599 { return staticInst->numDestRegs(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a7ec0ad00d322ae83bc5fae443ef04323}{
\index{BaseDynInst@{BaseDynInst}!numFPDestRegs@{numFPDestRegs}}
\index{numFPDestRegs@{numFPDestRegs}!BaseDynInst@{BaseDynInst}}
\subsubsection[{numFPDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numFPDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a7ec0ad00d322ae83bc5fae443ef04323}



\begin{DoxyCode}
603 { return staticInst->numFPDestRegs(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3935410f8201e0afd0f8e459f838b463}{
\index{BaseDynInst@{BaseDynInst}!numIntDestRegs@{numIntDestRegs}}
\index{numIntDestRegs@{numIntDestRegs}!BaseDynInst@{BaseDynInst}}
\subsubsection[{numIntDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numIntDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3935410f8201e0afd0f8e459f838b463}



\begin{DoxyCode}
604 { return staticInst->numIntDestRegs(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3902ecc708a6f28e94ee9aa975692915}{
\index{BaseDynInst@{BaseDynInst}!numSrcRegs@{numSrcRegs}}
\index{numSrcRegs@{numSrcRegs}!BaseDynInst@{BaseDynInst}}
\subsubsection[{numSrcRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numSrcRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3902ecc708a6f28e94ee9aa975692915}
Returns the number of source registers. 


\begin{DoxyCode}
596 { return staticInst->numSrcRegs(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}{
\index{BaseDynInst@{BaseDynInst}!opClass@{opClass}}
\index{opClass@{opClass}!BaseDynInst@{BaseDynInst}}
\subsubsection[{opClass}]{\setlength{\rightskip}{0pt plus 5cm}OpClass opClass () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa4919f97cae20d4d82391c1fc6d5fda6}
Returns the opclass of this instruction. 


\begin{DoxyCode}
589 { return staticInst->opClass(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af074e0233f7b4c7bb80ca26182833bf6}{
\index{BaseDynInst@{BaseDynInst}!pcState@{pcState}}
\index{pcState@{pcState}!BaseDynInst@{BaseDynInst}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}const void pcState (const TheISA::PCState \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af074e0233f7b4c7bb80ca26182833bf6}
\hyperlink{classSet}{Set} the PC state of this instruction. 


\begin{DoxyCode}
812 { pc = val; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a50cdfb6f4ba5ad01abb9ae5b777d7182}{
\index{BaseDynInst@{BaseDynInst}!pcState@{pcState}}
\index{pcState@{pcState}!BaseDynInst@{BaseDynInst}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}const TheISA::PCState pcState () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a50cdfb6f4ba5ad01abb9ae5b777d7182}
Read the PC state of this instruction. 


\begin{DoxyCode}
809 { return pc; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a8d4a144e868da0550434bd5ec9969982}{
\index{BaseDynInst@{BaseDynInst}!popResult@{popResult}}
\index{popResult@{popResult}!BaseDynInst@{BaseDynInst}}
\subsubsection[{popResult}]{\setlength{\rightskip}{0pt plus 5cm}void popResult (T \& {\em t})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a8d4a144e868da0550434bd5ec9969982}
Pops a result off the instResult queue 


\begin{DoxyCode}
615     {
616         if (!instResult.empty()) {
617             instResult.front().get(t);
618             instResult.pop();
619         }
620     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a7734c4cb05e0d0855b9cc931cfbf0166}{
\index{BaseDynInst@{BaseDynInst}!possibleLoadViolation@{possibleLoadViolation}}
\index{possibleLoadViolation@{possibleLoadViolation}!BaseDynInst@{BaseDynInst}}
\subsubsection[{possibleLoadViolation}]{\setlength{\rightskip}{0pt plus 5cm}void possibleLoadViolation (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a7734c4cb05e0d0855b9cc931cfbf0166}



\begin{DoxyCode}
347 { instFlags[PossibleLoadViolation] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_afa40abf76b073fc08641ac2b8a9f96cd}{
\index{BaseDynInst@{BaseDynInst}!possibleLoadViolation@{possibleLoadViolation}}
\index{possibleLoadViolation@{possibleLoadViolation}!BaseDynInst@{BaseDynInst}}
\subsubsection[{possibleLoadViolation}]{\setlength{\rightskip}{0pt plus 5cm}bool possibleLoadViolation () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_afa40abf76b073fc08641ac2b8a9f96cd}
True if this address was found to match a previous load and they issued out of order. If that happend, then it's only a problem if an incoming snoop invalidate modifies the line, in which case we need to squash. If nothing modified the line the order doesn't matter. 


\begin{DoxyCode}
346 { return instFlags[PossibleLoadViolation]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aaf7104129d287861faf7fe235f4116e7}{
\index{BaseDynInst@{BaseDynInst}!predInstAddr@{predInstAddr}}
\index{predInstAddr@{predInstAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{predInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} predInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aaf7104129d287861faf7fe235f4116e7}
Returns the predicted PC immediately after the branch. 


\begin{DoxyCode}
489 { return predPC.instAddr(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_acc3cf1eeb9bc53f3e6660fbceea961ee}{
\index{BaseDynInst@{BaseDynInst}!predMicroPC@{predMicroPC}}
\index{predMicroPC@{predMicroPC}!BaseDynInst@{BaseDynInst}}
\subsubsection[{predMicroPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} predMicroPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_acc3cf1eeb9bc53f3e6660fbceea961ee}
Returns the predicted micro PC after the branch 


\begin{DoxyCode}
495 { return predPC.microPC(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}{
\index{BaseDynInst@{BaseDynInst}!predNextInstAddr@{predNextInstAddr}}
\index{predNextInstAddr@{predNextInstAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{predNextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} predNextInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aabf159b9ae9ff5a404a04ef091d1f2d1}
Returns the predicted PC two instructions after the branch 


\begin{DoxyCode}
492 { return predPC.nextInstAddr(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0e34129e87398c9ff1f764e577b7b79f}{
\index{BaseDynInst@{BaseDynInst}!prevDestRegIdx@{prevDestRegIdx}}
\index{prevDestRegIdx@{prevDestRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{prevDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} prevDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0e34129e87398c9ff1f764e577b7b79f}
Returns the physical register index of the previous physical register that remapped to the same logical register index. 


\begin{DoxyCode}
397     {
398         return _prevDestRegIdx[idx];
399     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}{
\index{BaseDynInst@{BaseDynInst}!readMem@{readMem}}
\index{readMem@{readMem}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} readMem ({\bf Addr} {\em addr}, \/  uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  unsigned {\em flags})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a66191b2d8a45050b7df3c3efa7bb07c6}



\begin{DoxyCode}
888 {
889     instFlags[ReqMade] = true;
890     Request *req = NULL;
891     Request *sreqLow = NULL;
892     Request *sreqHigh = NULL;
893 
894     if (instFlags[ReqMade] && translationStarted()) {
895         req = savedReq;
896         sreqLow = savedSreqLow;
897         sreqHigh = savedSreqHigh;
898     } else {
899         req = new Request(asid, addr, size, flags, masterId(), this->pc.instAddr(
      ),
900                           thread->contextId(), threadNumber);
901 
902         req->taskId(cpu->taskId());
903 
904         // Only split the request if the ISA supports unaligned accesses.
905         if (TheISA::HasUnalignedMemAcc) {
906             splitRequest(req, sreqLow, sreqHigh);
907         }
908         initiateTranslation(req, sreqLow, sreqHigh, NULL, BaseTLB::Read);
909     }
910 
911     if (translationCompleted()) {
912         if (fault == NoFault) {
913             effAddr = req->getVaddr();
914             effSize = size;
915             instFlags[EffAddrValid] = true;
916 
917             if (cpu->checker) {
918                 if (reqToVerify != NULL) {
919                     delete reqToVerify;
920                 }
921                 reqToVerify = new Request(*req);
922             }
923             fault = cpu->read(req, sreqLow, sreqHigh, data, lqIdx);
924         } else {
925             // Commit will have to clean up whatever happened.  Set this
926             // instruction as executed.
927             this->setExecuted();
928         }
929 
930         if (fault != NoFault) {
931             // Return a fixed value to keep simulation deterministic even
932             // along misspeculated paths.
933             if (data)
934                 bzero(data, size);
935         }
936     }
937 
938     if (traceData) {
939         traceData->setAddr(addr);
940     }
941 
942     return fault;
943 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a254cecc48d457ea298b08a8bb009f9cf}{
\index{BaseDynInst@{BaseDynInst}!readPredicate@{readPredicate}}
\index{readPredicate@{readPredicate}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readPredicate}]{\setlength{\rightskip}{0pt plus 5cm}bool readPredicate ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a254cecc48d457ea298b08a8bb009f9cf}



\begin{DoxyCode}
824     {
825         return instFlags[Predicate];
826     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_acb2c4a00f6648221dac645d267f5e766}{
\index{BaseDynInst@{BaseDynInst}!readPredTaken@{readPredTaken}}
\index{readPredTaken@{readPredTaken}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readPredTaken}]{\setlength{\rightskip}{0pt plus 5cm}bool readPredTaken ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_acb2c4a00f6648221dac645d267f5e766}
Returns whether the instruction was predicted taken or not. 


\begin{DoxyCode}
499     {
500         return instFlags[PredTaken];
501     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a88bba628e3f9c53e98e85412e59e44fe}{
\index{BaseDynInst@{BaseDynInst}!readPredTarg@{readPredTarg}}
\index{readPredTarg@{readPredTarg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readPredTarg}]{\setlength{\rightskip}{0pt plus 5cm}const TheISA::PCState\& readPredTarg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a88bba628e3f9c53e98e85412e59e44fe}



\begin{DoxyCode}
486 { return predPC; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a87e2b2758379a95a212458692938e787}{
\index{BaseDynInst@{BaseDynInst}!readResult@{readResult}}
\index{readResult@{readResult}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readResult}]{\setlength{\rightskip}{0pt plus 5cm}void readResult (T \& {\em t})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a87e2b2758379a95a212458692938e787}
Read the most recent result stored by this instruction 


\begin{DoxyCode}
625     {
626         instResult.back().get(t);
627     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a25b995a791e41965e088d8bf3f2bf859}{
\index{BaseDynInst@{BaseDynInst}!readStCondFailures@{readStCondFailures}}
\index{readStCondFailures@{readStCondFailures}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}unsigned readStCondFailures ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a25b995a791e41965e088d8bf3f2bf859}
Returns the number of consecutive store conditional failures. 


\begin{DoxyCode}
877     { return thread->storeCondFailures; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0bfca6b2400cf8496f4e685668839861}{
\index{BaseDynInst@{BaseDynInst}!readyToCommit@{readyToCommit}}
\index{readyToCommit@{readyToCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readyToCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool readyToCommit () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0bfca6b2400cf8496f4e685668839861}
Returns whether or not this instruction is ready to commit. 


\begin{DoxyCode}
737 { return status[CanCommit]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a29fcc55658982386428d8035e438589f}{
\index{BaseDynInst@{BaseDynInst}!readyToIssue@{readyToIssue}}
\index{readyToIssue@{readyToIssue}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readyToIssue}]{\setlength{\rightskip}{0pt plus 5cm}bool readyToIssue () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a29fcc55658982386428d8035e438589f}
Returns whether or not this instruction is ready to issue. 


\begin{DoxyCode}
710 { return status[CanIssue]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2873e4a3f13a6eced648f00776dde834}{
\index{BaseDynInst@{BaseDynInst}!recordResult@{recordResult}}
\index{recordResult@{recordResult}!BaseDynInst@{BaseDynInst}}
\subsubsection[{recordResult}]{\setlength{\rightskip}{0pt plus 5cm}void recordResult (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2873e4a3f13a6eced648f00776dde834}
Records changes to result? 


\begin{DoxyCode}
286 { instFlags[RecordResult] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a464c336cf798d9eec1f4bd8daf601fa5}{
\index{BaseDynInst@{BaseDynInst}!removeInLSQ@{removeInLSQ}}
\index{removeInLSQ@{removeInLSQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{removeInLSQ}]{\setlength{\rightskip}{0pt plus 5cm}void removeInLSQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a464c336cf798d9eec1f4bd8daf601fa5}
Sets this instruction as a entry the \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
779 { status.reset(LsqEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ab7e10290401d7350e965a28388ad29d8}{
\index{BaseDynInst@{BaseDynInst}!renamedDestRegIdx@{renamedDestRegIdx}}
\index{renamedDestRegIdx@{renamedDestRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{renamedDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} renamedDestRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ab7e10290401d7350e965a28388ad29d8}
Returns the physical register index of the i'th destination register. 


\begin{DoxyCode}
374     {
375         return _destRegIdx[idx];
376     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}{
\index{BaseDynInst@{BaseDynInst}!renameDestReg@{renameDestReg}}
\index{renameDestReg@{renameDestReg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{renameDestReg}]{\setlength{\rightskip}{0pt plus 5cm}void renameDestReg (int {\em idx}, \/  {\bf PhysRegIndex} {\em renamed\_\-dest}, \/  {\bf PhysRegIndex} {\em previous\_\-rename})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9ae02d3c598d15a5c835ab7d4e647ce1}
Renames a destination register to a physical register. Also records the previous physical register that the logical register mapped to. 


\begin{DoxyCode}
407     {
408         _destRegIdx[idx] = renamed_dest;
409         _prevDestRegIdx[idx] = previous_rename;
410     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a77110024c396fae8eb7cc90446c05100}{
\index{BaseDynInst@{BaseDynInst}!renamedSrcRegIdx@{renamedSrcRegIdx}}
\index{renamedSrcRegIdx@{renamedSrcRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{renamedSrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} renamedSrcRegIdx (int {\em idx}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a77110024c396fae8eb7cc90446c05100}
Returns the physical register index of the i'th source register. 


\begin{DoxyCode}
380     {
381         assert(TheISA::MaxInstSrcRegs > idx);
382         return _srcRegIdx[idx];
383     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}{
\index{BaseDynInst@{BaseDynInst}!renameSrcReg@{renameSrcReg}}
\index{renameSrcReg@{renameSrcReg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{renameSrcReg}]{\setlength{\rightskip}{0pt plus 5cm}void renameSrcReg (int {\em idx}, \/  {\bf PhysRegIndex} {\em renamed\_\-src})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af3d4e52aa8ea0b526cd9f78f67127f36}
Renames a source logical register to the physical register which has/will produce that logical register's result. \begin{Desc}
\item[\hyperlink{todo__todo000014}{TODO}]: add in whether or not the source register is ready. \end{Desc}



\begin{DoxyCode}
417     {
418         _srcRegIdx[idx] = renamed_src;
419     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0038e061ac1af4a45f8d301673483cd0}{
\index{BaseDynInst@{BaseDynInst}!setASID@{setASID}}
\index{setASID@{setASID}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setASID}]{\setlength{\rightskip}{0pt plus 5cm}void setASID (short {\em addr\_\-space\_\-id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0038e061ac1af4a45f8d301673483cd0}
Sets the ASID. 


\begin{DoxyCode}
838 { asid = addr_space_id; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_adef575a8b55171e005db4954a44e5caf}{
\index{BaseDynInst@{BaseDynInst}!setAtCommit@{setAtCommit}}
\index{setAtCommit@{setAtCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setAtCommit}]{\setlength{\rightskip}{0pt plus 5cm}void setAtCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_adef575a8b55171e005db4954a44e5caf}



\begin{DoxyCode}
739 { status.set(AtCommit); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a0cbc886f9978503b587b4d7a7e3db728}{
\index{BaseDynInst@{BaseDynInst}!setCanCommit@{setCanCommit}}
\index{setCanCommit@{setCanCommit}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setCanCommit}]{\setlength{\rightskip}{0pt plus 5cm}void setCanCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a0cbc886f9978503b587b4d7a7e3db728}
Sets this instruction as ready to commit. 


\begin{DoxyCode}
731 { status.set(CanCommit); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2531049d5481976af68c8586015f0047}{
\index{BaseDynInst@{BaseDynInst}!setCanIssue@{setCanIssue}}
\index{setCanIssue@{setCanIssue}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setCanIssue}]{\setlength{\rightskip}{0pt plus 5cm}void setCanIssue ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2531049d5481976af68c8586015f0047}
Sets this instruction as ready to issue. 


\begin{DoxyCode}
707 { status.set(CanIssue); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{
\index{BaseDynInst@{BaseDynInst}!setCCRegOperand@{setCCRegOperand}}
\index{setCCRegOperand@{setCCRegOperand}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_afeb2b876cf6b29215cf9d6d56ba8863b}
Records a CC register being set to a value. 

\hyperlink{classBaseO3DynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{BaseO3DynInst$<$ Impl $>$}で再定義されています。


\begin{DoxyCode}
648     {
649         setResult<uint64_t>(val);
650     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a101a00eca65e94adc1377989d88a3c99}{
\index{BaseDynInst@{BaseDynInst}!setCommitted@{setCommitted}}
\index{setCommitted@{setCommitted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setCommitted}]{\setlength{\rightskip}{0pt plus 5cm}void setCommitted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a101a00eca65e94adc1377989d88a3c99}
Sets this instruction as committed. 


\begin{DoxyCode}
744 { status.set(Committed); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3241c8bad3d5ddb517721b999a4e3670}{
\index{BaseDynInst@{BaseDynInst}!setCompleted@{setCompleted}}
\index{setCompleted@{setCompleted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setCompleted}]{\setlength{\rightskip}{0pt plus 5cm}void setCompleted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3241c8bad3d5ddb517721b999a4e3670}
Sets this instruction as completed. 


\begin{DoxyCode}
695 { status.set(Completed); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_addd147868ea9ed46b5c943b0eaa57544}{
\index{BaseDynInst@{BaseDynInst}!setEA@{setEA}}
\index{setEA@{setEA}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setEA}]{\setlength{\rightskip}{0pt plus 5cm}void setEA ({\bf Addr} \& {\em ea})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_addd147868ea9ed46b5c943b0eaa57544}
Sets the effective address. 


\begin{DoxyCode}
851 { instEffAddr = ea; instFlags[EACalcDone] = true; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a22145fd061c0a41a9b7d3c8b499269a9}{
\index{BaseDynInst@{BaseDynInst}!setExecuted@{setExecuted}}
\index{setExecuted@{setExecuted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setExecuted}]{\setlength{\rightskip}{0pt plus 5cm}void setExecuted ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a22145fd061c0a41a9b7d3c8b499269a9}
Sets this instruction as executed. 


\begin{DoxyCode}
725 { status.set(Executed); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_addc8b4b6511725bf8ff48bd09ef22892}{
\index{BaseDynInst@{BaseDynInst}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_addc8b4b6511725bf8ff48bd09ef22892}
Records an fp register being set to a value. 

\hyperlink{classBaseO3DynInst_addc8b4b6511725bf8ff48bd09ef22892}{BaseO3DynInst$<$ Impl $>$}, \hyperlink{classOzoneDynInst_addc8b4b6511725bf8ff48bd09ef22892}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_addc8b4b6511725bf8ff48bd09ef22892}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。


\begin{DoxyCode}
665     {
666         setResult<double>(val);
667     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a2cce6f570bd24e9b78535c5f3bf3746f}{
\index{BaseDynInst@{BaseDynInst}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatReg} {\em val}, \/  int {\em width})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a2cce6f570bd24e9b78535c5f3bf3746f}
Records an fp register being set to a value. 


\begin{DoxyCode}
655     {
656         if (width == 32 || width == 64) {
657             setResult<double>(val);
658         } else {
659             panic("Unsupported width!");
660         }
661     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_acede5db0b5bbd5e03f6fb096c7ccf1b6}{
\index{BaseDynInst@{BaseDynInst}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_acede5db0b5bbd5e03f6fb096c7ccf1b6}
Records an fp register being set to an integer value. 


\begin{DoxyCode}
678     {
679         setResult<uint64_t>(val);
680     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad3fddac379ba976d902adbf2786afbda}{
\index{BaseDynInst@{BaseDynInst}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val}, \/  int {\em width})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad3fddac379ba976d902adbf2786afbda}
Records an fp register being set to an integer value. 


\begin{DoxyCode}
672     {
673         setResult<uint64_t>(val);
674     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a453f140409e14d608c78d1ed1e72fef7}{
\index{BaseDynInst@{BaseDynInst}!setInIQ@{setInIQ}}
\index{setInIQ@{setInIQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setInIQ}]{\setlength{\rightskip}{0pt plus 5cm}void setInIQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a453f140409e14d608c78d1ed1e72fef7}
Sets this instruction as a entry the IQ. 


\begin{DoxyCode}
758 { status.set(IqEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_adba79e6ab3a1d6a3cc4157241830b086}{
\index{BaseDynInst@{BaseDynInst}!setInLSQ@{setInLSQ}}
\index{setInLSQ@{setInLSQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setInLSQ}]{\setlength{\rightskip}{0pt plus 5cm}void setInLSQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_adba79e6ab3a1d6a3cc4157241830b086}
Sets this instruction as a entry the \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
776 { status.set(LsqEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a530dfc5f62fd422d1f4cc0e66074504e}{
\index{BaseDynInst@{BaseDynInst}!setInROB@{setInROB}}
\index{setInROB@{setInROB}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setInROB}]{\setlength{\rightskip}{0pt plus 5cm}void setInROB ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a530dfc5f62fd422d1f4cc0e66074504e}
Sets this instruction as a entry the \hyperlink{classROB}{ROB}. 


\begin{DoxyCode}
794 { status.set(RobEntry); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aeb6ae2640509c7f45f53c03d92f8f920}{
\index{BaseDynInst@{BaseDynInst}!setInstListIt@{setInstListIt}}
\index{setInstListIt@{setInstListIt}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setInstListIt}]{\setlength{\rightskip}{0pt plus 5cm}void setInstListIt ({\bf ListIt} {\em \_\-instListIt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aeb6ae2640509c7f45f53c03d92f8f920}
Sets iterator for this instruction in the list of all \hyperlink{namespaceinsts}{insts}. 


\begin{DoxyCode}
872 { instListIt = _instListIt; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a654e99f2be7cd298378462ce9651bb44}{
\index{BaseDynInst@{BaseDynInst}!setIntRegOperand@{setIntRegOperand}}
\index{setIntRegOperand@{setIntRegOperand}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a654e99f2be7cd298378462ce9651bb44}
Records an integer register being set to a value. 

\hyperlink{classBaseO3DynInst_a654e99f2be7cd298378462ce9651bb44}{BaseO3DynInst$<$ Impl $>$}, \hyperlink{classOzoneDynInst_a654e99f2be7cd298378462ce9651bb44}{OzoneDynInst$<$ Impl $>$}, と \hyperlink{classOzoneDynInst_a654e99f2be7cd298378462ce9651bb44}{OzoneDynInst$<$ OzoneImpl $>$}で再定義されています。


\begin{DoxyCode}
642     {
643         setResult<uint64_t>(val);
644     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}{
\index{BaseDynInst@{BaseDynInst}!setIssued@{setIssued}}
\index{setIssued@{setIssued}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setIssued}]{\setlength{\rightskip}{0pt plus 5cm}void setIssued ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a04eb3fc23b5c2e74dc6d12afc25f0198}
Sets this instruction as issued from the IQ. 


\begin{DoxyCode}
716 { status.set(Issued); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a137a8c6cced89c2ff8387900439436b4}{
\index{BaseDynInst@{BaseDynInst}!setPredicate@{setPredicate}}
\index{setPredicate@{setPredicate}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setPredicate}]{\setlength{\rightskip}{0pt plus 5cm}void setPredicate (bool {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a137a8c6cced89c2ff8387900439436b4}



\begin{DoxyCode}
829     {
830         instFlags[Predicate] = val;
831 
832         if (traceData) {
833             traceData->setPredicate(val);
834         }
835     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a62ee27d8bfd75838ea10c9dc8f97babc}{
\index{BaseDynInst@{BaseDynInst}!setPredTaken@{setPredTaken}}
\index{setPredTaken@{setPredTaken}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setPredTaken}]{\setlength{\rightskip}{0pt plus 5cm}void setPredTaken (bool {\em predicted\_\-taken})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a62ee27d8bfd75838ea10c9dc8f97babc}



\begin{DoxyCode}
504     {
505         instFlags[PredTaken] = predicted_taken;
506     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_af3e113981ea1684fcf025086404d5f01}{
\index{BaseDynInst@{BaseDynInst}!setPredTarg@{setPredTarg}}
\index{setPredTarg@{setPredTarg}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setPredTarg}]{\setlength{\rightskip}{0pt plus 5cm}void setPredTarg (const TheISA::PCState \& {\em \_\-predPC})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_af3e113981ea1684fcf025086404d5f01}
\hyperlink{classSet}{Set} the predicted target of this current instruction. 


\begin{DoxyCode}
482     {
483         predPC = _predPC;
484     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_accfdfc918ee73975e86b08cf8a528479}{
\index{BaseDynInst@{BaseDynInst}!setResult@{setResult}}
\index{setResult@{setResult}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setResult}]{\setlength{\rightskip}{0pt plus 5cm}void setResult (T {\em t})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_accfdfc918ee73975e86b08cf8a528479}
Pushes a result onto the instResult queue 


\begin{DoxyCode}
632     {
633         if (instFlags[RecordResult]) {
634             Result instRes;
635             instRes.set(t);
636             instResult.push(instRes);
637         }
638     }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a142437d4d0962c5b61960661f5141891}{
\index{BaseDynInst@{BaseDynInst}!setResultReady@{setResultReady}}
\index{setResultReady@{setResultReady}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setResultReady}]{\setlength{\rightskip}{0pt plus 5cm}void setResultReady ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a142437d4d0962c5b61960661f5141891}
Marks the result as ready. 


\begin{DoxyCode}
701 { status.set(ResultReady); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}{
\index{BaseDynInst@{BaseDynInst}!setSerializeAfter@{setSerializeAfter}}
\index{setSerializeAfter@{setSerializeAfter}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeAfter ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a3e4776abfedcc80df8c826a7f3c3efd3}
Temporarily sets this instruction as a serialize after instruction. 


\begin{DoxyCode}
568 { status.set(SerializeAfter); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a820fdb5f79e789fc8efffb15f1995695}{
\index{BaseDynInst@{BaseDynInst}!setSerializeBefore@{setSerializeBefore}}
\index{setSerializeBefore@{setSerializeBefore}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeBefore ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a820fdb5f79e789fc8efffb15f1995695}
Temporarily sets this instruction as a serialize before instruction. 


\begin{DoxyCode}
559 { status.set(SerializeBefore); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad115419b3ec6552a9db93ba349c73285}{
\index{BaseDynInst@{BaseDynInst}!setSerializeHandled@{setSerializeHandled}}
\index{setSerializeHandled@{setSerializeHandled}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSerializeHandled}]{\setlength{\rightskip}{0pt plus 5cm}void setSerializeHandled ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad115419b3ec6552a9db93ba349c73285}
Sets the serialization part of this instruction as handled. 


\begin{DoxyCode}
577 { status.set(SerializeHandled); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_abfa7b30b342b5ef70b7e060b305a2f94}{
\index{BaseDynInst@{BaseDynInst}!setSquashed@{setSquashed}}
\index{setSquashed@{setSquashed}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSquashed}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashed ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_abfa7b30b342b5ef70b7e060b305a2f94}
Sets this instruction as squashed. 


\begin{DoxyCode}
750 { status.set(Squashed); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ac9182e42b15715aae67ae9997da25082}{
\index{BaseDynInst@{BaseDynInst}!setSquashedInIQ@{setSquashedInIQ}}
\index{setSquashedInIQ@{setSquashedInIQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSquashedInIQ}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashedInIQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ac9182e42b15715aae67ae9997da25082}
Sets this instruction as squashed in the IQ. 


\begin{DoxyCode}
767 { status.set(SquashedInIQ); status.set(Squashed);}
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1d30846da1d1b390304ec1092751c8e0}{
\index{BaseDynInst@{BaseDynInst}!setSquashedInLSQ@{setSquashedInLSQ}}
\index{setSquashedInLSQ@{setSquashedInLSQ}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSquashedInLSQ}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashedInLSQ ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1d30846da1d1b390304ec1092751c8e0}
Sets this instruction as squashed in the \hyperlink{classLSQ}{LSQ}. 


\begin{DoxyCode}
785 { status.set(SquashedInLSQ);}
\end{DoxyCode}
\hypertarget{classBaseDynInst_a27471486b9fc6c5983f728e15c3dd6c9}{
\index{BaseDynInst@{BaseDynInst}!setSquashedInROB@{setSquashedInROB}}
\index{setSquashedInROB@{setSquashedInROB}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setSquashedInROB}]{\setlength{\rightskip}{0pt plus 5cm}void setSquashedInROB ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a27471486b9fc6c5983f728e15c3dd6c9}
Sets this instruction as squashed in the \hyperlink{classROB}{ROB}. 


\begin{DoxyCode}
803 { status.set(SquashedInROB); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_abbe779fa43c72cd485ddb736ab17ff61}{
\index{BaseDynInst@{BaseDynInst}!setStCondFailures@{setStCondFailures}}
\index{setStCondFailures@{setStCondFailures}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}void setStCondFailures (unsigned {\em sc\_\-failures})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_abbe779fa43c72cd485ddb736ab17ff61}
Sets the number of consecutive store conditional failures. 


\begin{DoxyCode}
881     { thread->storeCondFailures = sc_failures; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a65bbd70cc4e254a52befad10cc6a6f9a}{
\index{BaseDynInst@{BaseDynInst}!setThreadState@{setThreadState}}
\index{setThreadState@{setThreadState}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setThreadState}]{\setlength{\rightskip}{0pt plus 5cm}void setThreadState ({\bf ImplState} $\ast$ {\em state})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a65bbd70cc4e254a52befad10cc6a6f9a}
Sets the pointer to the thread state. 


\begin{DoxyCode}
844 { thread = state; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}{
\index{BaseDynInst@{BaseDynInst}!setTid@{setTid}}
\index{setTid@{setTid}!BaseDynInst@{BaseDynInst}}
\subsubsection[{setTid}]{\setlength{\rightskip}{0pt plus 5cm}void setTid ({\bf ThreadID} {\em tid})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad1c2ae5b668e7024fd2b0f956aefaa4e}
Sets the thread id. 


\begin{DoxyCode}
841 { threadNumber = tid; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a1ff97b43199001357718671a4d922d12}{
\index{BaseDynInst@{BaseDynInst}!socketId@{socketId}}
\index{socketId@{socketId}!BaseDynInst@{BaseDynInst}}
\subsubsection[{socketId}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} socketId () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a1ff97b43199001357718671a4d922d12}
Read this CPU's Socket ID. 


\begin{DoxyCode}
462 { return cpu->socketId(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_aa1b0c0798d6520eb2c1bf3334cee01c5}{
\index{BaseDynInst@{BaseDynInst}!splitRequest@{splitRequest}}
\index{splitRequest@{splitRequest}!BaseDynInst@{BaseDynInst}}
\subsubsection[{splitRequest}]{\setlength{\rightskip}{0pt plus 5cm}void splitRequest ({\bf RequestPtr} {\em req}, \/  {\bf RequestPtr} \& {\em sreqLow}, \/  {\bf RequestPtr} \& {\em sreqHigh})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_aa1b0c0798d6520eb2c1bf3334cee01c5}
Splits a request in two if it crosses a dcache block. 


\begin{DoxyCode}
998 {
999     // Check to see if the request crosses the next level block boundary.
1000     unsigned block_size = cpu->cacheLineSize();
1001     Addr addr = req->getVaddr();
1002     Addr split_addr = roundDown(addr + req->getSize() - 1, block_size);
1003     assert(split_addr <= addr || split_addr - addr < block_size);
1004 
1005     // Spans two blocks.
1006     if (split_addr > addr) {
1007         req->splitOnVaddr(split_addr, sreqLow, sreqHigh);
1008     }
1009 }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a9353aea3dfe673b88a4a96163d58759f}{
\index{BaseDynInst@{BaseDynInst}!srcRegIdx@{srcRegIdx}}
\index{srcRegIdx@{srcRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} srcRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a9353aea3dfe673b88a4a96163d58759f}
Returns the logical register index of the i'th source register. 


\begin{DoxyCode}
610 { return staticInst->srcRegIdx(i); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad33756f3e96ee445dca8d69b1dd8709c}{
\index{BaseDynInst@{BaseDynInst}!tcBase@{tcBase}}
\index{tcBase@{tcBase}!BaseDynInst@{BaseDynInst}}
\subsubsection[{tcBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ tcBase ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad33756f3e96ee445dca8d69b1dd8709c}
Returns the thread context. 


\begin{DoxyCode}
847 { return thread->getTC(); }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a650f554d6709582f30768a90e1b665cb}{
\index{BaseDynInst@{BaseDynInst}!translationCompleted@{translationCompleted}}
\index{translationCompleted@{translationCompleted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{translationCompleted}]{\setlength{\rightskip}{0pt plus 5cm}void translationCompleted (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a650f554d6709582f30768a90e1b665cb}



\begin{DoxyCode}
339 { instFlags[TranslationCompleted] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_acb5aa3bab9bbe5a26aeaab77f3abe4be}{
\index{BaseDynInst@{BaseDynInst}!translationCompleted@{translationCompleted}}
\index{translationCompleted@{translationCompleted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{translationCompleted}]{\setlength{\rightskip}{0pt plus 5cm}bool translationCompleted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_acb5aa3bab9bbe5a26aeaab77f3abe4be}
True if the DTB address translation has completed. 


\begin{DoxyCode}
338 { return instFlags[TranslationCompleted]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a68a56d88dcbcb5d039c94d7891edcbf7}{
\index{BaseDynInst@{BaseDynInst}!translationStarted@{translationStarted}}
\index{translationStarted@{translationStarted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{translationStarted}]{\setlength{\rightskip}{0pt plus 5cm}void translationStarted (bool {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a68a56d88dcbcb5d039c94d7891edcbf7}



\begin{DoxyCode}
335 { instFlags[TranslationStarted] = f; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ac97dc97e71471789910132e3a3ce0949}{
\index{BaseDynInst@{BaseDynInst}!translationStarted@{translationStarted}}
\index{translationStarted@{translationStarted}!BaseDynInst@{BaseDynInst}}
\subsubsection[{translationStarted}]{\setlength{\rightskip}{0pt plus 5cm}bool translationStarted () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ac97dc97e71471789910132e3a3ce0949}
True if the DTB address translation has started. 


\begin{DoxyCode}
334 { return instFlags[TranslationStarted]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_a21fc1eb6d0621763c50b19a1c0d25ca1}{
\index{BaseDynInst@{BaseDynInst}!uncacheable@{uncacheable}}
\index{uncacheable@{uncacheable}!BaseDynInst@{BaseDynInst}}
\subsubsection[{uncacheable}]{\setlength{\rightskip}{0pt plus 5cm}bool uncacheable ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_a21fc1eb6d0621763c50b19a1c0d25ca1}
Is this instruction's memory access uncacheable. 


\begin{DoxyCode}
863 { return instFlags[IsUncacheable]; }
\end{DoxyCode}
\hypertarget{classBaseDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}{
\index{BaseDynInst@{BaseDynInst}!writeMem@{writeMem}}
\index{writeMem@{writeMem}!BaseDynInst@{BaseDynInst}}
\subsubsection[{writeMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} writeMem (uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  {\bf Addr} {\em addr}, \/  unsigned {\em flags}, \/  uint64\_\-t $\ast$ {\em res})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseDynInst_ad46c5edeb1ee9b60445f3e26364e2c5e}



\begin{DoxyCode}
950 {
951     if (traceData) {
952         traceData->setAddr(addr);
953     }
954 
955     instFlags[ReqMade] = true;
956     Request *req = NULL;
957     Request *sreqLow = NULL;
958     Request *sreqHigh = NULL;
959 
960     if (instFlags[ReqMade] && translationStarted()) {
961         req = savedReq;
962         sreqLow = savedSreqLow;
963         sreqHigh = savedSreqHigh;
964     } else {
965         req = new Request(asid, addr, size, flags, masterId(), this->pc.instAddr(
      ),
966                           thread->contextId(), threadNumber);
967 
968         req->taskId(cpu->taskId());
969 
970         // Only split the request if the ISA supports unaligned accesses.
971         if (TheISA::HasUnalignedMemAcc) {
972             splitRequest(req, sreqLow, sreqHigh);
973         }
974         initiateTranslation(req, sreqLow, sreqHigh, res, BaseTLB::Write);
975     }
976 
977     if (fault == NoFault && translationCompleted()) {
978         effAddr = req->getVaddr();
979         effSize = size;
980         instFlags[EffAddrValid] = true;
981 
982         if (cpu->checker) {
983             if (reqToVerify != NULL) {
984                 delete reqToVerify;
985             }
986             reqToVerify = new Request(*req);
987         }
988         fault = cpu->write(req, sreqLow, sreqHigh, data, sqIdx);
989     }
990 
991     return fault;
992 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseDynInst_a1536987a8d6f8490fc850b9cc95a9eb9}{
\index{BaseDynInst@{BaseDynInst}!\_\-destRegIdx@{\_\-destRegIdx}}
\index{\_\-destRegIdx@{\_\-destRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{\_\-destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-destRegIdx}\mbox{[}TheISA::MaxInstDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a1536987a8d6f8490fc850b9cc95a9eb9}
Physical register index of the destination registers of this instruction. \hypertarget{classBaseDynInst_a44085d1f8566ca30fef0c6787999c79b}{
\index{BaseDynInst@{BaseDynInst}!\_\-flatDestRegIdx@{\_\-flatDestRegIdx}}
\index{\_\-flatDestRegIdx@{\_\-flatDestRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{\_\-flatDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::RegIndex {\bf \_\-flatDestRegIdx}\mbox{[}TheISA::MaxInstDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a44085d1f8566ca30fef0c6787999c79b}
Flattened register index of the destination registers of this instruction. \hypertarget{classBaseDynInst_a32bf6cb0ac0bfb27a8b60945ca3c3603}{
\index{BaseDynInst@{BaseDynInst}!\_\-prevDestRegIdx@{\_\-prevDestRegIdx}}
\index{\_\-prevDestRegIdx@{\_\-prevDestRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{\_\-prevDestRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-prevDestRegIdx}\mbox{[}TheISA::MaxInstDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a32bf6cb0ac0bfb27a8b60945ca3c3603}
Physical register index of the previous producers of the architected destinations. \hypertarget{classBaseDynInst_a78a797b8c24ad873d0cbe5f52487b02f}{
\index{BaseDynInst@{BaseDynInst}!\_\-readySrcRegIdx@{\_\-readySrcRegIdx}}
\index{\_\-readySrcRegIdx@{\_\-readySrcRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{\_\-readySrcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}std::bitset$<$MaxInstSrcRegs$>$ {\bf \_\-readySrcRegIdx}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a78a797b8c24ad873d0cbe5f52487b02f}
Whether or not the source register is ready. \begin{Desc}
\item[\hyperlink{todo__todo000012}{TODO}]: Not sure this should be here vs the derived class. \end{Desc}
\hypertarget{classBaseDynInst_a648b3ab7be47d79ef8eb06b5f5238e92}{
\index{BaseDynInst@{BaseDynInst}!\_\-srcRegIdx@{\_\-srcRegIdx}}
\index{\_\-srcRegIdx@{\_\-srcRegIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{\_\-srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PhysRegIndex} {\bf \_\-srcRegIdx}\mbox{[}TheISA::MaxInstSrcRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a648b3ab7be47d79ef8eb06b5f5238e92}
Physical register index of the source registers of this instruction. \hypertarget{classBaseDynInst_a03f3e3cd7500e78001075b53eab05a53}{
\index{BaseDynInst@{BaseDynInst}!asid@{asid}}
\index{asid@{asid}!BaseDynInst@{BaseDynInst}}
\subsubsection[{asid}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf asid}}}
\label{classBaseDynInst_a03f3e3cd7500e78001075b53eab05a53}
data address space ID, for loads \& stores. \hypertarget{classBaseDynInst_af0927cfb92eca43bfa3bfd5ce19af308}{
\index{BaseDynInst@{BaseDynInst}!cpu@{cpu}}
\index{cpu@{cpu}!BaseDynInst@{BaseDynInst}}
\subsubsection[{cpu}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ImplCPU}$\ast$ {\bf cpu}}}
\label{classBaseDynInst_af0927cfb92eca43bfa3bfd5ce19af308}
Pointer to the Impl's CPU object. \hypertarget{classBaseDynInst_a1097c58b547d58e4544cbf31fa68a390}{
\index{BaseDynInst@{BaseDynInst}!effAddr@{effAddr}}
\index{effAddr@{effAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{effAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf effAddr}}}
\label{classBaseDynInst_a1097c58b547d58e4544cbf31fa68a390}
The effective virtual address (lds \& stores only). \hypertarget{classBaseDynInst_ad52a4366d1b850793e6d979a7459cab4}{
\index{BaseDynInst@{BaseDynInst}!effSize@{effSize}}
\index{effSize@{effSize}!BaseDynInst@{BaseDynInst}}
\subsubsection[{effSize}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf effSize}}}
\label{classBaseDynInst_ad52a4366d1b850793e6d979a7459cab4}
The size of the request \hypertarget{classBaseDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{
\index{BaseDynInst@{BaseDynInst}!fault@{fault}}
\index{fault@{fault}!BaseDynInst@{BaseDynInst}}
\subsubsection[{fault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} {\bf fault}}}
\label{classBaseDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}
The kind of fault this instruction has generated. \hypertarget{classBaseDynInst_aaa54d2440fad0984a0a8edbcade8c26f}{
\index{BaseDynInst@{BaseDynInst}!instEffAddr@{instEffAddr}}
\index{instEffAddr@{instEffAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instEffAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf instEffAddr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseDynInst_aaa54d2440fad0984a0a8edbcade8c26f}
Instruction effective address. \begin{Desc}
\item[\hyperlink{todo__todo000013}{TODO}]: Consider if this is necessary or not. \end{Desc}
\hypertarget{classBaseDynInst_a4bc909cbac3face1caf422952afdd400}{
\index{BaseDynInst@{BaseDynInst}!instFlags@{instFlags}}
\index{instFlags@{instFlags}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instFlags}]{\setlength{\rightskip}{0pt plus 5cm}std::bitset$<$MaxFlags$>$ {\bf instFlags}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a4bc909cbac3face1caf422952afdd400}
\hypertarget{classBaseDynInst_ae774064514a3dc6a8d932c1fb975d37f}{
\index{BaseDynInst@{BaseDynInst}!instListIt@{instListIt}}
\index{instListIt@{instListIt}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instListIt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ListIt} {\bf instListIt}}}
\label{classBaseDynInst_ae774064514a3dc6a8d932c1fb975d37f}
Iterator pointing to this \hyperlink{classBaseDynInst}{BaseDynInst} in the list of all \hyperlink{namespaceinsts}{insts}. \hypertarget{classBaseDynInst_a4ed9dfc2276eac05ce2f8a65849c2bf8}{
\index{BaseDynInst@{BaseDynInst}!instResult@{instResult}}
\index{instResult@{instResult}!BaseDynInst@{BaseDynInst}}
\subsubsection[{instResult}]{\setlength{\rightskip}{0pt plus 5cm}std::queue$<${\bf Result}$>$ {\bf instResult}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_a4ed9dfc2276eac05ce2f8a65849c2bf8}
The result of the instruction; assumes an instruction can have many destination registers. \hypertarget{classBaseDynInst_a543896e8c656ce7cce978a1ec4d29afe}{
\index{BaseDynInst@{BaseDynInst}!lqIdx@{lqIdx}}
\index{lqIdx@{lqIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{lqIdx}]{\setlength{\rightskip}{0pt plus 5cm}int16\_\-t {\bf lqIdx}}}
\label{classBaseDynInst_a543896e8c656ce7cce978a1ec4d29afe}
Load queue index. \hypertarget{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}{
\index{BaseDynInst@{BaseDynInst}!macroop@{macroop}}
\index{macroop@{macroop}!BaseDynInst@{BaseDynInst}}
\subsubsection[{macroop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf macroop}}}
\label{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}
The Macroop if one exists \hypertarget{classBaseDynInst_a9c9a186aff5eddf449916952b8398116}{
\index{BaseDynInst@{BaseDynInst}!memData@{memData}}
\index{memData@{memData}!BaseDynInst@{BaseDynInst}}
\subsubsection[{memData}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t$\ast$ {\bf memData}}}
\label{classBaseDynInst_a9c9a186aff5eddf449916952b8398116}
Pointer to the data for the memory access. \hypertarget{classBaseDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}{
\index{BaseDynInst@{BaseDynInst}!memReqFlags@{memReqFlags}}
\index{memReqFlags@{memReqFlags}!BaseDynInst@{BaseDynInst}}
\subsubsection[{memReqFlags}]{\setlength{\rightskip}{0pt plus 5cm}unsigned {\bf memReqFlags}}}
\label{classBaseDynInst_aba29e5174ccb47ac17cc2ff228a8e2af}
The memory request flags (from translation). \hypertarget{classBaseDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{
\index{BaseDynInst@{BaseDynInst}!pc@{pc}}
\index{pc@{pc}!BaseDynInst@{BaseDynInst}}
\subsubsection[{pc}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf pc}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_ad3585c83b0eac985107aa5a86e43e1b4}
PC state for this instruction. \hypertarget{classBaseDynInst_a159ce173047bae421effda8028f07d68}{
\index{BaseDynInst@{BaseDynInst}!physEffAddr@{physEffAddr}}
\index{physEffAddr@{physEffAddr}!BaseDynInst@{BaseDynInst}}
\subsubsection[{physEffAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf physEffAddr}}}
\label{classBaseDynInst_a159ce173047bae421effda8028f07d68}
The effective physical address. \hypertarget{classBaseDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{
\index{BaseDynInst@{BaseDynInst}!predPC@{predPC}}
\index{predPC@{predPC}!BaseDynInst@{BaseDynInst}}
\subsubsection[{predPC}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf predPC}}}
\label{classBaseDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}
Predicted PC state after this instruction. \hypertarget{classBaseDynInst_a98d0c5a64298b2b2d1bb8e99124b0963}{
\index{BaseDynInst@{BaseDynInst}!readyRegs@{readyRegs}}
\index{readyRegs@{readyRegs}!BaseDynInst@{BaseDynInst}}
\subsubsection[{readyRegs}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf readyRegs}}}
\label{classBaseDynInst_a98d0c5a64298b2b2d1bb8e99124b0963}
How many source registers are ready. \hypertarget{classBaseDynInst_a7a7e19d3ca6f10eed7c88a377c4cb971}{
\index{BaseDynInst@{BaseDynInst}!reqToVerify@{reqToVerify}}
\index{reqToVerify@{reqToVerify}!BaseDynInst@{BaseDynInst}}
\subsubsection[{reqToVerify}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf reqToVerify}}}
\label{classBaseDynInst_a7a7e19d3ca6f10eed7c88a377c4cb971}
\hypertarget{classBaseDynInst_a59b330383a8be2eaba12ac79b9d28dc2}{
\index{BaseDynInst@{BaseDynInst}!savedReq@{savedReq}}
\index{savedReq@{savedReq}!BaseDynInst@{BaseDynInst}}
\subsubsection[{savedReq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf savedReq}}}
\label{classBaseDynInst_a59b330383a8be2eaba12ac79b9d28dc2}
Saved memory requests (needed when the DTB address translation is delayed due to a hw page table walk). \hypertarget{classBaseDynInst_a0e8cac1ccea0f0428cb39947673bc31c}{
\index{BaseDynInst@{BaseDynInst}!savedSreqHigh@{savedSreqHigh}}
\index{savedSreqHigh@{savedSreqHigh}!BaseDynInst@{BaseDynInst}}
\subsubsection[{savedSreqHigh}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf savedSreqHigh}}}
\label{classBaseDynInst_a0e8cac1ccea0f0428cb39947673bc31c}
\hypertarget{classBaseDynInst_a092c24fc1b01745b4611ef36265f778a}{
\index{BaseDynInst@{BaseDynInst}!savedSreqLow@{savedSreqLow}}
\index{savedSreqLow@{savedSreqLow}!BaseDynInst@{BaseDynInst}}
\subsubsection[{savedSreqLow}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RequestPtr} {\bf savedSreqLow}}}
\label{classBaseDynInst_a092c24fc1b01745b4611ef36265f778a}
\hypertarget{classBaseDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}{
\index{BaseDynInst@{BaseDynInst}!seqNum@{seqNum}}
\index{seqNum@{seqNum}!BaseDynInst@{BaseDynInst}}
\subsubsection[{seqNum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf InstSeqNum} {\bf seqNum}}}
\label{classBaseDynInst_af9da73f56d2d0e7fd5009b70c4cf3542}
The sequence number of the instruction. \hypertarget{classBaseDynInst_a9f5a94c5a008c1580f89d38e425a6528}{
\index{BaseDynInst@{BaseDynInst}!sqIdx@{sqIdx}}
\index{sqIdx@{sqIdx}!BaseDynInst@{BaseDynInst}}
\subsubsection[{sqIdx}]{\setlength{\rightskip}{0pt plus 5cm}int16\_\-t {\bf sqIdx}}}
\label{classBaseDynInst_a9f5a94c5a008c1580f89d38e425a6528}
Store queue index. \hypertarget{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}{
\index{BaseDynInst@{BaseDynInst}!staticInst@{staticInst}}
\index{staticInst@{staticInst}!BaseDynInst@{BaseDynInst}}
\subsubsection[{staticInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf staticInst}}}
\label{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}
The \hyperlink{classStaticInst}{StaticInst} used by this \hyperlink{classBaseDynInst}{BaseDynInst}. \hypertarget{classBaseDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}{
\index{BaseDynInst@{BaseDynInst}!status@{status}}
\index{status@{status}!BaseDynInst@{BaseDynInst}}
\subsubsection[{status}]{\setlength{\rightskip}{0pt plus 5cm}std::bitset$<$NumStatus$>$ {\bf status}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseDynInst_aa3a3e4b13899ec096589e2e0c76f25bc}
The status of this \hyperlink{classBaseDynInst}{BaseDynInst}. Several bits can be set. \hypertarget{classBaseDynInst_a56eb59d7a0af96e35683462934d6d13e}{
\index{BaseDynInst@{BaseDynInst}!thread@{thread}}
\index{thread@{thread}!BaseDynInst@{BaseDynInst}}
\subsubsection[{thread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ImplState}$\ast$ {\bf thread}}}
\label{classBaseDynInst_a56eb59d7a0af96e35683462934d6d13e}
Pointer to the thread state. \hypertarget{classBaseDynInst_a892bd80aa2abe0b9cbfdf510d2111772}{
\index{BaseDynInst@{BaseDynInst}!threadNumber@{threadNumber}}
\index{threadNumber@{threadNumber}!BaseDynInst@{BaseDynInst}}
\subsubsection[{threadNumber}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadID} {\bf threadNumber}}}
\label{classBaseDynInst_a892bd80aa2abe0b9cbfdf510d2111772}
The thread this instruction is from. \hypertarget{classBaseDynInst_acbcf6d90551f8d3a598a70caae74d1ef}{
\index{BaseDynInst@{BaseDynInst}!traceData@{traceData}}
\index{traceData@{traceData}!BaseDynInst@{BaseDynInst}}
\subsubsection[{traceData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Trace::InstRecord}$\ast$ {\bf traceData}}}
\label{classBaseDynInst_acbcf6d90551f8d3a598a70caae74d1ef}
InstRecord that tracks this instructions. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/\hyperlink{base__dyn__inst_8hh}{base\_\-dyn\_\-inst.hh}\item 
cpu/\hyperlink{base__dyn__inst__impl_8hh}{base\_\-dyn\_\-inst\_\-impl.hh}\end{DoxyCompactItemize}
