/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [23:0] _02_;
  wire [4:0] _03_;
  wire [7:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_28z = ~((celloutsig_0_11z | celloutsig_0_18z) & celloutsig_0_23z[10]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_2z[11]) & in_data[26]);
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_7z[0]) & (celloutsig_0_0z | celloutsig_0_2z[0]));
  assign celloutsig_0_1z = ~((in_data[65] | in_data[0]) & (celloutsig_0_0z | in_data[7]));
  assign celloutsig_0_21z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_15z[0] | celloutsig_0_2z[13]));
  assign celloutsig_0_22z = ~((celloutsig_0_12z | celloutsig_0_5z) & (celloutsig_0_13z | celloutsig_0_10z));
  assign celloutsig_1_5z = in_data[147] | ~(celloutsig_1_4z[0]);
  assign celloutsig_0_0z = in_data[91] ^ in_data[51];
  assign celloutsig_1_7z = celloutsig_1_0z ^ _00_;
  assign celloutsig_0_11z = celloutsig_0_4z ^ celloutsig_0_8z;
  assign celloutsig_1_4z = { in_data[134:133], celloutsig_1_0z } + { in_data[123], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_4z + { celloutsig_1_6z[9:8], celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } + _01_;
  reg [7:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 8'h00;
    else _19_ <= { in_data[42:39], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_, _04_[4:2], _02_[23:22] } = _19_;
  reg [23:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 24'h000000;
    else _20_ <= { _02_[23:22], celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_33z };
  assign out_data[23:0] = _20_;
  reg [4:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 5'h00;
    else _21_ <= in_data[177:173];
  assign { _03_[4], _00_, _03_[2:0] } = _21_;
  assign celloutsig_0_32z = { celloutsig_0_23z[12:0], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_17z } === { celloutsig_0_20z[12:0], celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_16z, _01_, _04_[4:2], _02_[23:22] };
  assign celloutsig_1_13z = { _03_[4], _00_, _03_[2:1], celloutsig_1_3z, celloutsig_1_8z } === { celloutsig_1_6z[3:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_12z } === { celloutsig_1_8z[4:3], celloutsig_1_18z };
  assign celloutsig_0_16z = { _01_[1:0], _04_[4:2], _02_[23:22], celloutsig_0_13z, celloutsig_0_0z } === { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_14z[4:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z } === { celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[137:135], celloutsig_1_0z } >= in_data[121:118];
  assign celloutsig_1_12z = { _03_[4], _00_, _03_[2:0], celloutsig_1_7z } || celloutsig_1_11z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_11z[6:4], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z } || { in_data[99:96], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_0_35z = { celloutsig_0_7z[2:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_32z } < celloutsig_0_20z[6:1];
  assign celloutsig_1_18z = celloutsig_1_11z[7:5] < celloutsig_1_4z;
  assign celloutsig_0_31z = celloutsig_0_20z[5] & ~(celloutsig_0_14z[2]);
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_2z[9]);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[65]);
  assign celloutsig_0_6z = celloutsig_0_5z & ~(in_data[84]);
  assign celloutsig_0_12z = in_data[29] & ~(in_data[92]);
  assign celloutsig_0_25z = celloutsig_0_1z & ~(celloutsig_0_9z);
  assign celloutsig_0_20z = { celloutsig_0_2z[21], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z } % { 1'h1, in_data[67], _01_, _04_[4:2], _02_[23:22], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_37z = & { celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_23z[15:10], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = & in_data[189:180];
  assign celloutsig_0_18z = celloutsig_0_1z & celloutsig_0_9z;
  assign celloutsig_0_33z = | { celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_23z[12:8], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = | { celloutsig_0_10z, celloutsig_0_2z[21:16] };
  assign celloutsig_0_36z = { celloutsig_0_23z[11:9], celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_35z } << { celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_8z = { _03_[2:0], celloutsig_1_0z, celloutsig_1_7z } << { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_11z = { in_data[160], celloutsig_1_7z, _03_[4], _00_, _03_[2:0], celloutsig_1_4z } << celloutsig_1_6z[10:1];
  assign celloutsig_0_14z = { celloutsig_0_2z[17], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z } << { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_2z[22:10], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_8z } << { in_data[16:2], celloutsig_0_4z };
  assign celloutsig_0_15z = { _01_, _04_[4:2] } >> celloutsig_0_14z[6:1];
  assign celloutsig_0_7z = { _01_[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } - { _01_, _04_[4] };
  assign celloutsig_0_2z = { in_data[53:34], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } - { in_data[87:66], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[184:174], celloutsig_1_4z } ~^ { in_data[166:160], celloutsig_1_2z, celloutsig_1_5z, _03_[4], _00_, _03_[2:0] };
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_5z);
  assign celloutsig_0_19z = ~((celloutsig_0_4z & celloutsig_0_12z) | celloutsig_0_8z);
  assign celloutsig_0_34z = ~((celloutsig_0_12z & celloutsig_0_8z) | (celloutsig_0_14z[0] & celloutsig_0_5z));
  assign celloutsig_1_0z = ~((in_data[96] & in_data[112]) | (in_data[145] & in_data[140]));
  assign celloutsig_0_27z = ~((celloutsig_0_16z & celloutsig_0_6z) | (celloutsig_0_18z & celloutsig_0_12z));
  assign _02_[21:0] = { celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_33z };
  assign _03_[3] = _00_;
  assign { _04_[7:5], _04_[1:0] } = { _01_, _02_[23:22] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z };
endmodule
