;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 0, 402
	ADD 210, 30
	JMN 0, 40
	SUB 300, 90
	JMN 0, 40
	CMP 0, 6
	DAT <0, <2
	DAT <0, #-19
	MOV -1, <-20
	ADD @121, 106
	ADD 210, 60
	SUB #0, -40
	SUB 0, 60
	JMN 0, #2
	ADD 0, 6
	SPL 3, 20
	DAT <0, #-19
	DAT <100, #10
	SUB <0, 60
	ADD 280, <9
	SLT #-10, 1
	SPL 2, 90
	SUB #2, 0
	SUB 210, 30
	SUB @0, 70
	SPL <3
	JMZ <20, 992
	SUB #0, -5
	ADD #-600, <54
	SLT 300, 90
	SLT 300, 90
	SUB <0, 60
	ADD 3, 20
	SUB #0, -5
	SLT 300, 90
	CMP -207, <-120
	SUB 240, 460
	JMZ <20, 992
	CMP -207, <-120
	SPL @0, -19
	JMZ <20, 992
	ADD 19, 30
	SUB #0, -5
	ADD 210, 30
	SUB 240, 460
	DJN 1, @20
	ADD 210, 30
