{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671711989306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671711989307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 20:26:29 2022 " "Processing started: Thu Dec 22 20:26:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671711989307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671711989307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671711989307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1671711989805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/sim/tb_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/sim/tb_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sobel " "Found entity 1: tb_sobel" {  } { { "../sim/tb_sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/sim/tb_sobel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/tft_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/tft_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_pic " "Found entity 1: tft_pic" {  } { { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/tft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/tft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ctrl " "Found entity 1: tft_ctrl" {  } { { "../rtl/tft_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989892 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 sobel_ctrl.v(20) " "Verilog HDL Expression warning at sobel_ctrl.v(20): truncated literal to match 8 bits" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1671711989897 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sobel_ctrl.v(211) " "Verilog HDL information at sobel_ctrl.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671711989897 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sobel_ctrl.v(217) " "Verilog HDL information at sobel_ctrl.v(217): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 217 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671711989898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/sobel_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/sobel_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_ctrl " "Found entity 1: sobel_ctrl" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_8x16384.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_8x16384.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8x16384 " "Found entity 1: fifo_8x16384" {  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram_pic/ram_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram_pic/ram_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_pic " "Found entity 1: ram_pic" {  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711989915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711989915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_9m sobel.v(32) " "Verilog HDL Implicit Net warning at sobel.v(32): created implicit net for \"clk_9m\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711989916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_50m sobel.v(33) " "Verilog HDL Implicit Net warning at sobel.v(33): created implicit net for \"clk_50m\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711989916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel " "Elaborating entity \"sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671711990006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/sobel.v" "clk_gen_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711990087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990089 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711990089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/sobel.v" "uart_rx_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_ctrl sobel_ctrl:sobel_ctrl_inst " "Elaborating entity \"sobel_ctrl\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\"" {  } { { "../rtl/sobel.v" "sobel_ctrl_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sobel_ctrl.v(163) " "Verilog HDL assignment warning at sobel_ctrl.v(163): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671711990188 "|sobel|sobel_ctrl:sobel_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sobel_ctrl.v(165) " "Verilog HDL assignment warning at sobel_ctrl.v(165): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671711990188 "|sobel|sobel_ctrl:sobel_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_8x16384 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1 " "Elaborating entity \"fifo_8x16384\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\"" {  } { { "../rtl/sobel_ctrl.v" "fifo1_inst1" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_8x16384.v" "scfifo_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990295 ""}  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711990295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p721.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p721.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p721 " "Found entity 1: scfifo_p721" {  } { { "db/scfifo_p721.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/scfifo_p721.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p721 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated " "Elaborating entity \"scfifo_p721\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0e21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0e21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0e21 " "Found entity 1: a_dpfifo_0e21" {  } { { "db/a_dpfifo_0e21.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0e21 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo " "Elaborating entity \"a_dpfifo_0e21\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\"" {  } { { "db/scfifo_p721.tdf" "dpfifo" { Text "E:/code/workspace_FPGA/sobel/prj/db/scfifo_p721.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_0e21.tdf" "fifo_state" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\|cntr_sp7:count_usedw " "Elaborating entity \"cntr_sp7\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\|cntr_sp7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_h811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_h811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_h811 " "Found entity 1: dpram_h811" {  } { { "db/dpram_h811.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/dpram_h811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_h811 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram " "Elaborating entity \"dpram_h811\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\"" {  } { { "db/a_dpfifo_0e21.tdf" "FIFOram" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3k1 " "Found entity 1: altsyncram_k3k1" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3k1 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1 " "Elaborating entity \"altsyncram_k3k1\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\"" {  } { { "db/dpram_h811.tdf" "altsyncram1" { Text "E:/code/workspace_FPGA/sobel/prj/db/dpram_h811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|decode_a87:decode3 " "Elaborating entity \"decode_a87\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|decode_a87:decode3\"" {  } { { "db/altsyncram_k3k1.tdf" "decode3" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/mux_q28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|mux_q28:mux4 " "Elaborating entity \"mux_q28\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|mux_q28:mux4\"" {  } { { "db/altsyncram_k3k1.tdf" "mux4" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711990964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711990964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|cntr_gpb:rd_ptr_count " "Elaborating entity \"cntr_gpb\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|cntr_gpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0e21.tdf" "rd_ptr_count" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711990965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_pic tft_pic:tft_pic_inst " "Elaborating entity \"tft_pic\" for hierarchy \"tft_pic:tft_pic_inst\"" {  } { { "../rtl/sobel.v" "tft_pic_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_pic tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst " "Elaborating entity \"ram_pic\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\"" {  } { { "../rtl/tft_pic.v" "ram_pic_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_pic.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram_pic/ram_pic.v" "altsyncram_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991175 ""}  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711991175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cr1 " "Found entity 1: altsyncram_2cr1" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711991265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711991265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cr1 tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated " "Elaborating entity \"altsyncram_2cr1\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711991351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711991351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_2cr1.tdf" "decode2" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711991434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711991434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|mux_iob:mux3 " "Elaborating entity \"mux_iob\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|mux_iob:mux3\"" {  } { { "db/altsyncram_2cr1.tdf" "mux3" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ctrl tft_ctrl:tft_ctrl_inst " "Elaborating entity \"tft_ctrl\" for hierarchy \"tft_ctrl:tft_ctrl_inst\"" {  } { { "../rtl/sobel.v" "tft_ctrl_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711991441 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "sobel_ctrl:sobel_ctrl_inst\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"sobel_ctrl:sobel_ctrl_inst\|Add14\"" {  } { { "../rtl/sobel_ctrl.v" "Add14" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711992146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671711992146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14 " "Elaborated megafunction instantiation \"sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14\"" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711992206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14 " "Instantiated megafunction \"sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711992206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711992206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711992206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711992206 ""}  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711992206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/add_sub_cui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711992286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711992286 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 21 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 20 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1671711992607 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1671711992607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671711992980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/sobel/prj/output_files/sobel.map.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/sobel/prj/output_files/sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671711993531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671711993731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711993731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "742 " "Implemented 742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671711993892 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671711993892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "653 " "Implemented 653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671711993892 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671711993892 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1671711993892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671711993892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671711993939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 20:26:33 2022 " "Processing ended: Thu Dec 22 20:26:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671711993939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671711993939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671711993939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671711993939 ""}
