-- generated by newgenasym Mon Nov 16 10:13:11 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad8610 is
    port (    
	\+in\:     INOUT  STD_LOGIC;    
	\-in\:     INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\null\:    INOUT  STD_LOGIC;    
	NULL2:     INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC);
end ad8610;
