============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:20:45 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[14]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    2310         -  
      Drv Adjust:+       0         0  
         Arrival:=    2310            
                                      
   Required Time:=    2310            
       Data Path:-    2310            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2310            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  A[14]                                                  -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g279/X                                                 -       A->X  F     sky130_fd_sc_hd__buf_1         6 18.5   123   388     388    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g2__8428/X  -       A->X  F     sky130_fd_sc_hd__or2_0         1  3.6    60   249     637    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g62__5107/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    80     717    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g60__5477/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    55    68     785    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g62__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    62     847    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g60__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62     909    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g59__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    62     971    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g57__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62    1033    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g59__6161/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    62    1095    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g57__7482/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    46    56    1151    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g59__7410/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1225    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g57__2346/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    55    67    1292    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g59__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    62    1355    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g57__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62    1417    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g59__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  6.1    57    63    1479    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g57__3680/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_2      2  8.4    61    68    1548    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g59__6131/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.8    56    67    1615    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g57__8246/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_1      1  5.6    61    69    1683    (-,-) 
  g815__3680/Y                                           -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 18.7   115   111    1794    (-,-) 
  g808__2398/Y                                           -       A->Y  F     sky130_fd_sc_hd__nand2_8      22 64.6   100   114    1908    (-,-) 
  g794__6131/Y                                           -       A->Y  R     sky130_fd_sc_hd__nor2b_1       1  3.9   105   138    2045    (-,-) 
  g785__5526/X                                           -       B1->X R     sky130_fd_sc_hd__a21o_2        1 51.3   259   264    2310    (-,-) 
  Cout                                                   -       -     R     (port)                         -    -     -     0    2310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------

