# AutoUVMç”Ÿæˆçš„éªŒè¯ç¯å¢ƒ

æœ¬ç›®å½•åŒ…å«AutoUVMä¸ºå¤æ‚æ‹“æ‰‘ç³»ç»Ÿè‡ªåŠ¨ç”Ÿæˆçš„UVMéªŒè¯ä»£ç ã€‚

## ğŸ“Š ç”Ÿæˆç»Ÿè®¡

```
æ€»ä»£ç é‡: 15,000+ è¡ŒSystemVerilog

åˆ†ç±»:
  â€¢ Agents:     7,000 è¡Œ (7ä¸ªAgent)
  â€¢ Scoreboard: 2,000 è¡Œ
  â€¢ Tests:      3,000 è¡Œ
  â€¢ Sequences:  2,000 è¡Œ
  â€¢ Checkers:   1,000 è¡Œ

ç”Ÿæˆæ—¶é—´: çº¦30åˆ†é’Ÿ
```

## ğŸ“ ç›®å½•ç»“æ„

```
generated_uvm/
â”œâ”€â”€ agents/                        # 7ä¸ªAgent (Master + Slave)
â”‚   â”œâ”€â”€ cpu_axi4_master_agent/    # CPU Master Agent
â”‚   â”‚   â”œâ”€â”€ cpu_axi4_driver.sv
â”‚   â”‚   â”œâ”€â”€ cpu_axi4_monitor.sv
â”‚   â”‚   â”œâ”€â”€ cpu_axi4_sequencer.sv
â”‚   â”‚   â”œâ”€â”€ cpu_axi4_transaction.sv
â”‚   â”‚   â””â”€â”€ cpu_axi4_agent.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ dma_axi4_master_agent/    # DMA Master Agent
â”‚   â”œâ”€â”€ debug_apb_master_agent/   # Debug Master Agent
â”‚   â”œâ”€â”€ sram_axi4_slave_agent/    # SRAM Slave Agent
â”‚   â”œâ”€â”€ gpio_axi4_slave_agent/    # GPIO Slave Agent
â”‚   â”œâ”€â”€ timer_apb_slave_agent/    # Timer Slave Agent
â”‚   â””â”€â”€ bridge_monitor_agent/     # Bridge Monitor
â”‚
â”œâ”€â”€ env/                           # ç³»ç»Ÿçº§Environment
â”‚   â”œâ”€â”€ system_env.sv             # é¡¶å±‚ç¯å¢ƒ
â”‚   â”œâ”€â”€ system_config.sv          # ç³»ç»Ÿé…ç½®
â”‚   â””â”€â”€ system_env_pkg.sv
â”‚
â”œâ”€â”€ scoreboard/                    # éªŒè¯ç»„ä»¶
â”‚   â”œâ”€â”€ fabric_scoreboard.sv      # æ€»çº¿è®°åˆ†æ¿
â”‚   â”œâ”€â”€ bridge_checker.sv         # Bridgeåè®®æ£€æŸ¥
â”‚   â””â”€â”€ address_decoder_model.sv  # åœ°å€è§£ç å‚è€ƒæ¨¡å‹
â”‚
â”œâ”€â”€ sequences/                     # æµ‹è¯•åºåˆ—
â”‚   â”œâ”€â”€ concurrent_seq.sv         # å¹¶å‘è®¿é—®åºåˆ—
â”‚   â”œâ”€â”€ arbiter_test_seq.sv       # ä»²è£æµ‹è¯•åºåˆ—
â”‚   â”œâ”€â”€ bridge_test_seq.sv        # Bridgeæµ‹è¯•åºåˆ—
â”‚   â””â”€â”€ stress_test_seq.sv        # å‹åŠ›æµ‹è¯•åºåˆ—
â”‚
â”œâ”€â”€ tests/                         # æµ‹è¯•ç”¨ä¾‹
â”‚   â”œâ”€â”€ concurrent_access_test.sv
â”‚   â”œâ”€â”€ arbiter_priority_test.sv
â”‚   â”œâ”€â”€ bridge_protocol_test.sv
â”‚   â””â”€â”€ system_stress_test.sv
â”‚
â”œâ”€â”€ interfaces/                    # æ¥å£å®šä¹‰
â”‚   â”œâ”€â”€ axi4_if.sv
â”‚   â””â”€â”€ apb_if.sv
â”‚
â””â”€â”€ tb_top.sv                      # Testbenché¡¶å±‚
```

## ğŸ¯ 7ä¸ªAgentè¯¦ç»†è¯´æ˜

### Masterä¾§ (3ä¸ªActive Agent)

#### 1. CPU Master Agent (AXI4)
```systemverilog
// cpu_axi4_master_agent/
â”œâ”€â”€ cpu_axi4_driver.sv         # å‘èµ·è¯»å†™äº‹åŠ¡
â”œâ”€â”€ cpu_axi4_monitor.sv        # ç›‘æ§CPUæ€»çº¿
â”œâ”€â”€ cpu_axi4_sequencer.sv      # åºåˆ—ç®¡ç†
â”œâ”€â”€ cpu_axi4_transaction.sv    # äº‹åŠ¡ç±»å‹
â””â”€â”€ cpu_axi4_agent.sv          # Agenté¡¶å±‚

åŠŸèƒ½:
- å‘èµ·å†…å­˜è®¿é—®ï¼ˆè¯»/å†™ï¼‰
- æ”¯æŒOutstandingäº‹åŠ¡
- æ”¯æŒBurstä¼ è¾“
- ä¼˜å…ˆçº§é…ç½®

ä»£ç é‡: çº¦1200è¡Œ
```

#### 2. DMA Master Agent (AXI4)
```systemverilog
åŠŸèƒ½:
- æ‰¹é‡æ•°æ®ä¼ è¾“
- Burstä¼˜åŒ–ï¼ˆINCR/WRAPï¼‰
- é«˜æ€§èƒ½è¿ç»­è®¿é—®
- é€šé“ç®¡ç†

ä»£ç é‡: çº¦1200è¡Œ
```

#### 3. Debug Master Agent (APB)
```systemverilog
åŠŸèƒ½:
- è°ƒè¯•å¯„å­˜å™¨è®¿é—®
- å•æ¬¡ä¼ è¾“
- ä½ä¼˜å…ˆçº§
- ç®€å•æ¡æ‰‹

ä»£ç é‡: çº¦800è¡Œ
```

### Bridge Monitor

#### 4. AXI2APB Bridge Monitor
```systemverilog
åŠŸèƒ½:
- ç›‘æ§AXI4ä¾§æ¥å£
- ç›‘æ§APBä¾§æ¥å£
- åè®®è½¬æ¢éªŒè¯
- æ—¶åºå¯¹é½æ£€æŸ¥

ä»£ç é‡: çº¦1000è¡Œ
```

### Slaveä¾§ (3ä¸ªPassive Agent)

#### 5. SRAM Slave Agent (AXI4)
```systemverilog
åŠŸèƒ½:
- ç›‘æ§å†…å­˜è®¿é—®
- å“åº”æ¨¡å‹
- è®¿é—®è®°å½•
- æ•°æ®å®Œæ•´æ€§æ£€æŸ¥

ä»£ç é‡: çº¦1000è¡Œ
```

#### 6. GPIO Slave Agent (AXI4)
```systemverilog
åŠŸèƒ½:
- ç›‘æ§GPIOå¯„å­˜å™¨è®¿é—®
- å¯„å­˜å™¨æ¨¡å‹
- çŠ¶æ€è·Ÿè¸ª

ä»£ç é‡: çº¦800è¡Œ
```

#### 7. Timer Slave Agent (APB)
```systemverilog
åŠŸèƒ½:
- ç›‘æ§Timerå¯„å­˜å™¨
- APBåè®®ç›‘æ§
- è·¨åè®®éªŒè¯æ”¯æŒ

ä»£ç é‡: çº¦800è¡Œ
```

## ğŸ”„ ç³»ç»Ÿçº§Environment

```systemverilog
class system_env extends uvm_env;
  // Master Agents
  cpu_axi4_master_agent   cpu_agt;
  dma_axi4_master_agent   dma_agt;
  debug_apb_master_agent  dbg_agt;
  
  // Slave Agents
  sram_axi4_slave_agent   sram_agt;
  gpio_axi4_slave_agent   gpio_agt;
  timer_apb_slave_agent   timer_agt;
  
  // Bridge Monitor
  bridge_monitor_agent    bridge_mon;
  
  // Verification Components
  fabric_scoreboard       fabric_sb;
  bridge_checker          bridge_chk;
  address_decoder_model   addr_dec;
  
  // TLMè¿æ¥
  function void connect_phase(uvm_phase phase);
    // Master -> Scoreboard
    cpu_agt.mon.ap.connect(fabric_sb.cpu_export);
    dma_agt.mon.ap.connect(fabric_sb.dma_export);
    dbg_agt.mon.ap.connect(fabric_sb.dbg_export);
    
    // Slave -> Scoreboard
    sram_agt.mon.ap.connect(fabric_sb.sram_export);
    gpio_agt.mon.ap.connect(fabric_sb.gpio_export);
    timer_agt.mon.ap.connect(fabric_sb.timer_export);
    
    // Bridge -> Checker
    bridge_mon.axi_ap.connect(bridge_chk.axi_export);
    bridge_mon.apb_ap.connect(bridge_chk.apb_export);
  endfunction
endclass
```

## ğŸ“ å…³é”®éªŒè¯ç»„ä»¶

### Fabric Scoreboard
```systemverilog
class fabric_scoreboard extends uvm_scoreboard;
  // äº‹åŠ¡é˜Ÿåˆ—
  cpu_trans_queue[$];
  dma_trans_queue[$];
  
  // åœ°å€æ˜ å°„è¡¨
  addr_map_t addr_map;
  
  // ä»²è£è·Ÿè¸ª
  arbiter_state_t arb_state;
  
  // éªŒè¯é€»è¾‘
  - æ£€æŸ¥åœ°å€è§£ç æ­£ç¡®æ€§
  - éªŒè¯ä»²è£å…¬å¹³æ€§
  - è·Ÿè¸ªOutstandingäº‹åŠ¡
  - æ£€æµ‹æ­»é”
  
  ä»£ç é‡: çº¦1500è¡Œ
endclass
```

### Bridge Checker
```systemverilog
class bridge_checker extends uvm_component;
  // åè®®æ£€æŸ¥
  - AXI4åœ°å€ == APBåœ°å€
  - AXI4æ•°æ® == APBæ•°æ®
  - æ—¶åºç¬¦åˆAPBè§„èŒƒ
  - Outstandingæ­£ç¡®ä¸²è¡ŒåŒ–
  
  ä»£ç é‡: çº¦800è¡Œ
endclass
```

## ğŸ§ª æµ‹è¯•ç”¨ä¾‹ç¤ºä¾‹

### 1. å¹¶å‘è®¿é—®æµ‹è¯•
```systemverilog
class concurrent_access_test extends uvm_test;
  task run_phase(uvm_phase phase);
    fork
      // CPUè®¿é—®SRAM
      cpu_seq.start(env.cpu_agt.sqr);
      
      // DMAè®¿é—®GPIO
      dma_seq.start(env.dma_agt.sqr);
      
      // Debugè®¿é—®Timer (via Bridge)
      dbg_seq.start(env.dbg_agt.sqr);
    join
  endtask
endclass
```

### 2. ä»²è£æµ‹è¯•
```systemverilog
class arbiter_test extends uvm_test;
  // 3ä¸ªMasterç«äº‰åŒä¸€Slave
  // éªŒè¯Round-Robiné¡ºåº
  // æ£€æŸ¥ä¼˜å…ˆçº§å¤„ç†
  // ç¡®è®¤å…¬å¹³æ€§
endclass
```

### 3. Bridgeåè®®æµ‹è¯•
```systemverilog
class bridge_test extends uvm_test;
  // AXI4 -> APBè½¬æ¢
  // Outstandingä¸²è¡ŒåŒ–
  // é”™è¯¯å“åº”ä¼ æ’­
  // æ—¶åºçº¦æŸéªŒè¯
endclass
```

## ğŸ¯ AutoUVMè‡ªåŠ¨ç”Ÿæˆçš„å†…å®¹

âœ… **è‡ªåŠ¨ç”Ÿæˆ** (æ— éœ€æ‰‹å†™):
- 7ä¸ªå®Œæ•´çš„Agent
- ç³»ç»Ÿçº§Environmentè¿æ¥
- åŸºç¡€Scoreboardæ¡†æ¶
- æ ‡å‡†æµ‹è¯•ç”¨ä¾‹
- TLMç«¯å£è¿æ¥
- é…ç½®å¯¹è±¡

ğŸ”§ **éœ€è¦å®šåˆ¶** (æ ¹æ®å…·ä½“éœ€æ±‚):
- ç‰¹å®šçš„ä»²è£ç­–ç•¥éªŒè¯
- å¤æ‚çš„Corner Caseæµ‹è¯•
- æ€§èƒ½æµ‹è¯•åœºæ™¯
- åº”ç”¨å±‚åè®®æ£€æŸ¥

## ğŸ“Š ä»£ç ç¤ºä¾‹: Agentå®Œæ•´å®ç°

æŸ¥çœ‹ `agents/` ç›®å½•è·å–å®Œæ•´çš„Agentä»£ç ç¤ºä¾‹ã€‚

æ¯ä¸ªAgentåŒ…å«å®Œæ•´çš„:
- Driver (åè®®é©±åŠ¨)
- Monitor (äº‹åŠ¡ç›‘æ§)
- Sequencer (åºåˆ—ç®¡ç†)
- Transaction (æ•°æ®ç±»å‹)
- Agent (ç»„ä»¶é›†æˆ)
- Coverage (åŠŸèƒ½è¦†ç›–)

## ğŸš€ ä½¿ç”¨æ–¹å¼

```bash
# ç¼–è¯‘
make compile

# è¿è¡Œå¹¶å‘æµ‹è¯•
make test TEST=concurrent_access_test

# è¿è¡Œä»²è£æµ‹è¯•
make test TEST=arbiter_priority_test

# ç”Ÿæˆè¦†ç›–ç‡æŠ¥å‘Š
make coverage
```

## ğŸ“ äº†è§£æ›´å¤š

- **Email**: honjun@tju.edu.cn
- **ç”µè¯**: 13237089603

å¦‚éœ€AutoUVMä¸ºæ‚¨çš„è®¾è®¡ç”ŸæˆéªŒè¯ç¯å¢ƒï¼Œè¯·è”ç³»æˆ‘ä»¬ï¼
