****************************************
Report : constraint
	-all_violators
	-verbose
Design : risc8
Version: O-2018.06-SP4
Date   : Wed Jun  1 18:53:19 2022
****************************************


  Startpoint: U_regb_biu/psw_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ie (output port)
  Path Group: **default**
  Path Type: max

  Point                                             Incr       Path
  ------------------------------------------------------------------------
  clock network delay (propagated)                  0.72       0.72
  U_regb_biu/psw_reg_4_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/psw_reg_4_/QN (dfcrb2)                 0.37 &     1.09 r
  U_regb_biu/U579/ZN (inv0d2)                       0.10 &     1.18 f
  U_regb_biu/U488/Z (bufbd7)                        0.14 &     1.32 f
  U_regb_biu/U567/ZN (invbdf)                       0.03 &     1.35 r
  U_regb_biu/U586/ZN (invbdk)                       0.21 &     1.56 f
  ie (out)                                          0.01 &     1.57 f
  data arrival time                                            1.57

  max_delay                                         1.00       1.00
  output external delay                             0.00       1.00
  data required time                                           1.00
  ------------------------------------------------------------------------
  data required time                                           1.00
  data arrival time                                           -1.57
  ------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.57


  Startpoint: U_regb_biu/address_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[12]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.71       0.71
  U_regb_biu/address_reg_12_/CP (dfcrn2)                 0.00       0.71 r
  U_regb_biu/address_reg_12_/QN (dfcrn2)                 0.47 &     1.18 f
  U_regb_biu/U479/ZN (invbd2)                            0.10 &     1.28 r
  U_regb_biu/U595/ZN (invbd7)                            0.07 &     1.36 f
  U_regb_biu/U596/ZN (invbdk)                            0.15 &     1.50 r
  address[12] (out)                                      0.05 &     1.55 r
  data arrival time                                                 1.55

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.55
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.55


  Startpoint: U_regb_biu/address_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[13]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.71       0.71
  U_regb_biu/address_reg_13_/CP (dfcrn2)                 0.00       0.71 r
  U_regb_biu/address_reg_13_/QN (dfcrn2)                 0.47 &     1.18 f
  U_regb_biu/U480/ZN (invbd2)                            0.10 &     1.28 r
  U_regb_biu/U600/ZN (invbd7)                            0.07 &     1.35 f
  U_regb_biu/U601/ZN (invbdk)                            0.15 &     1.50 r
  address[13] (out)                                      0.05 &     1.55 r
  data arrival time                                                 1.55

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.55
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.55


  Startpoint: U_regb_biu/address_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[14]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.71       0.71
  U_regb_biu/address_reg_14_/CP (dfcrn2)                 0.00       0.71 r
  U_regb_biu/address_reg_14_/QN (dfcrn2)                 0.46 &     1.17 f
  U_regb_biu/U483/ZN (invbd2)                            0.10 &     1.27 r
  U_regb_biu/U608/ZN (invbd7)                            0.07 &     1.35 f
  U_regb_biu/U609/ZN (invbdk)                            0.15 &     1.50 r
  address[14] (out)                                      0.05 &     1.54 r
  data arrival time                                                 1.54

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.54
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.54


  Startpoint: U_regb_biu/address_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[0] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_0_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_0_/QN (dfcrn2)                 0.44 &     1.16 f
  U_regb_biu/U587/ZN (invbd2)                           0.09 &     1.25 r
  U_regb_biu/U588/ZN (invbd7)                           0.07 &     1.32 f
  U21/ZN (invbdk)                                       0.14 &     1.46 r
  address[0] (out)                                      0.06 &     1.52 r
  data arrival time                                                1.52

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.52
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.52


  Startpoint: U_regb_biu/address_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[15]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.71       0.71
  U_regb_biu/address_reg_15_/CP (dfcrn2)                 0.00       0.71 r
  U_regb_biu/address_reg_15_/QN (dfcrn2)                 0.43 &     1.14 f
  U_regb_biu/U469/ZN (invbd2)                            0.09 &     1.24 r
  U_regb_biu/U603/ZN (invbd7)                            0.07 &     1.31 f
  U_regb_biu/U604/ZN (invbdk)                            0.15 &     1.46 r
  address[15] (out)                                      0.04 &     1.51 r
  data arrival time                                                 1.51

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.51
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.51


  Startpoint: U_regb_biu/data_out_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_7_/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_7_/Q (dfcrq4)                  0.48 &     1.20 f
  U13/ZN (invbd7)                                        0.06 &     1.26 r
  U30/ZN (invbdk)                                        0.22 &     1.48 f
  data_out[7] (out)                                      0.01 &     1.49 f
  data arrival time                                                 1.49

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.49
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.49


  Startpoint: U_regb_biu/cycle_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle (output port)
  Path Group: **default**
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock network delay (propagated)                 0.71       0.71
  U_regb_biu/cycle_reg/CP (dfcrn2)                 0.00       0.71 r
  U_regb_biu/cycle_reg/QN (dfcrn2)                 0.37 &     1.08 r
  U_regb_biu/U56/ZN (invbd2)                       0.11 &     1.19 f
  U11/ZN (invbd7)                                  0.07 &     1.26 r
  U35/ZN (invbdk)                                  0.21 &     1.47 f
  cycle (out)                                      0.01 &     1.48 f
  data arrival time                                           1.48

  max_delay                                        1.00       1.00
  output external delay                            0.00       1.00
  data required time                                          1.00
  -----------------------------------------------------------------------
  data required time                                          1.00
  data arrival time                                          -1.48
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.48


  Startpoint: U_regb_biu/address_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[1] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_1_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_1_/QN (dfcrb2)                 0.40 &     1.12 f
  U_regb_biu/U470/ZN (invbd2)                           0.08 &     1.20 r
  U_regb_biu/U598/ZN (invbd7)                           0.07 &     1.28 f
  U_regb_biu/U624/ZN (invbdk)                           0.15 &     1.43 r
  address[1] (out)                                      0.04 &     1.47 r
  data arrival time                                                1.47

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.47
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.47


  Startpoint: U_regb_biu/iack_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iack (output port)
  Path Group: **default**
  Path Type: max

  Point                                           Incr       Path
  ----------------------------------------------------------------------
  clock network delay (propagated)                0.72       0.72
  U_regb_biu/iack_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/iack_reg/Q (dfcrq4)                  0.45 &     1.17 f
  U_regb_biu/U584/ZN (invbd7)                     0.06 &     1.23 r
  U_regb_biu/U585/ZN (invbdk)                     0.21 &     1.44 f
  iack (out)                                      0.02 &     1.46 f
  data arrival time                                          1.46

  max_delay                                       1.00       1.00
  output external delay                           0.00       1.00
  data required time                                         1.00
  ----------------------------------------------------------------------
  data required time                                         1.00
  data arrival time                                         -1.46
  ----------------------------------------------------------------------
  slack (VIOLATED)                                          -0.46


  Startpoint: U_regb_biu/address_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[2] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_2_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/address_reg_2_/QN (dfcrb2)                 0.40 &     1.12 f
  U_regb_biu/U48/ZN (invbd2)                            0.08 &     1.20 r
  U_regb_biu/U612/ZN (invbd7)                           0.07 &     1.27 f
  U_regb_biu/U553/ZN (invbdk)                           0.15 &     1.42 r
  address[2] (out)                                      0.04 &     1.46 r
  data arrival time                                                1.46

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.46
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.46


  Startpoint: U_regb_biu/address_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[4] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_4_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_4_/QN (dfcrn2)                 0.40 &     1.12 f
  U_regb_biu/U473/ZN (invbd2)                           0.08 &     1.19 r
  U_regb_biu/U605/ZN (invbd7)                           0.07 &     1.26 f
  U_regb_biu/U629/ZN (invbdk)                           0.15 &     1.41 r
  address[4] (out)                                      0.04 &     1.45 r
  data arrival time                                                1.45

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.45
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.45


  Startpoint: U_regb_biu/address_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[7] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_7_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_7_/QN (dfcrn2)                 0.40 &     1.12 f
  U_regb_biu/U476/ZN (invbd2)                           0.08 &     1.19 r
  U_regb_biu/U594/ZN (invbd7)                           0.07 &     1.27 f
  U_regb_biu/U623/ZN (invbdk)                           0.16 &     1.42 r
  address[7] (out)                                      0.03 &     1.45 r
  data arrival time                                                1.45

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.45
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.45


  Startpoint: U_regb_biu/ifetch_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch (output port)
  Path Group: **default**
  Path Type: max

  Point                                             Incr       Path
  ------------------------------------------------------------------------
  clock network delay (propagated)                  0.72       0.72
  U_regb_biu/ifetch_reg/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/ifetch_reg/Q (dfcrq4)                  0.45 &     1.18 f
  U_regb_biu/U543/ZN (invbd7)                       0.06 &     1.23 r
  U_regb_biu/U563/ZN (invbdk)                       0.21 &     1.44 f
  ifetch (out)                                      0.01 &     1.45 f
  data arrival time                                            1.45

  max_delay                                         1.00       1.00
  output external delay                             0.00       1.00
  data required time                                           1.00
  ------------------------------------------------------------------------
  data required time                                           1.00
  data arrival time                                           -1.45
  ------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.45


  Startpoint: U_regb_biu/data_out_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_3_/CP (dfcrq4)                 0.00       0.72 r
  U_regb_biu/data_out_reg_3_/Q (dfcrq4)                  0.46 &     1.18 f
  U12/ZN (invbd7)                                        0.05 &     1.23 r
  U29/ZN (invbdk)                                        0.21 &     1.45 f
  data_out[3] (out)                                      0.00 &     1.45 f
  data arrival time                                                 1.45

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.45
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.45


  Startpoint: U_regb_biu/address_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[11]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_11_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_11_/QN (dfcrn2)                 0.36 &     1.08 r
  U_regb_biu/U478/ZN (invbd2)                            0.07 &     1.15 f
  U_regb_biu/U622/ZN (invbd7)                            0.05 &     1.21 r
  U_regb_biu/U628/ZN (invbdk)                            0.20 &     1.40 f
  address[11] (out)                                      0.04 &     1.44 f
  data arrival time                                                 1.44

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.44
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.44


  Startpoint: U_regb_biu/address_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[8] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_8_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_8_/QN (dfcrn2)                 0.35 &     1.07 r
  U_regb_biu/U613/ZN (invbd2)                           0.08 &     1.15 f
  U_regb_biu/U611/ZN (invbd7)                           0.06 &     1.21 r
  U_regb_biu/U621/ZN (invbdk)                           0.20 &     1.41 f
  address[8] (out)                                      0.03 &     1.44 f
  data arrival time                                                1.44

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.44
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.44


  Startpoint: U_regb_biu/address_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[6] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_6_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_6_/QN (dfcrn2)                 0.35 &     1.07 r
  U_regb_biu/U475/ZN (invbd2)                           0.08 &     1.15 f
  U_regb_biu/U599/ZN (invbd7)                           0.06 &     1.21 r
  U_regb_biu/U617/ZN (invbdk)                           0.21 &     1.42 f
  address[6] (out)                                      0.02 &     1.44 f
  data arrival time                                                1.44

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.44
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.44


  Startpoint: U_regb_biu/data_out_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_0_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_0_/QN (dfcrb2)                 0.36 &     1.08 r
  U_regb_biu/U574/ZN (invbd2)                            0.08 &     1.16 f
  U28/ZN (invbd7)                                        0.06 &     1.22 r
  U37/ZN (invbdk)                                        0.21 &     1.42 f
  data_out[0] (out)                                      0.01 &     1.44 f
  data arrival time                                                 1.44

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.44
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.44


  Startpoint: U_regb_biu/address_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[5] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_5_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_5_/QN (dfcrn2)                 0.39 &     1.11 f
  U_regb_biu/U474/ZN (invbd2)                           0.07 &     1.18 r
  U_regb_biu/U607/ZN (invbd7)                           0.07 &     1.25 f
  U_regb_biu/U620/ZN (invbdk)                           0.16 &     1.41 r
  address[5] (out)                                      0.02 &     1.44 r
  data arrival time                                                1.44

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.44
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.44


  Startpoint: U_regb_biu/address_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[3] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_3_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_3_/QN (dfcrn2)                 0.38 &     1.10 f
  U_regb_biu/U472/ZN (invbd2)                           0.07 &     1.17 r
  U_regb_biu/U592/ZN (invbd7)                           0.07 &     1.25 f
  U_regb_biu/U568/ZN (invbdk)                           0.16 &     1.40 r
  address[3] (out)                                      0.04 &     1.44 r
  data arrival time                                                1.44

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.44
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.44


  Startpoint: U_regb_biu/address_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[9] (output port)
  Path Group: **default**
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock network delay (propagated)                      0.72       0.72
  U_regb_biu/address_reg_9_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_9_/QN (dfcrn2)                 0.35 &     1.07 r
  U_regb_biu/U559/ZN (invbd2)                           0.07 &     1.15 f
  U_regb_biu/U610/ZN (invbd7)                           0.06 &     1.21 r
  U_regb_biu/U614/ZN (invbdk)                           0.21 &     1.42 f
  address[9] (out)                                      0.02 &     1.43 f
  data arrival time                                                1.43

  max_delay                                             1.00       1.00
  output external delay                                 0.00       1.00
  data required time                                               1.00
  ----------------------------------------------------------------------------
  data required time                                               1.00
  data arrival time                                               -1.43
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.43


  Startpoint: U_regb_biu/data_out_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_6_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_6_/QN (dfcrb2)                 0.35 &     1.08 r
  U_regb_biu/U570/ZN (invbd2)                            0.08 &     1.15 f
  U15/ZN (invbd7)                                        0.06 &     1.21 r
  U32/ZN (invbdk)                                        0.21 &     1.42 f
  data_out[6] (out)                                      0.01 &     1.43 f
  data arrival time                                                 1.43

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.43
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.43


  Startpoint: U_regb_biu/data_out_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_5_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_5_/QN (dfcrb2)                 0.35 &     1.08 r
  U_regb_biu/U573/ZN (invbd2)                            0.08 &     1.15 f
  U18/ZN (invbd7)                                        0.06 &     1.21 r
  U34/ZN (invbdk)                                        0.21 &     1.42 f
  data_out[5] (out)                                      0.01 &     1.43 f
  data arrival time                                                 1.43

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.43
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.43


  Startpoint: U_regb_biu/data_out_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_1_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_1_/QN (dfcrb2)                 0.35 &     1.08 r
  U_regb_biu/U572/ZN (invbd2)                            0.08 &     1.15 f
  U17/ZN (invbd7)                                        0.06 &     1.21 r
  U36/ZN (invbdk)                                        0.21 &     1.42 f
  data_out[1] (out)                                      0.01 &     1.43 f
  data arrival time                                                 1.43

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.43
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.43


  Startpoint: U_regb_biu/address_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: address[10]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/address_reg_10_/CP (dfcrn2)                 0.00       0.72 r
  U_regb_biu/address_reg_10_/QN (dfcrn2)                 0.35 &     1.07 r
  U_regb_biu/U477/ZN (invbd2)                            0.07 &     1.15 f
  U_regb_biu/U55/ZN (invbd7)                             0.06 &     1.21 r
  U_regb_biu/U615/ZN (invbdk)                            0.21 &     1.41 f
  address[10] (out)                                      0.01 &     1.43 f
  data arrival time                                                 1.43

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.43
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.43


  Startpoint: U_regb_biu/data_out_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_2_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_2_/QN (dfcrb2)                 0.35 &     1.08 r
  U_regb_biu/U569/ZN (invbd2)                            0.07 &     1.15 f
  U14/ZN (invbd7)                                        0.06 &     1.20 r
  U33/ZN (invbdk)                                        0.22 &     1.42 f
  data_out[2] (out)                                      0.00 &     1.42 f
  data arrival time                                                 1.42

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.42
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.42


  Startpoint: U_regb_biu/data_out_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
               (output port)
  Path Group: **default**
  Path Type: max

  Point                                                  Incr       Path
  -----------------------------------------------------------------------------
  clock network delay (propagated)                       0.72       0.72
  U_regb_biu/data_out_reg_4_/CP (dfcrb2)                 0.00       0.72 r
  U_regb_biu/data_out_reg_4_/QN (dfcrb2)                 0.35 &     1.07 r
  U_regb_biu/U571/ZN (invbd2)                            0.07 &     1.15 f
  U16/ZN (invbd7)                                        0.05 &     1.20 r
  U31/ZN (invbdk)                                        0.21 &     1.41 f
  data_out[4] (out)                                      0.00 &     1.42 f
  data arrival time                                                 1.42

  max_delay                                              1.00       1.00
  output external delay                                  0.00       1.00
  data required time                                                1.00
  -----------------------------------------------------------------------------
  data required time                                                1.00
  data arrival time                                                -1.42
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.42


  Startpoint: U_regb_biu/write_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write (output port)
  Path Group: **default**
  Path Type: max

  Point                                            Incr       Path
  -----------------------------------------------------------------------
  clock network delay (propagated)                 0.69       0.69
  U_regb_biu/write_reg/CP (dfcrq4)                 0.00       0.69 r
  U_regb_biu/write_reg/Q (dfcrq4)                  0.45 &     1.14 f
  U_regb_biu/U117/ZN (invbd7)                      0.06 &     1.19 r
  U_regb_biu/U591/ZN (invbdk)                      0.21 &     1.40 f
  write (out)                                      0.01 &     1.41 f
  data arrival time                                           1.41

  max_delay                                        1.00       1.00
  output external delay                            0.00       1.00
  data required time                                          1.00
  -----------------------------------------------------------------------
  data required time                                          1.00
  data arrival time                                          -1.41
  -----------------------------------------------------------------------
  slack (VIOLATED)                                           -0.41


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                          0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                           0.40 &     8.33 f
  U_regb_biu/U47/ZN (inv0d0)                          0.30 &     8.62 r
  U_regb_biu/U206/ZN (oai2222d1)                      0.41 &     9.03 f
  U_regb_biu/sp_reg_15_/D (dfprb1)                    0.00 &     9.03 f
  data arrival time                                              9.03

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/sp_reg_15_/CP (dfprb1)                              8.32 r
  library setup time                                 -0.00       8.31
  data required time                                             8.31
  --------------------------------------------------------------------------
  data required time                                             8.31
  data arrival time                                             -9.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.72


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                          0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                           0.40 &     8.33 f
  U_regb_biu/U47/ZN (inv0d0)                          0.30 &     8.62 r
  U_regb_biu/U271/ZN (oai2222d1)                      0.42 &     9.04 f
  U_regb_biu/sp_reg_7_/D (dfcrn1)                     0.00 &     9.04 f
  data arrival time                                              9.04

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/sp_reg_7_/CP (dfcrn1)                               8.32 r
  library setup time                                  0.01       8.33
  data required time                                             8.33
  --------------------------------------------------------------------------
  data required time                                             8.33
  data arrival time                                             -9.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.71


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                   0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                   0.57 &     1.25 f
  U27/ZN (inv0d1)                                       0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                             0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                        0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                          0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                         0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                           0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                               0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                 0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                 0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                               0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                             0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                               0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                             0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                               0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                             0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                               0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                             0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                               0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                             0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                               0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                            0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                               0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                  0.37 &     7.79 f
  U_regb_biu/U217/Z (aor222d1)                          0.41 &     8.20 f
  U_regb_biu/U216/Z (aor211d1)                          0.36 &     8.56 f
  U_regb_biu/U215/Z (aor22d1)                           0.32 &     8.88 f
  U_regb_biu/address_reg_15_/D (dfcrn2)                 0.00 &     8.88 f
  data arrival time                                                8.88

  clock clk (rise edge)                                 8.00       8.00
  clock network delay (propagated)                      0.71       8.71
  clock reconvergence pessimism                         0.00       8.71
  clock uncertainty                                    -0.40       8.31
  U_regb_biu/address_reg_15_/CP (dfcrn2)                           8.31 r
  library setup time                                    0.01       8.32
  data required time                                               8.32
  ----------------------------------------------------------------------------
  data required time                                               8.32
  data arrival time                                               -8.88
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.57


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                          0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                           0.40 &     8.33 f
  U_regb_biu/U325/Z (aor222d1)                        0.45 &     8.78 f
  U_regb_biu/pc_reg_15_/D (dfcrq1)                    0.00 &     8.78 f
  data arrival time                                              8.78

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.68       8.68
  clock reconvergence pessimism                       0.00       8.68
  clock uncertainty                                  -0.40       8.28
  U_regb_biu/pc_reg_15_/CP (dfcrq1)                              8.28 r
  library setup time                                  0.01       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.49


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                          0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                           0.40 &     8.33 f
  U_regb_biu/U310/Z (aor221d1)                        0.42 &     8.74 f
  U_regb_biu/pc_reg_7_/D (dfcrq1)                     0.00 &     8.74 f
  data arrival time                                              8.74

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.69       8.69
  clock reconvergence pessimism                       0.00       8.69
  clock uncertainty                                  -0.40       8.29
  U_regb_biu/pc_reg_7_/CP (dfcrq1)                               8.29 r
  library setup time                                  0.01       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.45


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_alu/U10/ZN (inv0d0)                               0.19 &     7.98 r
  U_alu/U9/ZN (nr02d0)                                0.11 &     8.09 f
  U_alu/U71/Z (aor31d1)                               0.20 &     8.28 f
  U_alu/U70/Z (aor22d1)                               0.26 &     8.54 f
  U_regb_biu/U438/Z (aor22d1)                         0.21 &     8.76 f
  U_regb_biu/psw_reg_3_/D (dfcrq1)                    0.00 &     8.76 f
  data arrival time                                              8.76

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/psw_reg_3_/CP (dfcrq1)                              8.32 r
  library setup time                                  0.01       8.33
  data required time                                             8.33
  --------------------------------------------------------------------------
  data required time                                             8.33
  data arrival time                                             -8.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.43


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                          0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                           0.40 &     8.33 f
  U_regb_biu/U430/Z (aor22d1)                         0.33 &     8.66 f
  U_regb_biu/psw_reg_7_/D (dfcrq1)                    0.00 &     8.66 f
  data arrival time                                              8.66

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.68       8.68
  clock reconvergence pessimism                       0.00       8.68
  clock uncertainty                                  -0.40       8.28
  U_regb_biu/psw_reg_7_/CP (dfcrq1)                              8.28 r
  library setup time                                  0.01       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.37


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U9/Z (or02d1)                              0.14 &     7.24 f
  U_alu/U0/U24/Z (aor22d1)                            0.26 &     7.51 f
  U_alu/U18/ZN (inv0d1)                               0.09 &     7.60 r
  U_alu/U75/ZN (oai322d1)                             0.65 &     8.25 f
  U_alu/U74/Z (aor22d1)                               0.21 &     8.46 f
  U_regb_biu/U442/Z (aor22d1)                         0.21 &     8.67 f
  U_regb_biu/psw_reg_1_/D (dfcrq1)                    0.00 &     8.67 f
  data arrival time                                              8.67

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/psw_reg_1_/CP (dfcrq1)                              8.32 r
  library setup time                                  0.01       8.33
  data required time                                             8.33
  --------------------------------------------------------------------------
  data required time                                             8.33
  data arrival time                                             -8.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.34


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U5/Z (xr03d1)                              0.33 &     6.99 f
  U_alu/U113/Z (aor22d1)                              0.35 &     7.34 f
  U_regb_biu/U109/Z (aor22d1)                         0.54 &     7.88 f
  U_regb_biu/U42/ZN (inv0d0)                          0.30 &     8.18 r
  U_regb_biu/U207/ZN (oai2222d1)                      0.42 &     8.59 f
  U_regb_biu/sp_reg_14_/D (dfprb1)                    0.00 &     8.59 f
  data arrival time                                              8.59

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.71       8.71
  clock reconvergence pessimism                       0.00       8.71
  clock uncertainty                                  -0.40       8.31
  U_regb_biu/sp_reg_14_/CP (dfprb1)                              8.31 r
  library setup time                                 -0.00       8.31
  data required time                                             8.31
  --------------------------------------------------------------------------
  data required time                                             8.31
  data arrival time                                             -8.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.28


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/sp_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U5/Z (xr03d1)                              0.33 &     6.99 f
  U_alu/U113/Z (aor22d1)                              0.35 &     7.34 f
  U_regb_biu/U109/Z (aor22d1)                         0.54 &     7.88 f
  U_regb_biu/U42/ZN (inv0d0)                          0.30 &     8.18 r
  U_regb_biu/U272/ZN (oai2222d1)                      0.42 &     8.60 f
  U_regb_biu/sp_reg_6_/D (dfcrn1)                     0.00 &     8.60 f
  data arrival time                                              8.60

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/sp_reg_6_/CP (dfcrn1)                               8.32 r
  library setup time                                  0.01       8.33
  data required time                                             8.33
  --------------------------------------------------------------------------
  data required time                                             8.33
  data arrival time                                             -8.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.27


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                 Incr       Path
  ----------------------------------------------------------------------------
  clock clk (rise edge)                                 0.00       0.00
  clock network delay (propagated)                      0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                   0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                   0.57 &     1.25 f
  U27/ZN (inv0d1)                                       0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                             0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                        0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                          0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                         0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                           0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                               0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                 0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                 0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                               0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                             0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                               0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                             0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                               0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                             0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                               0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                             0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                               0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                             0.35 &     6.66 r
  U_alu/U0/U5/Z (xr03d1)                                0.33 &     6.99 f
  U_alu/U113/Z (aor22d1)                                0.35 &     7.34 f
  U_regb_biu/U221/Z (aor222d1)                          0.40 &     7.74 f
  U_regb_biu/U220/Z (aor211d1)                          0.38 &     8.12 f
  U_regb_biu/U219/Z (aor22d1)                           0.38 &     8.50 f
  U_regb_biu/address_reg_14_/D (dfcrn2)                 0.00 &     8.50 f
  data arrival time                                                8.50

  clock clk (rise edge)                                 8.00       8.00
  clock network delay (propagated)                      0.71       8.71
  clock reconvergence pessimism                         0.00       8.71
  clock uncertainty                                    -0.40       8.31
  U_regb_biu/address_reg_14_/CP (dfcrn2)                           8.31 r
  library setup time                                    0.01       8.32
  data required time                                               8.32
  ----------------------------------------------------------------------------
  data required time                                               8.32
  data arrival time                                               -8.50
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.18


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_5__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_5__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_5__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.20
  data required time                                                  8.20
  -------------------------------------------------------------------------------
  data required time                                                  8.20
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_7__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_7__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_7__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.20
  data required time                                                  8.20
  -------------------------------------------------------------------------------
  data required time                                                  8.20
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_3__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_3__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_3__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.20
  data required time                                                  8.20
  -------------------------------------------------------------------------------
  data required time                                                  8.20
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_1__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_1__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_1__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.20
  data required time                                                  8.20
  -------------------------------------------------------------------------------
  data required time                                                  8.20
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_2__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_2__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_2__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.20
  data required time                                                  8.20
  -------------------------------------------------------------------------------
  data required time                                                  8.20
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_6__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_6__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_6__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.21
  data required time                                                  8.21
  -------------------------------------------------------------------------------
  data required time                                                  8.21
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_0__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_0__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_0__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.21
  data required time                                                  8.21
  -------------------------------------------------------------------------------
  data required time                                                  8.21
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/reg_file_reg_4__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                    Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                    0.00       0.00
  clock network delay (propagated)                         0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                      0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                      0.57 &     1.25 f
  U27/ZN (inv0d1)                                          0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                                0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                           0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                             0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                            0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                              0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                                  0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                    0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                    0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                                  0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                                0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                                  0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                                0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                                  0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                                0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                                  0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                                0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                                  0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                                0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                                  0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                               0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                                  0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                     0.37 &     7.79 f
  U_regb_biu/U13/ZN (nd02d0)                               0.14 &     7.93 r
  U_regb_biu/U4/ZN (nd02d1)                                0.40 &     8.33 f
  U_regb_biu/reg_file_reg_4__7_/D (denrq1)                 0.01 &     8.34 f
  data arrival time                                                   8.34

  clock clk (rise edge)                                    8.00       8.00
  clock network delay (propagated)                         0.68       8.68
  clock reconvergence pessimism                            0.00       8.68
  clock uncertainty                                       -0.40       8.28
  U_regb_biu/reg_file_reg_4__7_/CP (denrq1)                           8.28 r
  library setup time                                      -0.08       8.21
  data required time                                                  8.21
  -------------------------------------------------------------------------------
  data required time                                                  8.21
  data arrival time                                                  -8.34
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/address_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                Incr       Path
  ---------------------------------------------------------------------------
  clock clk (rise edge)                                0.00       0.00
  clock network delay (propagated)                     0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                  0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                  0.57 &     1.25 f
  U27/ZN (inv0d1)                                      0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                            0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                       0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                         0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                        0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                          0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                              0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                                0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                                0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                              0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                            0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                              0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                            0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                              0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                            0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                              0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                            0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                              0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                            0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                              0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                           0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                              0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                 0.37 &     7.79 f
  U_regb_biu/U248/ZN (aoi2222d1)                       0.23 &     8.02 r
  U_regb_biu/U104/ZN (nd02d1)                          0.07 &     8.09 f
  U_regb_biu/U247/Z (aor222d1)                         0.33 &     8.43 f
  U_regb_biu/address_reg_7_/D (dfcrn2)                 0.00 &     8.43 f
  data arrival time                                               8.43

  clock clk (rise edge)                                8.00       8.00
  clock network delay (propagated)                     0.72       8.72
  clock reconvergence pessimism                        0.00       8.72
  clock uncertainty                                   -0.40       8.32
  U_regb_biu/address_reg_7_/CP (dfcrn2)                           8.32 r
  library setup time                                   0.01       8.33
  data required time                                              8.33
  ---------------------------------------------------------------------------
  data required time                                              8.33
  data arrival time                                              -8.43
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                               -0.10


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/psw_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U15/Z (xr03d1)                             0.32 &     7.42 f
  U_alu/U3/Z (aor22d1)                                0.37 &     7.79 f
  U_alu/U10/ZN (inv0d0)                               0.19 &     7.98 r
  U_alu/U77/Z (aor31d1)                               0.25 &     8.23 r
  U_regb_biu/U444/Z (aor22d1)                         0.16 &     8.38 r
  U_regb_biu/psw_reg_0_/D (dfcrq1)                    0.00 &     8.38 r
  data arrival time                                              8.38

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.72       8.72
  clock reconvergence pessimism                       0.00       8.72
  clock uncertainty                                  -0.40       8.32
  U_regb_biu/psw_reg_0_/CP (dfcrq1)                              8.32 r
  library setup time                                 -0.03       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.10


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_alu/a_reg_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U4/ZN (nd02d1)                             0.07 &     6.73 f
  U_alu/U0/U25/ZN (oaim22d1)                          0.38 &     7.11 f
  U_alu/U0/U9/Z (or02d1)                              0.14 &     7.24 f
  U_alu/U0/U24/Z (aor22d1)                            0.26 &     7.51 f
  U_alu/U18/ZN (inv0d1)                               0.09 &     7.60 r
  U_alu/U56/Z (xr03d1)                                0.39 &     7.99 r
  U_alu/U93/ZN (aoi2222d1)                            0.34 &     8.32 f
  U_alu/U60/ZN (inv0d1)                               0.04 &     8.37 r
  U_alu/a_reg_reg_0_/D (dfcrq1)                       0.00 &     8.37 r
  data arrival time                                              8.37

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.71       8.71
  clock reconvergence pessimism                       0.00       8.71
  clock uncertainty                                  -0.40       8.31
  U_alu/a_reg_reg_0_/CP (dfcrq1)                                 8.31 r
  library setup time                                 -0.03       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.08


  Startpoint: U_control/a_addr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_regb_biu/pc_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                               Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.00       0.00
  clock network delay (propagated)                    0.67       0.67
  U_control/a_addr_reg_1_/CP (dfcrn1)                 0.00       0.67 r
  U_control/a_addr_reg_1_/QN (dfcrn1)                 0.57 &     1.25 f
  U27/ZN (inv0d1)                                     0.38 &     1.63 r
  U_regb_biu/U7/ZN (nr02d1)                           0.70 &     2.32 f
  U_regb_biu/U198/ZN (aoi2222d1)                      0.31 &     2.63 r
  U_regb_biu/U199/ZN (oai22d1)                        0.34 &     2.98 f
  U_regb_biu/U411/ZN (aoi222d1)                       0.44 &     3.42 r
  U_regb_biu/U105/ZN (nd02d1)                         0.16 &     3.58 f
  U_alu/U138/Z (aor222d1)                             0.35 &     3.93 f
  U_alu/U7/Z (aor221d1)                               0.35 &     4.27 f
  U_alu/U44/ZN (inv0d0)                               0.30 &     4.57 r
  U_alu/U0/U3/ZN (nd02d1)                             0.11 &     4.68 f
  U_alu/U0/U30/Z (aoim22d1)                           0.34 &     5.02 r
  U_alu/U0/U6/ZN (nd02d1)                             0.07 &     5.09 f
  U_alu/U0/U29/Z (aoim22d1)                           0.34 &     5.43 r
  U_alu/U0/U7/ZN (nd02d1)                             0.07 &     5.50 f
  U_alu/U0/U28/Z (aoim22d1)                           0.34 &     5.84 r
  U_alu/U0/U2/ZN (nd02d1)                             0.07 &     5.91 f
  U_alu/U0/U27/Z (aoim22d1)                           0.34 &     6.25 r
  U_alu/U0/U1/ZN (nd02d1)                             0.07 &     6.32 f
  U_alu/U0/U26/Z (aoim22d1)                           0.35 &     6.66 r
  U_alu/U0/U5/Z (xr03d1)                              0.33 &     6.99 f
  U_alu/U113/Z (aor22d1)                              0.35 &     7.34 f
  U_regb_biu/U109/Z (aor22d1)                         0.54 &     7.88 f
  U_regb_biu/U326/Z (aor222d1)                        0.43 &     8.31 f
  U_regb_biu/pc_reg_14_/D (dfcrq1)                    0.00 &     8.31 f
  data arrival time                                              8.31

  clock clk (rise edge)                               8.00       8.00
  clock network delay (propagated)                    0.69       8.69
  clock reconvergence pessimism                       0.00       8.69
  clock uncertainty                                  -0.40       8.29
  U_regb_biu/pc_reg_14_/CP (dfcrq1)                              8.29 r
  library setup time                                  0.01       8.29
  data required time                                             8.29
  --------------------------------------------------------------------------
  data required time                                             8.29
  data arrival time                                             -8.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.01


    Pin: bufbda_G1B1I3/Z

    max_fanout            20.00
  - Fanout               120.00
  ------------------------------
    Slack               -100.00  (VIOLATED)


    Pin: bufbda_G1B1I2/Z

    max_fanout            20.00
  - Fanout                82.00
  ------------------------------
    Slack                -62.00  (VIOLATED)


    Pin: bufbda_G1B1I1/Z

    max_fanout            20.00
  - Fanout                70.00
  ------------------------------
    Slack                -50.00  (VIOLATED)


    Pin: U10/Z

    max_fanout            20.00
  - Fanout                49.00
  ------------------------------
    Slack                -29.00  (VIOLATED)


    Pin: U19/Z

    max_fanout            20.00
  - Fanout                48.00
  ------------------------------
    Slack                -28.00  (VIOLATED)


    Pin: U_regb_biu/U2/Z

    max_fanout            20.00
  - Fanout                42.00
  ------------------------------
    Slack                -22.00  (VIOLATED)


    Pin: U20/Z

    max_fanout            20.00
  - Fanout                38.00
  ------------------------------
    Slack                -18.00  (VIOLATED)


    Pin: U_control/U44/ZN

    max_fanout            20.00
  - Fanout                38.00
  ------------------------------
    Slack                -18.00  (VIOLATED)


    Pin: U_control/U234/ZN

    max_fanout            20.00
  - Fanout                34.00
  ------------------------------
    Slack                -14.00  (VIOLATED)


    Pin: U_control/U210/ZN

    max_fanout            20.00
  - Fanout                23.00
  ------------------------------
    Slack                 -3.00  (VIOLATED)


    Pin: U_control/U316/Z

    max_fanout            20.00
  - Fanout                22.00
  ------------------------------
    Slack                 -2.00  (VIOLATED)


1
