digraph pipehw2 { // auto-generated HCL2 visualization via graphviz
    node [ fontname="sans-serif" ];
    rankdir=BT;
    ///////////////////////// builtin components ////////////////////////

    _regfile [shape="record" label="{<reg_outputA>reg_outputA|<reg_srcA>reg_srcA}|{<reg_outputB>reg_outputB|<reg_srcB>reg_srcB}|{|{<reg_dstE>reg_dstE|<reg_inputE>reg_inputE}}|{|{<reg_dstM>reg_dstM|<reg_inputM>reg_inputM}}" style="filled" fillcolor="#aaffff"];
    _datamem [shape="record" label="{<mem_output>mem_output|{<mem_readbit>mem_readbit|<mem_addr>mem_addr}}|{|{<mem_writebit>mem_writebit|<mem_input>mem_input}}" style="filled" fillcolor="#aaffff"];
    _instmem [shape="record" label="{<i10bytes>i10bytes|<pc>pc}" style="filled" fillcolor="#aaffff"];
    _status [shape="record" label="{|<Stat>Stat}" style="filled" fillcolor="#aaffff"];

    //////////////////////////// user code //////////////////////////////

_reg_F [shape="record" label="{|{<bubble_F>bubble_F|<stall_F>stall_F}}|{<F_predPC>F_predPC|<x_predPC>x_predPC}"];
_reg_C [shape="record" label="{|{<bubble_C>bubble_C|<stall_C>stall_C}}|{<C_SF>C_SF|<c_SF>c_SF}|{<C_ZF>C_ZF|<c_ZF>c_ZF}"];
    _op_pc [shape="none" label="13-17"];
    _op_pc -> _instmem:pc;
    _reg_W:W_ValM -> _op_pc;
    _reg_M:M_ValP -> _op_pc;
    _reg_F:F_predPC -> _op_pc;
    _reg_W:W_icode -> _op_pc [style=dotted];
    _reg_M:M_icode -> _op_pc [style=dotted];
    _reg_M:M_conditionsMet -> _op_pc [style=dotted];
    _instmem:i10bytes -> _reg_D:f_icode;
    _instmem:i10bytes -> _reg_D:f_ifun;
    _instmem:i10bytes -> _reg_D:f_rA;
    _instmem:i10bytes -> _reg_D:f_rB;
    _op_f_ValC [shape="none" label="24-27"];
    _op_f_ValC -> _reg_D:f_ValC;
    _instmem:i10bytes -> _op_f_ValC;
    _reg_D:f_icode -> _op_f_ValC [style=dotted];
    _op_offset [shape="none" label="30-35"];
    _op_offset -> offset;
    _reg_D:f_icode -> _op_offset [style=dotted];
    _op_f_ValP [shape="none" label="37:9-20"];
    _op_f_ValP -> _reg_D:f_ValP;
    _instmem:pc -> _op_f_ValP;
    offset -> _op_f_ValP;
    _op_x_predPC [shape="none" label="38-41"];
    _op_x_predPC -> _reg_F:x_predPC;
    _reg_D:f_ValC -> _op_x_predPC;
    _reg_D:f_ValP -> _op_x_predPC;
    _reg_D:f_icode -> _op_x_predPC [style=dotted];
    _op_f_Stat [shape="none" label="43-47"];
    _op_f_Stat -> _reg_D:f_Stat;
    _reg_D:f_icode -> _op_f_Stat [style=dotted];
_reg_D [shape="record" label="{|{<bubble_D>bubble_D|<stall_D>stall_D}}|{<D_Stat>D_Stat|<f_Stat>f_Stat}|{<D_icode>D_icode|<f_icode>f_icode}|{<D_rA>D_rA|<f_rA>f_rA}|{<D_rB>D_rB|<f_rB>f_rB}|{<D_ifun>D_ifun|<f_ifun>f_ifun}|{<D_ValC>D_ValC|<f_ValC>f_ValC}|{<D_ValP>D_ValP|<f_ValP>f_ValP}"];
    _reg_D:D_Stat -> _reg_E:d_Stat;
    _reg_D:D_icode -> _reg_E:d_icode;
    _reg_D:D_ifun -> _reg_E:d_ifun;
    _reg_D:D_ValC -> _reg_E:d_ValC;
    _reg_D:D_ValP -> _reg_E:d_ValP;
    _op_loadUse [shape="none" label="69:10-82"];
    _op_loadUse -> loadUse;
    _regfile:reg_srcA -> _op_loadUse;
    _reg_M:e_dstM -> _op_loadUse;
    _regfile:reg_srcB -> _op_loadUse;
    _reg_M:e_icode -> _op_loadUse;
    _op_stall_F [shape="none" label="71:10-99"];
    _op_stall_F -> _reg_F:stall_F;
    loadUse -> _op_stall_F;
    _reg_D:f_Stat -> _op_stall_F;
    _reg_D:D_icode -> _op_stall_F;
    _reg_D:f_icode -> _op_stall_F;
    _reg_E:E_icode -> _op_stall_F;
    loadUse -> _reg_D:stall_D;
    _op_bubble_E [shape="none" label="73:11-62"];
    _op_bubble_E -> _reg_E:bubble_E;
    loadUse -> _op_bubble_E;
    _reg_M:e_icode -> _op_bubble_E;
    _reg_M:e_conditionsMet -> _op_bubble_E;
    _op_bubble_D [shape="none" label="74:11-123"];
    _op_bubble_D -> _reg_D:bubble_D;
    _reg_M:e_icode -> _op_bubble_D;
    _reg_M:e_conditionsMet -> _op_bubble_D;
    _reg_D:D_icode -> _op_bubble_D;
    _reg_M:M_icode -> _op_bubble_D;
    _reg_E:E_icode -> _op_bubble_D;
    loadUse -> _op_bubble_D;
    _op_reg_srcA [shape="none" label="78-82"];
    _op_reg_srcA -> _regfile:reg_srcA;
    _reg_D:D_rA -> _op_reg_srcA;
    _reg_D:D_icode -> _op_reg_srcA [style=dotted];
    _op_reg_srcB [shape="none" label="83-87"];
    _op_reg_srcB -> _regfile:reg_srcB;
    _reg_D:D_rB -> _op_reg_srcB;
    _reg_D:D_icode -> _op_reg_srcB [style=dotted];
    _op_d_dstE [shape="none" label="89-93"];
    _op_d_dstE -> _reg_E:d_dstE;
    _reg_D:D_rB -> _op_d_dstE;
    _reg_D:D_icode -> _op_d_dstE [style=dotted];
    _op_d_dstM [shape="none" label="94-97"];
    _op_d_dstM -> _reg_E:d_dstM;
    _reg_D:D_rA -> _op_d_dstM;
    _reg_D:D_icode -> _op_d_dstM [style=dotted];
    _op_d_ValA [shape="none" label="99-106"];
    _op_d_ValA -> _reg_E:d_ValA;
    _reg_M:e_ValE -> _op_d_ValA;
    _reg_W:m_ValM -> _op_d_ValA;
    _reg_M:M_ValE -> _op_d_ValA;
    _reg_W:W_ValM -> _op_d_ValA;
    _reg_W:W_ValE -> _op_d_ValA;
    _regfile:reg_outputA -> _op_d_ValA;
    _reg_M:e_dstE -> _op_d_ValA [style=dotted];
    _regfile:reg_srcA -> _op_d_ValA [style=dotted];
    _reg_M:M_dstM -> _op_d_ValA [style=dotted];
    _reg_M:M_dstE -> _op_d_ValA [style=dotted];
    _reg_W:W_dstM -> _op_d_ValA [style=dotted];
    _reg_W:W_dstE -> _op_d_ValA [style=dotted];
    _op_d_ValB [shape="none" label="107-114"];
    _op_d_ValB -> _reg_E:d_ValB;
    _reg_M:e_ValE -> _op_d_ValB;
    _reg_W:m_ValM -> _op_d_ValB;
    _reg_M:M_ValE -> _op_d_ValB;
    _reg_W:W_ValM -> _op_d_ValB;
    _reg_W:W_ValE -> _op_d_ValB;
    _regfile:reg_outputB -> _op_d_ValB;
    _reg_M:e_dstE -> _op_d_ValB [style=dotted];
    _regfile:reg_srcB -> _op_d_ValB [style=dotted];
    _reg_M:M_dstM -> _op_d_ValB [style=dotted];
    _reg_M:M_dstE -> _op_d_ValB [style=dotted];
    _reg_W:W_dstM -> _op_d_ValB [style=dotted];
    _reg_W:W_dstE -> _op_d_ValB [style=dotted];
_reg_E [shape="record" label="{|{<bubble_E>bubble_E|<stall_E>stall_E}}|{<E_Stat>E_Stat|<d_Stat>d_Stat}|{<E_icode>E_icode|<d_icode>d_icode}|{<E_ValA>E_ValA|<d_ValA>d_ValA}|{<E_ValB>E_ValB|<d_ValB>d_ValB}|{<E_ValC>E_ValC|<d_ValC>d_ValC}|{<E_ValP>E_ValP|<d_ValP>d_ValP}|{<E_ifun>E_ifun|<d_ifun>d_ifun}|{<E_dstE>E_dstE|<d_dstE>d_dstE}|{<E_dstM>E_dstM|<d_dstM>d_dstM}"];
    _reg_E:E_Stat -> _reg_M:e_Stat;
    _reg_E:E_icode -> _reg_M:e_icode;
    _reg_E:E_ValA -> _reg_M:e_ValA;
    _reg_E:E_ValP -> _reg_M:e_ValP;
    _op_e_dstE [shape="none" label="134-137"];
    _op_e_dstE -> _reg_M:e_dstE;
    _reg_E:E_dstE -> _op_e_dstE;
    _reg_M:e_conditionsMet -> _op_e_dstE [style=dotted];
    _reg_E:E_icode -> _op_e_dstE [style=dotted];
    _reg_E:E_dstM -> _reg_M:e_dstM;
    _op_e_ValE [shape="none" label="140-151"];
    _op_e_ValE -> _reg_M:e_ValE;
    _reg_E:E_ValA -> _op_e_ValE;
    _reg_E:E_ValB -> _op_e_ValE;
    _reg_E:E_ValC -> _op_e_ValE;
    _reg_E:E_icode -> _op_e_ValE [style=dotted];
    _reg_E:E_ifun -> _op_e_ValE [style=dotted];
    _reg_E:E_icode -> _reg_C:stall_C;
    _reg_M:e_ValE -> _reg_C:c_ZF;
    _reg_M:e_ValE -> _reg_C:c_SF;
    _op_e_conditionsMet [shape="none" label="156-165"];
    _op_e_conditionsMet -> _reg_M:e_conditionsMet;
    _reg_C:C_SF -> _op_e_conditionsMet;
    _reg_C:C_ZF -> _op_e_conditionsMet;
    _reg_E:E_ifun -> _op_e_conditionsMet [style=dotted];
_reg_M [shape="record" label="{|{<bubble_M>bubble_M|<stall_M>stall_M}}|{<M_Stat>M_Stat|<e_Stat>e_Stat}|{<M_icode>M_icode|<e_icode>e_icode}|{<M_ValA>M_ValA|<e_ValA>e_ValA}|{<M_ValE>M_ValE|<e_ValE>e_ValE}|{<M_ValP>M_ValP|<e_ValP>e_ValP}|{<M_dstE>M_dstE|<e_dstE>e_dstE}|{<M_dstM>M_dstM|<e_dstM>e_dstM}|{<M_conditionsMet>M_conditionsMet|<e_conditionsMet>e_conditionsMet}"];
    _reg_M:M_Stat -> _reg_W:m_Stat;
    _reg_M:M_icode -> _reg_W:m_icode;
    _reg_M:M_ValE -> _reg_W:m_ValE;
    _reg_M:M_dstE -> _reg_W:m_dstE;
    _reg_M:M_dstM -> _reg_W:m_dstM;
    _op_mem_addr [shape="none" label="185-188"];
    _op_mem_addr -> _datamem:mem_addr;
    _reg_M:M_ValA -> _op_mem_addr;
    _reg_M:M_ValE -> _op_mem_addr;
    _reg_M:M_icode -> _op_mem_addr [style=dotted];
    _op_mem_input [shape="none" label="189-192"];
    _op_mem_input -> _datamem:mem_input;
    _reg_M:M_ValP -> _op_mem_input;
    _reg_M:M_ValA -> _op_mem_input;
    _reg_M:M_icode -> _op_mem_input [style=dotted];
    _op_mem_writebit [shape="none" label="193-196"];
    _op_mem_writebit -> _datamem:mem_writebit;
    _reg_M:M_icode -> _op_mem_writebit [style=dotted];
    _op_mem_readbit [shape="none" label="197-200"];
    _op_mem_readbit -> _datamem:mem_readbit;
    _reg_M:M_icode -> _op_mem_readbit [style=dotted];
    _datamem:mem_output -> _reg_W:m_ValM;
_reg_W [shape="record" label="{|{<bubble_W>bubble_W|<stall_W>stall_W}}|{<W_Stat>W_Stat|<m_Stat>m_Stat}|{<W_icode>W_icode|<m_icode>m_icode}|{<W_ValE>W_ValE|<m_ValE>m_ValE}|{<W_ValM>W_ValM|<m_ValM>m_ValM}|{<W_dstE>W_dstE|<m_dstE>m_dstE}|{<W_dstM>W_dstM|<m_dstM>m_dstM}"];
    _op_reg_dstE [shape="none" label="213-216"];
    _op_reg_dstE -> _regfile:reg_dstE;
    _reg_W:W_dstE -> _op_reg_dstE;
    _reg_W:W_icode -> _op_reg_dstE [style=dotted];
    _reg_W:W_dstM -> _regfile:reg_dstM;
    _reg_W:W_Stat -> _status:Stat;
    _op_reg_inputE [shape="none" label="222-224"];
    _op_reg_inputE -> _regfile:reg_inputE;
    _reg_W:W_ValE -> _op_reg_inputE;
    _reg_W:W_icode -> _op_reg_inputE [style=dotted];
    _reg_W:W_ValM -> _regfile:reg_inputM;

}